
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acf0  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800aec8  0800aec8  0001aec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b318  0800b318  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800b318  0800b318  0001b318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b320  0800b320  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b320  0800b320  0001b320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b324  0800b324  0001b324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800b328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000070  0800b398  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  0800b398  00020404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3fa  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000329f  00000000  00000000  0003b49a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  0003e740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001580  00000000  00000000  0003fe20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b40  00000000  00000000  000413a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7ca  00000000  00000000  0006aee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00115591  00000000  00000000  000866aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019bc3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064dc  00000000  00000000  0019bc8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800aeb0 	.word	0x0800aeb0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	0800aeb0 	.word	0x0800aeb0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <cfPhaseLockedLoop>:

#include <stdint.h>
#include "main.h"
#include "ControlFunctions.h"

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
 800051c:	b480      	push	{r7}
 800051e:	b087      	sub	sp, #28
 8000520:	af00      	add	r7, sp, #0
 8000522:	ed87 0a03 	vstr	s0, [r7, #12]
 8000526:	edc7 0a02 	vstr	s1, [r7, #8]
 800052a:	ed87 1a01 	vstr	s2, [r7, #4]
 800052e:	6038      	str	r0, [r7, #0]
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	ed93 7a00 	vldr	s14, [r3]
 8000536:	edd7 6a03 	vldr	s13, [r7, #12]
 800053a:	edd7 7a01 	vldr	s15, [r7, #4]
 800053e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	edc3 7a00 	vstr	s15, [r3]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 800054c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000550:	edd7 7a03 	vldr	s15, [r7, #12]
 8000554:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	edd3 7a00 	vldr	s15, [r3]
 800055e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000562:	edc7 7a05 	vstr	s15, [r7, #20]

	return ElectAngVeloEstimate;
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	ee07 3a90 	vmov	s15, r3
}
 800056c:	eeb0 0a67 	vmov.f32	s0, s15
 8000570:	371c      	adds	r7, #28
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <gfDivideAvoidZero>:
#include <math.h>
#include "main.h"
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
 800057a:	b480      	push	{r7}
 800057c:	b087      	sub	sp, #28
 800057e:	af00      	add	r7, sp, #0
 8000580:	ed87 0a03 	vstr	s0, [r7, #12]
 8000584:	edc7 0a02 	vstr	s1, [r7, #8]
 8000588:	ed87 1a01 	vstr	s2, [r7, #4]
	float result;
	if ( den >= 0 && den < threshold )
 800058c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000590:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000598:	db0b      	blt.n	80005b2 <gfDivideAvoidZero+0x38>
 800059a:	ed97 7a02 	vldr	s14, [r7, #8]
 800059e:	edd7 7a01 	vldr	s15, [r7, #4]
 80005a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005aa:	d502      	bpl.n	80005b2 <gfDivideAvoidZero+0x38>
		den = threshold;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	e017      	b.n	80005e2 <gfDivideAvoidZero+0x68>
	else if( den < 0 && den > -threshold)
 80005b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80005b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	d510      	bpl.n	80005e2 <gfDivideAvoidZero+0x68>
 80005c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80005c4:	eef1 7a67 	vneg.f32	s15, s15
 80005c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80005cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d4:	dd05      	ble.n	80005e2 <gfDivideAvoidZero+0x68>
		den = -threshold;
 80005d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80005da:	eef1 7a67 	vneg.f32	s15, s15
 80005de:	edc7 7a02 	vstr	s15, [r7, #8]

	result = num / den;
 80005e2:	edd7 6a03 	vldr	s13, [r7, #12]
 80005e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80005ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005ee:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	ee07 3a90 	vmov	s15, r3
}
 80005f8:	eeb0 0a67 	vmov.f32	s0, s15
 80005fc:	371c      	adds	r7, #28
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
	...

08000608 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 8000612:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000678 <gfWrapTheta+0x70>
 8000616:	ed97 0a01 	vldr	s0, [r7, #4]
 800061a:	f009 fcfb 	bl	800a014 <fmodf>
 800061e:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 8000622:	edd7 7a01 	vldr	s15, [r7, #4]
 8000626:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800067c <gfWrapTheta+0x74>
 800062a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800062e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000632:	dd08      	ble.n	8000646 <gfWrapTheta+0x3e>
		theta -= TWOPI;
 8000634:	edd7 7a01 	vldr	s15, [r7, #4]
 8000638:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000678 <gfWrapTheta+0x70>
 800063c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000640:	edc7 7a01 	vstr	s15, [r7, #4]
 8000644:	e010      	b.n	8000668 <gfWrapTheta+0x60>
	else if( theta < -PI)
 8000646:	edd7 7a01 	vldr	s15, [r7, #4]
 800064a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000680 <gfWrapTheta+0x78>
 800064e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000656:	d507      	bpl.n	8000668 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000658:	edd7 7a01 	vldr	s15, [r7, #4]
 800065c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000678 <gfWrapTheta+0x70>
 8000660:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000664:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	ee07 3a90 	vmov	s15, r3
}
 800066e:	eeb0 0a67 	vmov.f32	s0, s15
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40c90fdb 	.word	0x40c90fdb
 800067c:	40490fdb 	.word	0x40490fdb
 8000680:	c0490fdb 	.word	0xc0490fdb

08000684 <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	ed87 0a03 	vstr	s0, [r7, #12]
 800068e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000692:	ed87 1a01 	vstr	s2, [r7, #4]
	if(input > Upper) input = Upper;
 8000696:	ed97 7a03 	vldr	s14, [r7, #12]
 800069a:	edd7 7a02 	vldr	s15, [r7, #8]
 800069e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a6:	dd01      	ble.n	80006ac <gUpperLowerLimit+0x28>
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	60fb      	str	r3, [r7, #12]
	if(input < Lower) input = Lower;
 80006ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80006b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80006b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006bc:	d501      	bpl.n	80006c2 <gUpperLowerLimit+0x3e>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	60fb      	str	r3, [r7, #12]
	return input;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	ee07 3a90 	vmov	s15, r3
}
 80006c8:	eeb0 0a67 	vmov.f32	s0, s15
 80006cc:	3714      	adds	r7, #20
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
	...

080006d8 <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
	uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80006de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e2:	4805      	ldr	r0, [pc, #20]	; (80006f8 <readButton1+0x20>)
 80006e4:	f005 ffb4 	bl	8006650 <HAL_GPIO_ReadPin>
 80006e8:	4603      	mov	r3, r0
 80006ea:	71fb      	strb	r3, [r7, #7]
	return B1;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	48000800 	.word	0x48000800

080006fc <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 8000702:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000708:	607b      	str	r3, [r7, #4]

	return inputCaptureCnt;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8000718:	b480      	push	{r7}
 800071a:	b087      	sub	sp, #28
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 8000722:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000728:	613b      	str	r3, [r7, #16]
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 800072a:	693b      	ldr	r3, [r7, #16]
 800072c:	3301      	adds	r3, #1
 800072e:	085b      	lsrs	r3, r3, #1
 8000730:	60fb      	str	r3, [r7, #12]


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	ee07 3a90 	vmov	s15, r3
 8000738:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800074a:	edc7 7a05 	vstr	s15, [r7, #20]

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	ee07 3a90 	vmov	s15, r3
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	eef1 7a67 	vneg.f32	s15, s15
 800075c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000768:	d50a      	bpl.n	8000780 <readTimeInterval+0x68>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	ee07 3a90 	vmov	s15, r3
 8000770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000774:	ed97 7a05 	vldr	s14, [r7, #20]
 8000778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800077c:	edc7 7a05 	vstr	s15, [r7, #20]

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;
 8000780:	ed97 7a05 	vldr	s14, [r7, #20]
 8000784:	eddf 6a07 	vldr	s13, [pc, #28]	; 80007a4 <readTimeInterval+0x8c>
 8000788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800078c:	edc7 7a02 	vstr	s15, [r7, #8]

	return timeInterval;
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	ee07 3a90 	vmov	s15, r3
}
 8000796:	eeb0 0a67 	vmov.f32	s0, s15
 800079a:	371c      	adds	r7, #28
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	4d221fe8 	.word	0x4d221fe8

080007a8 <readVolume>:

float readVolume(void){
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 80007ae:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <readVolume+0x3c>)
 80007b0:	885b      	ldrh	r3, [r3, #2]
 80007b2:	80fb      	strh	r3, [r7, #6]

	Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
 80007b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b8:	3b63      	subs	r3, #99	; 0x63
 80007ba:	ee07 3a90 	vmov	s15, r3
 80007be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007c2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80007e8 <readVolume+0x40>
 80007c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ca:	edc7 7a00 	vstr	s15, [r7]
	//Volume = ((int16_t)Volume_ad - 856) * 0.000573394f;
	return Volume;
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	ee07 3a90 	vmov	s15, r3
}
 80007d4:	eeb0 0a67 	vmov.f32	s0, s15
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	2000008c 	.word	0x2000008c
 80007e8:	398007f8 	.word	0x398007f8

080007ec <readCurrent>:
	uint16_t Vdc_ad = gAdcValue[0];
	Vdc = Vdc_ad * AD2VOLTAGE;
	return Vdc;
}

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 80007f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80007fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007fe:	b29a      	uxth	r2, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8000804:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000808:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3302      	adds	r3, #2
 8000810:	b292      	uxth	r2, r2
 8000812:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000814:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000818:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3304      	adds	r3, #4
 8000820:	b292      	uxth	r2, r2
 8000822:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	ee07 3a90 	vmov	s15, r3
 800082c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000830:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80008a0 <readCurrent+0xb4>
 8000834:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000838:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80008a4 <readCurrent+0xb8>
 800083c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	3302      	adds	r3, #2
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	ee07 3a90 	vmov	s15, r3
 8000850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000854:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80008a8 <readCurrent+0xbc>
 8000858:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	3304      	adds	r3, #4
 8000860:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80008a4 <readCurrent+0xb8>
 8000864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000868:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	3304      	adds	r3, #4
 8000870:	881b      	ldrh	r3, [r3, #0]
 8000872:	ee07 3a90 	vmov	s15, r3
 8000876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800087a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80008ac <readCurrent+0xc0>
 800087e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	3308      	adds	r3, #8
 8000886:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80008a4 <readCurrent+0xb8>
 800088a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800088e:	edc3 7a00 	vstr	s15, [r3]
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	44f98000 	.word	0x44f98000
 80008a4:	bc71f4bc 	.word	0xbc71f4bc
 80008a8:	44fa2000 	.word	0x44fa2000
 80008ac:	44fd0000 	.word	0x44fd0000

080008b0 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 80008b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c0:	f005 fec6 	bl	8006650 <HAL_GPIO_ReadPin>
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	701a      	strb	r2, [r3, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	1c5c      	adds	r4, r3, #1
 80008d0:	2108      	movs	r1, #8
 80008d2:	4809      	ldr	r0, [pc, #36]	; (80008f8 <readHallSignal+0x48>)
 80008d4:	f005 febc 	bl	8006650 <HAL_GPIO_ReadPin>
 80008d8:	4603      	mov	r3, r0
 80008da:	7023      	strb	r3, [r4, #0]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	1c9c      	adds	r4, r3, #2
 80008e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008e4:	4804      	ldr	r0, [pc, #16]	; (80008f8 <readHallSignal+0x48>)
 80008e6:	f005 feb3 	bl	8006650 <HAL_GPIO_ReadPin>
 80008ea:	4603      	mov	r3, r0
 80008ec:	7023      	strb	r3, [r4, #0]
}
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd90      	pop	{r4, r7, pc}
 80008f6:	bf00      	nop
 80008f8:	48000400 	.word	0x48000400

080008fc <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f993 3000 	ldrsb.w	r3, [r3]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d106      	bne.n	800091c <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000914:	4819      	ldr	r0, [pc, #100]	; (800097c <writeOutputMode+0x80>)
 8000916:	f005 feb3 	bl	8006680 <HAL_GPIO_WritePin>
 800091a:	e005      	b.n	8000928 <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800091c:	2201      	movs	r2, #1
 800091e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000922:	4816      	ldr	r0, [pc, #88]	; (800097c <writeOutputMode+0x80>)
 8000924:	f005 feac 	bl	8006680 <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3301      	adds	r3, #1
 800092c:	f993 3000 	ldrsb.w	r3, [r3]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d106      	bne.n	8000942 <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800093a:	4810      	ldr	r0, [pc, #64]	; (800097c <writeOutputMode+0x80>)
 800093c:	f005 fea0 	bl	8006680 <HAL_GPIO_WritePin>
 8000940:	e005      	b.n	800094e <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000942:	2201      	movs	r2, #1
 8000944:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000948:	480c      	ldr	r0, [pc, #48]	; (800097c <writeOutputMode+0x80>)
 800094a:	f005 fe99 	bl	8006680 <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3302      	adds	r3, #2
 8000952:	f993 3000 	ldrsb.w	r3, [r3]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d106      	bne.n	8000968 <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000960:	4806      	ldr	r0, [pc, #24]	; (800097c <writeOutputMode+0x80>)
 8000962:	f005 fe8d 	bl	8006680 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 8000966:	e005      	b.n	8000974 <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800096e:	4803      	ldr	r0, [pc, #12]	; (800097c <writeOutputMode+0x80>)
 8000970:	f005 fe86 	bl	8006680 <HAL_GPIO_WritePin>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	48000800 	.word	0x48000800

08000980 <writeDuty>:

void writeDuty(float* Duty){
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	ed93 7a00 	vldr	s14, [r3]
 800098e:	4b1c      	ldr	r3, [pc, #112]	; (8000a00 <writeDuty+0x80>)
 8000990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000992:	ee07 3a90 	vmov	s15, r3
 8000996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800099a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800099e:	4b18      	ldr	r3, [pc, #96]	; (8000a00 <writeDuty+0x80>)
 80009a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009a4:	ee17 2a90 	vmov	r2, s15
 80009a8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3304      	adds	r3, #4
 80009ae:	ed93 7a00 	vldr	s14, [r3]
 80009b2:	4b13      	ldr	r3, [pc, #76]	; (8000a00 <writeDuty+0x80>)
 80009b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009b6:	ee07 3a90 	vmov	s15, r3
 80009ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <writeDuty+0x80>)
 80009c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009c8:	ee17 2a90 	vmov	r2, s15
 80009cc:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	3308      	adds	r3, #8
 80009d2:	ed93 7a00 	vldr	s14, [r3]
 80009d6:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <writeDuty+0x80>)
 80009d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009da:	ee07 3a90 	vmov	s15, r3
 80009de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <writeDuty+0x80>)
 80009e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ec:	ee17 2a90 	vmov	r2, s15
 80009f0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40012c00 	.word	0x40012c00

08000a04 <sixStepTasks>:
static void calcOutputMode(uint8_t voltageMode, int8_t* outputMode);
static void calcDuty(int8_t* outputMode, float DutyRef, float* Duty);


// input DutyRef minus1-1, output Duty 0-1
void sixStepTasks(float DutyRef, uint8_t leadAngleModeFlg, float leadAngle, float* Theta, float* electAngVelo, float* Duty, int8_t* outputMode){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08c      	sub	sp, #48	; 0x30
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	ed87 0a05 	vstr	s0, [r7, #20]
 8000a0e:	edc7 0a03 	vstr	s1, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	4603      	mov	r3, r0
 8000a1a:	74fb      	strb	r3, [r7, #19]
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 8000a1c:	48b3      	ldr	r0, [pc, #716]	; (8000cec <sixStepTasks+0x2e8>)
 8000a1e:	f7ff ff47 	bl	80008b0 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 8000a22:	4bb3      	ldr	r3, [pc, #716]	; (8000cf0 <sixStepTasks+0x2ec>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4ab3      	ldr	r2, [pc, #716]	; (8000cf4 <sixStepTasks+0x2f0>)
 8000a28:	6013      	str	r3, [r2, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 8000a2a:	f7ff fe67 	bl	80006fc <readInputCaptureCnt>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	4aaf      	ldr	r2, [pc, #700]	; (8000cf0 <sixStepTasks+0x2ec>)
 8000a32:	6013      	str	r3, [r2, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 8000a34:	4bae      	ldr	r3, [pc, #696]	; (8000cf0 <sixStepTasks+0x2ec>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4bae      	ldr	r3, [pc, #696]	; (8000cf4 <sixStepTasks+0x2f0>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d023      	beq.n	8000a88 <sixStepTasks+0x84>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 8000a40:	4bab      	ldr	r3, [pc, #684]	; (8000cf0 <sixStepTasks+0x2ec>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4aab      	ldr	r2, [pc, #684]	; (8000cf4 <sixStepTasks+0x2f0>)
 8000a46:	6812      	ldr	r2, [r2, #0]
 8000a48:	4611      	mov	r1, r2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fe64 	bl	8000718 <readTimeInterval>
 8000a50:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
		if( timeInterval > 0.0001f)
 8000a54:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000a58:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8000cf8 <sixStepTasks+0x2f4>
 8000a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a64:	dd0c      	ble.n	8000a80 <sixStepTasks+0x7c>
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 8000a66:	ed9f 1aa5 	vldr	s2, [pc, #660]	; 8000cfc <sixStepTasks+0x2f8>
 8000a6a:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 8000a6e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000a72:	f7ff fd82 	bl	800057a <gfDivideAvoidZero>
 8000a76:	eef0 7a40 	vmov.f32	s15, s0
 8000a7a:	4ba1      	ldr	r3, [pc, #644]	; (8000d00 <sixStepTasks+0x2fc>)
 8000a7c:	edc3 7a00 	vstr	s15, [r3]

		sNoInputCaptureCnt = 0;
 8000a80:	4ba0      	ldr	r3, [pc, #640]	; (8000d04 <sixStepTasks+0x300>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	801a      	strh	r2, [r3, #0]
 8000a86:	e00f      	b.n	8000aa8 <sixStepTasks+0xa4>
	}
	else if(sNoInputCaptureCnt < 1000)
 8000a88:	4b9e      	ldr	r3, [pc, #632]	; (8000d04 <sixStepTasks+0x300>)
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a90:	d206      	bcs.n	8000aa0 <sixStepTasks+0x9c>
		sNoInputCaptureCnt ++;
 8000a92:	4b9c      	ldr	r3, [pc, #624]	; (8000d04 <sixStepTasks+0x300>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	3301      	adds	r3, #1
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	4b9a      	ldr	r3, [pc, #616]	; (8000d04 <sixStepTasks+0x300>)
 8000a9c:	801a      	strh	r2, [r3, #0]
 8000a9e:	e003      	b.n	8000aa8 <sixStepTasks+0xa4>
	else
		gElectFreq = 0;
 8000aa0:	4b97      	ldr	r3, [pc, #604]	; (8000d00 <sixStepTasks+0x2fc>)
 8000aa2:	f04f 0200 	mov.w	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]


	// Calculate PLL Gain based on Electrical Frequency
	wc_PLL = sElectAngVeloEstimate * 0.5f;//gElectFreq * 0.5f * TWOPI;
 8000aa8:	4b97      	ldr	r3, [pc, #604]	; (8000d08 <sixStepTasks+0x304>)
 8000aaa:	edd3 7a00 	vldr	s15, [r3]
 8000aae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	//if (wc_PLL > 6000)
	//	wc_PLL = 6000;
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8000aba:	4b93      	ldr	r3, [pc, #588]	; (8000d08 <sixStepTasks+0x304>)
 8000abc:	edd3 7a00 	vldr	s15, [r3]
 8000ac0:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8000d0c <sixStepTasks+0x308>
 8000ac4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ac8:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000acc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ad0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ad8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Kp_PLL = wc_PLL;
 8000adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ade:	623b      	str	r3, [r7, #32]
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 8000ae0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000ae4:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8000d10 <sixStepTasks+0x30c>
 8000ae8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000aec:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000af4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000afc:	edc7 7a07 	vstr	s15, [r7, #28]


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 8000b00:	4b84      	ldr	r3, [pc, #528]	; (8000d14 <sixStepTasks+0x310>)
 8000b02:	781a      	ldrb	r2, [r3, #0]
 8000b04:	4b84      	ldr	r3, [pc, #528]	; (8000d18 <sixStepTasks+0x314>)
 8000b06:	701a      	strb	r2, [r3, #0]
	sVoltageMode = calcVoltageMode(gHall);
 8000b08:	4878      	ldr	r0, [pc, #480]	; (8000cec <sixStepTasks+0x2e8>)
 8000b0a:	f000 f91f 	bl	8000d4c <calcVoltageMode>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	461a      	mov	r2, r3
 8000b12:	4b80      	ldr	r3, [pc, #512]	; (8000d14 <sixStepTasks+0x310>)
 8000b14:	701a      	strb	r2, [r3, #0]

	// Hold & Read Actual Electrical Angle Based on Voltage Mode (Consider with Rotational Direction)
	sElectAngleActual_pre = sElectAngleActual;
 8000b16:	4b81      	ldr	r3, [pc, #516]	; (8000d1c <sixStepTasks+0x318>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a81      	ldr	r2, [pc, #516]	; (8000d20 <sixStepTasks+0x31c>)
 8000b1c:	6013      	str	r3, [r2, #0]
	calcRotDirFromVoltageMode(sVoltageMode_pre, sVoltageMode, &sRotDir);
 8000b1e:	4b7e      	ldr	r3, [pc, #504]	; (8000d18 <sixStepTasks+0x314>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	4a7c      	ldr	r2, [pc, #496]	; (8000d14 <sixStepTasks+0x310>)
 8000b24:	7811      	ldrb	r1, [r2, #0]
 8000b26:	4a7f      	ldr	r2, [pc, #508]	; (8000d24 <sixStepTasks+0x320>)
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 f955 	bl	8000dd8 <calcRotDirFromVoltageMode>
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000b2e:	4b79      	ldr	r3, [pc, #484]	; (8000d14 <sixStepTasks+0x310>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	4a7c      	ldr	r2, [pc, #496]	; (8000d24 <sixStepTasks+0x320>)
 8000b34:	f992 2000 	ldrsb.w	r2, [r2]
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 f978 	bl	8000e30 <calcElectAngleFromVoltageMode>
 8000b40:	eef0 7a40 	vmov.f32	s15, s0
 8000b44:	4b75      	ldr	r3, [pc, #468]	; (8000d1c <sixStepTasks+0x318>)
 8000b46:	edc3 7a00 	vstr	s15, [r3]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 8000b4a:	4b74      	ldr	r3, [pc, #464]	; (8000d1c <sixStepTasks+0x318>)
 8000b4c:	edd3 7a00 	vldr	s15, [r3]
 8000b50:	eeb0 0a67 	vmov.f32	s0, s15
 8000b54:	f7ff fd58 	bl	8000608 <gfWrapTheta>
 8000b58:	eef0 7a40 	vmov.f32	s15, s0
 8000b5c:	4b6f      	ldr	r3, [pc, #444]	; (8000d1c <sixStepTasks+0x318>)
 8000b5e:	edc3 7a00 	vstr	s15, [r3]

	// Hold & Calculate Whether to Use Lead Angle Control Mode.
	sLeadAngleModeFlg_pre = sLeadAngleModeFlg;
 8000b62:	4b71      	ldr	r3, [pc, #452]	; (8000d28 <sixStepTasks+0x324>)
 8000b64:	781a      	ldrb	r2, [r3, #0]
 8000b66:	4b71      	ldr	r3, [pc, #452]	; (8000d2c <sixStepTasks+0x328>)
 8000b68:	701a      	strb	r2, [r3, #0]
	sLeadAngleModeFlg = leadAngleModeFlg;//calcLeadAngleModeFlg();
 8000b6a:	4a6f      	ldr	r2, [pc, #444]	; (8000d28 <sixStepTasks+0x324>)
 8000b6c:	7cfb      	ldrb	r3, [r7, #19]
 8000b6e:	7013      	strb	r3, [r2, #0]

	if(sLeadAngleModeFlg == 1){
 8000b70:	4b6d      	ldr	r3, [pc, #436]	; (8000d28 <sixStepTasks+0x324>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	f040 8082 	bne.w	8000c7e <sixStepTasks+0x27a>
		// Six Step Control using Electrical Angle Consider with Lead Angle
		// Reset EstOmega
		if ( sLeadAngleModeFlg_pre == 0 ){
 8000b7a:	4b6c      	ldr	r3, [pc, #432]	; (8000d2c <sixStepTasks+0x328>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d111      	bne.n	8000ba6 <sixStepTasks+0x1a2>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000b82:	4b5f      	ldr	r3, [pc, #380]	; (8000d00 <sixStepTasks+0x2fc>)
 8000b84:	edd3 7a00 	vldr	s15, [r3]
 8000b88:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8000d30 <sixStepTasks+0x32c>
 8000b8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b90:	4b5d      	ldr	r3, [pc, #372]	; (8000d08 <sixStepTasks+0x304>)
 8000b92:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 8000b96:	4b5c      	ldr	r3, [pc, #368]	; (8000d08 <sixStepTasks+0x304>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a66      	ldr	r2, [pc, #408]	; (8000d34 <sixStepTasks+0x330>)
 8000b9c:	6013      	str	r3, [r2, #0]
			sElectAngleEstimate = sElectAngleActual;
 8000b9e:	4b5f      	ldr	r3, [pc, #380]	; (8000d1c <sixStepTasks+0x318>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a65      	ldr	r2, [pc, #404]	; (8000d38 <sixStepTasks+0x334>)
 8000ba4:	6013      	str	r3, [r2, #0]
		}

		// Estimate Electrical Angle & Velocity using PLL
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 8000ba6:	4b58      	ldr	r3, [pc, #352]	; (8000d08 <sixStepTasks+0x304>)
 8000ba8:	edd3 7a00 	vldr	s15, [r3]
 8000bac:	eddf 6a63 	vldr	s13, [pc, #396]	; 8000d3c <sixStepTasks+0x338>
 8000bb0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000bb4:	4b60      	ldr	r3, [pc, #384]	; (8000d38 <sixStepTasks+0x334>)
 8000bb6:	edd3 7a00 	vldr	s15, [r3]
 8000bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bbe:	4b5e      	ldr	r3, [pc, #376]	; (8000d38 <sixStepTasks+0x334>)
 8000bc0:	edc3 7a00 	vstr	s15, [r3]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 8000bc4:	4b5c      	ldr	r3, [pc, #368]	; (8000d38 <sixStepTasks+0x334>)
 8000bc6:	edd3 7a00 	vldr	s15, [r3]
 8000bca:	eeb0 0a67 	vmov.f32	s0, s15
 8000bce:	f7ff fd1b 	bl	8000608 <gfWrapTheta>
 8000bd2:	eef0 7a40 	vmov.f32	s15, s0
 8000bd6:	4b58      	ldr	r3, [pc, #352]	; (8000d38 <sixStepTasks+0x334>)
 8000bd8:	edc3 7a00 	vstr	s15, [r3]

		electAnglePrusLeadAngle = sElectAngleEstimate + leadAngle;
 8000bdc:	4b56      	ldr	r3, [pc, #344]	; (8000d38 <sixStepTasks+0x334>)
 8000bde:	edd3 7a00 	vldr	s15, [r3]
 8000be2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000be6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bea:	edc7 7a06 	vstr	s15, [r7, #24]
		electAnglePrusLeadAngle = gfWrapTheta(electAnglePrusLeadAngle);
 8000bee:	ed97 0a06 	vldr	s0, [r7, #24]
 8000bf2:	f7ff fd09 	bl	8000608 <gfWrapTheta>
 8000bf6:	ed87 0a06 	vstr	s0, [r7, #24]

		sVoltageModeModify = calcVoltageModeFromElectAngle(electAnglePrusLeadAngle);
 8000bfa:	ed97 0a06 	vldr	s0, [r7, #24]
 8000bfe:	f000 f971 	bl	8000ee4 <calcVoltageModeFromElectAngle>
 8000c02:	4603      	mov	r3, r0
 8000c04:	461a      	mov	r2, r3
 8000c06:	4b4e      	ldr	r3, [pc, #312]	; (8000d40 <sixStepTasks+0x33c>)
 8000c08:	701a      	strb	r2, [r3, #0]

		if( sElectAngleActual != sElectAngleActual_pre){
 8000c0a:	4b44      	ldr	r3, [pc, #272]	; (8000d1c <sixStepTasks+0x318>)
 8000c0c:	ed93 7a00 	vldr	s14, [r3]
 8000c10:	4b43      	ldr	r3, [pc, #268]	; (8000d20 <sixStepTasks+0x31c>)
 8000c12:	edd3 7a00 	vldr	s15, [r3]
 8000c16:	eeb4 7a67 	vcmp.f32	s14, s15
 8000c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1e:	d027      	beq.n	8000c70 <sixStepTasks+0x26c>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8000c20:	4b3e      	ldr	r3, [pc, #248]	; (8000d1c <sixStepTasks+0x318>)
 8000c22:	ed93 7a00 	vldr	s14, [r3]
 8000c26:	4b44      	ldr	r3, [pc, #272]	; (8000d38 <sixStepTasks+0x334>)
 8000c28:	edd3 7a00 	vldr	s15, [r3]
 8000c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c30:	4b44      	ldr	r3, [pc, #272]	; (8000d44 <sixStepTasks+0x340>)
 8000c32:	edc3 7a00 	vstr	s15, [r3]

			// wrap Electrical Angle Err
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 8000c36:	4b43      	ldr	r3, [pc, #268]	; (8000d44 <sixStepTasks+0x340>)
 8000c38:	edd3 7a00 	vldr	s15, [r3]
 8000c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8000c40:	f7ff fce2 	bl	8000608 <gfWrapTheta>
 8000c44:	eef0 7a40 	vmov.f32	s15, s0
 8000c48:	4b3e      	ldr	r3, [pc, #248]	; (8000d44 <sixStepTasks+0x340>)
 8000c4a:	edc3 7a00 	vstr	s15, [r3]

			//PLL
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8000c4e:	4b3d      	ldr	r3, [pc, #244]	; (8000d44 <sixStepTasks+0x340>)
 8000c50:	edd3 7a00 	vldr	s15, [r3]
 8000c54:	4837      	ldr	r0, [pc, #220]	; (8000d34 <sixStepTasks+0x330>)
 8000c56:	ed97 1a07 	vldr	s2, [r7, #28]
 8000c5a:	edd7 0a08 	vldr	s1, [r7, #32]
 8000c5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c62:	f7ff fc5b 	bl	800051c <cfPhaseLockedLoop>
 8000c66:	eef0 7a40 	vmov.f32	s15, s0
 8000c6a:	4b27      	ldr	r3, [pc, #156]	; (8000d08 <sixStepTasks+0x304>)
 8000c6c:	edc3 7a00 	vstr	s15, [r3]
		}

		calcOutputMode(sVoltageModeModify, sOutputMode);
 8000c70:	4b33      	ldr	r3, [pc, #204]	; (8000d40 <sixStepTasks+0x33c>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	4934      	ldr	r1, [pc, #208]	; (8000d48 <sixStepTasks+0x344>)
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f9e4 	bl	8001044 <calcOutputMode>
 8000c7c:	e013      	b.n	8000ca6 <sixStepTasks+0x2a2>

	}

	else{
		// Control without Electrical Angle ( Use Only Hall Signals )
		calcOutputMode(sVoltageMode, sOutputMode);
 8000c7e:	4b25      	ldr	r3, [pc, #148]	; (8000d14 <sixStepTasks+0x310>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	4931      	ldr	r1, [pc, #196]	; (8000d48 <sixStepTasks+0x344>)
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 f9dd 	bl	8001044 <calcOutputMode>
		sElectAngleEstimate = sElectAngleActual;
 8000c8a:	4b24      	ldr	r3, [pc, #144]	; (8000d1c <sixStepTasks+0x318>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a2a      	ldr	r2, [pc, #168]	; (8000d38 <sixStepTasks+0x334>)
 8000c90:	6013      	str	r3, [r2, #0]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000c92:	4b1b      	ldr	r3, [pc, #108]	; (8000d00 <sixStepTasks+0x2fc>)
 8000c94:	edd3 7a00 	vldr	s15, [r3]
 8000c98:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000d30 <sixStepTasks+0x32c>
 8000c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <sixStepTasks+0x304>)
 8000ca2:	edc3 7a00 	vstr	s15, [r3]
	}

	// Output Voltage
	calcDuty(sOutputMode, DutyRef, Duty);
 8000ca6:	6839      	ldr	r1, [r7, #0]
 8000ca8:	ed97 0a05 	vldr	s0, [r7, #20]
 8000cac:	4826      	ldr	r0, [pc, #152]	; (8000d48 <sixStepTasks+0x344>)
 8000cae:	f000 fa3d 	bl	800112c <calcDuty>

	// Output Static Signals
	outputMode[0] = sOutputMode[0];
 8000cb2:	4b25      	ldr	r3, [pc, #148]	; (8000d48 <sixStepTasks+0x344>)
 8000cb4:	f993 2000 	ldrsb.w	r2, [r3]
 8000cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cba:	701a      	strb	r2, [r3, #0]
	outputMode[1] = sOutputMode[1];
 8000cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a21      	ldr	r2, [pc, #132]	; (8000d48 <sixStepTasks+0x344>)
 8000cc2:	f992 2001 	ldrsb.w	r2, [r2, #1]
 8000cc6:	701a      	strb	r2, [r3, #0]
	outputMode[2] = sOutputMode[2];
 8000cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cca:	3302      	adds	r3, #2
 8000ccc:	4a1e      	ldr	r2, [pc, #120]	; (8000d48 <sixStepTasks+0x344>)
 8000cce:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8000cd2:	701a      	strb	r2, [r3, #0]

	*Theta = sElectAngleEstimate;
 8000cd4:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <sixStepTasks+0x334>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	601a      	str	r2, [r3, #0]
	*electAngVelo = sElectAngVeloEstimate;
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <sixStepTasks+0x304>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	601a      	str	r2, [r3, #0]

}
 8000ce4:	bf00      	nop
 8000ce6:	3730      	adds	r7, #48	; 0x30
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000090 	.word	0x20000090
 8000cf0:	20000094 	.word	0x20000094
 8000cf4:	20000098 	.word	0x20000098
 8000cf8:	38d1b717 	.word	0x38d1b717
 8000cfc:	31ca1db9 	.word	0x31ca1db9
 8000d00:	2000009c 	.word	0x2000009c
 8000d04:	200000e2 	.word	0x200000e2
 8000d08:	200000f8 	.word	0x200000f8
 8000d0c:	3e22f983 	.word	0x3e22f983
 8000d10:	3e4ccccd 	.word	0x3e4ccccd
 8000d14:	200000df 	.word	0x200000df
 8000d18:	200000e0 	.word	0x200000e0
 8000d1c:	200000e8 	.word	0x200000e8
 8000d20:	200000ec 	.word	0x200000ec
 8000d24:	200000e5 	.word	0x200000e5
 8000d28:	200000e6 	.word	0x200000e6
 8000d2c:	200000e7 	.word	0x200000e7
 8000d30:	40c90fdb 	.word	0x40c90fdb
 8000d34:	200000f4 	.word	0x200000f4
 8000d38:	200000f0 	.word	0x200000f0
 8000d3c:	4684d000 	.word	0x4684d000
 8000d40:	200000e4 	.word	0x200000e4
 8000d44:	200000fc 	.word	0x200000fc
 8000d48:	200000dc 	.word	0x200000dc

08000d4c <calcVoltageMode>:
else
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

}*/

static uint8_t calcVoltageMode(uint8_t* Hall){
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	uint8_t hallInput;
	uint8_t voltageMode = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3302      	adds	r3, #2
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	3301      	adds	r3, #1
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	4413      	add	r3, r2
 8000d76:	73bb      	strb	r3, [r7, #14]

	// Decode digital signal to voltage mode
	switch(hallInput){
 8000d78:	7bbb      	ldrb	r3, [r7, #14]
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	2b05      	cmp	r3, #5
 8000d7e:	d821      	bhi.n	8000dc4 <calcVoltageMode+0x78>
 8000d80:	a201      	add	r2, pc, #4	; (adr r2, 8000d88 <calcVoltageMode+0x3c>)
 8000d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d86:	bf00      	nop
 8000d88:	08000dbf 	.word	0x08000dbf
 8000d8c:	08000da7 	.word	0x08000da7
 8000d90:	08000da1 	.word	0x08000da1
 8000d94:	08000db3 	.word	0x08000db3
 8000d98:	08000db9 	.word	0x08000db9
 8000d9c:	08000dad 	.word	0x08000dad
	  case 3:
		voltageMode = 3;
 8000da0:	2303      	movs	r3, #3
 8000da2:	73fb      	strb	r3, [r7, #15]
		break;
 8000da4:	e011      	b.n	8000dca <calcVoltageMode+0x7e>
	  case 2:
		voltageMode = 4;
 8000da6:	2304      	movs	r3, #4
 8000da8:	73fb      	strb	r3, [r7, #15]
		break;
 8000daa:	e00e      	b.n	8000dca <calcVoltageMode+0x7e>
	  case 6:
		voltageMode = 5;
 8000dac:	2305      	movs	r3, #5
 8000dae:	73fb      	strb	r3, [r7, #15]
		break;
 8000db0:	e00b      	b.n	8000dca <calcVoltageMode+0x7e>
	  case 4:
		voltageMode = 6;
 8000db2:	2306      	movs	r3, #6
 8000db4:	73fb      	strb	r3, [r7, #15]
		break;
 8000db6:	e008      	b.n	8000dca <calcVoltageMode+0x7e>
	  case 5:
		voltageMode = 1;
 8000db8:	2301      	movs	r3, #1
 8000dba:	73fb      	strb	r3, [r7, #15]
		break;
 8000dbc:	e005      	b.n	8000dca <calcVoltageMode+0x7e>
	  case 1:
		voltageMode = 2;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	73fb      	strb	r3, [r7, #15]
		break;
 8000dc2:	e002      	b.n	8000dca <calcVoltageMode+0x7e>
	  default :
		voltageMode = 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	73fb      	strb	r3, [r7, #15]
	  break;
 8000dc8:	bf00      	nop
	}
	return voltageMode;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <calcRotDirFromVoltageMode>:
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	603a      	str	r2, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
 8000de4:	460b      	mov	r3, r1
 8000de6:	71bb      	strb	r3, [r7, #6]
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 8000de8:	79ba      	ldrb	r2, [r7, #6]
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	73fb      	strb	r3, [r7, #15]

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 8000df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	dd04      	ble.n	8000e04 <calcRotDirFromVoltageMode+0x2c>
		voltageMode_Diff -= 6;
 8000dfa:	7bfb      	ldrb	r3, [r7, #15]
 8000dfc:	3b06      	subs	r3, #6
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	73fb      	strb	r3, [r7, #15]
 8000e02:	e008      	b.n	8000e16 <calcRotDirFromVoltageMode+0x3e>
	else if(voltageMode_Diff < -1)
 8000e04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0c:	da03      	bge.n	8000e16 <calcRotDirFromVoltageMode+0x3e>
		voltageMode_Diff += 6;
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
 8000e10:	3306      	adds	r3, #6
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	73fb      	strb	r3, [r7, #15]

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8000e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <calcRotDirFromVoltageMode+0x4c>
		*rotDir = voltageMode_Diff;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	7bfa      	ldrb	r2, [r7, #15]
 8000e22:	701a      	strb	r2, [r3, #0]

}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <calcElectAngleFromVoltageMode>:

static float calcElectAngleFromVoltageMode(uint8_t voltageMode, int8_t rotDir){
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	460a      	mov	r2, r1
 8000e3a:	71fb      	strb	r3, [r7, #7]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	71bb      	strb	r3, [r7, #6]
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	2b05      	cmp	r3, #5
 8000e46:	d822      	bhi.n	8000e8e <calcElectAngleFromVoltageMode+0x5e>
 8000e48:	a201      	add	r2, pc, #4	; (adr r2, 8000e50 <calcElectAngleFromVoltageMode+0x20>)
 8000e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e4e:	bf00      	nop
 8000e50:	08000e83 	.word	0x08000e83
 8000e54:	08000e89 	.word	0x08000e89
 8000e58:	08000e69 	.word	0x08000e69
 8000e5c:	08000e71 	.word	0x08000e71
 8000e60:	08000e77 	.word	0x08000e77
 8000e64:	08000e7d 	.word	0x08000e7d
		  case 3:
			  electAngle_Center = 0.0f;
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
			break;
 8000e6e:	e012      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  case 4:
			  electAngle_Center = PIDIV3;
 8000e70:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <calcElectAngleFromVoltageMode+0x9c>)
 8000e72:	60fb      	str	r3, [r7, #12]
			break;
 8000e74:	e00f      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <calcElectAngleFromVoltageMode+0xa0>)
 8000e78:	60fb      	str	r3, [r7, #12]
			break;
 8000e7a:	e00c      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  case 6:
			  electAngle_Center = PI;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <calcElectAngleFromVoltageMode+0xa4>)
 8000e7e:	60fb      	str	r3, [r7, #12]
			break;
 8000e80:	e009      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8000e82:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <calcElectAngleFromVoltageMode+0xa8>)
 8000e84:	60fb      	str	r3, [r7, #12]
			break;
 8000e86:	e006      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8000e88:	4b14      	ldr	r3, [pc, #80]	; (8000edc <calcElectAngleFromVoltageMode+0xac>)
 8000e8a:	60fb      	str	r3, [r7, #12]
			break;
 8000e8c:	e003      	b.n	8000e96 <calcElectAngleFromVoltageMode+0x66>
		  default :
			  electAngle_Center = 0.0f;
 8000e8e:	f04f 0300 	mov.w	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
		  break;
 8000e94:	bf00      	nop
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8000e96:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000e9a:	ee07 3a90 	vmov	s15, r3
 8000e9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ea2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000ee0 <calcElectAngleFromVoltageMode+0xb0>
 8000ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eaa:	ed97 7a03 	vldr	s14, [r7, #12]
 8000eae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eb2:	edc7 7a02 	vstr	s15, [r7, #8]

		return electAngle;
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	ee07 3a90 	vmov	s15, r3
}
 8000ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	3f860a92 	.word	0x3f860a92
 8000ed0:	40060a92 	.word	0x40060a92
 8000ed4:	40490fdb 	.word	0x40490fdb
 8000ed8:	c0060a92 	.word	0xc0060a92
 8000edc:	bf860a92 	.word	0xbf860a92
 8000ee0:	3f060a92 	.word	0x3f060a92

08000ee4 <calcVoltageModeFromElectAngle>:
		leadAngleModeFlg = 1;

	return leadAngleModeFlg;
}

static uint8_t calcVoltageModeFromElectAngle(float electAngle){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b08b      	sub	sp, #44	; 0x2c
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t voltageMode = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//Angle Limit : minus PI - prus PI
	float voltageMode1_StartAngle = -PI + PIDIV6;
 8000ef4:	4b4d      	ldr	r3, [pc, #308]	; (800102c <calcVoltageModeFromElectAngle+0x148>)
 8000ef6:	623b      	str	r3, [r7, #32]
	float voltageMode2_StartAngle = -PIDIV3 * 2.0f + PIDIV6;
 8000ef8:	4b4d      	ldr	r3, [pc, #308]	; (8001030 <calcVoltageModeFromElectAngle+0x14c>)
 8000efa:	61fb      	str	r3, [r7, #28]
	float voltageMode3_StartAngle = -PIDIV3 + PIDIV6;
 8000efc:	4b4d      	ldr	r3, [pc, #308]	; (8001034 <calcVoltageModeFromElectAngle+0x150>)
 8000efe:	61bb      	str	r3, [r7, #24]
	float voltageMode4_StartAngle = PIDIV6;
 8000f00:	4b4d      	ldr	r3, [pc, #308]	; (8001038 <calcVoltageModeFromElectAngle+0x154>)
 8000f02:	617b      	str	r3, [r7, #20]
	float voltageMode5_StartAngle = PIDIV3 + PIDIV6;
 8000f04:	4b4d      	ldr	r3, [pc, #308]	; (800103c <calcVoltageModeFromElectAngle+0x158>)
 8000f06:	613b      	str	r3, [r7, #16]
	float voltageMode6_StartAngle = PIDIV3 * 2.0f + PIDIV6;
 8000f08:	4b4d      	ldr	r3, [pc, #308]	; (8001040 <calcVoltageModeFromElectAngle+0x15c>)
 8000f0a:	60fb      	str	r3, [r7, #12]

	if(electAngle >= voltageMode6_StartAngle || electAngle < voltageMode1_StartAngle ){
 8000f0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f10:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f1c:	da08      	bge.n	8000f30 <calcVoltageModeFromElectAngle+0x4c>
 8000f1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f22:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2e:	d503      	bpl.n	8000f38 <calcVoltageModeFromElectAngle+0x54>
		voltageMode = 6;
 8000f30:	2306      	movs	r3, #6
 8000f32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f36:	e070      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode1_StartAngle && electAngle < voltageMode2_StartAngle ){
 8000f38:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f48:	db0c      	blt.n	8000f64 <calcVoltageModeFromElectAngle+0x80>
 8000f4a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5a:	d503      	bpl.n	8000f64 <calcVoltageModeFromElectAngle+0x80>
		voltageMode = 1;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f62:	e05a      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode2_StartAngle && electAngle < voltageMode3_StartAngle ){
 8000f64:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f68:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f74:	db0c      	blt.n	8000f90 <calcVoltageModeFromElectAngle+0xac>
 8000f76:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f86:	d503      	bpl.n	8000f90 <calcVoltageModeFromElectAngle+0xac>
		voltageMode = 2;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f8e:	e044      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode3_StartAngle && electAngle < voltageMode4_StartAngle ){
 8000f90:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f94:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	db0c      	blt.n	8000fbc <calcVoltageModeFromElectAngle+0xd8>
 8000fa2:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fa6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000faa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb2:	d503      	bpl.n	8000fbc <calcVoltageModeFromElectAngle+0xd8>
		voltageMode = 3;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fba:	e02e      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode4_StartAngle && electAngle < voltageMode5_StartAngle ){
 8000fbc:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fcc:	db0c      	blt.n	8000fe8 <calcVoltageModeFromElectAngle+0x104>
 8000fce:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fde:	d503      	bpl.n	8000fe8 <calcVoltageModeFromElectAngle+0x104>
		voltageMode = 4;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fe6:	e018      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode5_StartAngle && electAngle < voltageMode6_StartAngle ){
 8000fe8:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff8:	db0c      	blt.n	8001014 <calcVoltageModeFromElectAngle+0x130>
 8000ffa:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ffe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001002:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100a:	d503      	bpl.n	8001014 <calcVoltageModeFromElectAngle+0x130>
		voltageMode = 5;
 800100c:	2305      	movs	r3, #5
 800100e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001012:	e002      	b.n	800101a <calcVoltageModeFromElectAngle+0x136>
	}
	else
		voltageMode = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	return voltageMode;
 800101a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800101e:	4618      	mov	r0, r3
 8001020:	372c      	adds	r7, #44	; 0x2c
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	c0278d36 	.word	0xc0278d36
 8001030:	bfc90fdb 	.word	0xbfc90fdb
 8001034:	bf060a92 	.word	0xbf060a92
 8001038:	3f060a92 	.word	0x3f060a92
 800103c:	3fc90fdb 	.word	0x3fc90fdb
 8001040:	40278d36 	.word	0x40278d36

08001044 <calcOutputMode>:

static void calcOutputMode(uint8_t voltageMode, int8_t* outputMode){
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	6039      	str	r1, [r7, #0]
 800104e:	71fb      	strb	r3, [r7, #7]
		// Decide output mode
		switch(voltageMode){
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	3b01      	subs	r3, #1
 8001054:	2b05      	cmp	r3, #5
 8001056:	d857      	bhi.n	8001108 <calcOutputMode+0xc4>
 8001058:	a201      	add	r2, pc, #4	; (adr r2, 8001060 <calcOutputMode+0x1c>)
 800105a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105e:	bf00      	nop
 8001060:	080010d9 	.word	0x080010d9
 8001064:	080010f1 	.word	0x080010f1
 8001068:	08001079 	.word	0x08001079
 800106c:	08001091 	.word	0x08001091
 8001070:	080010a9 	.word	0x080010a9
 8001074:	080010c1 	.word	0x080010c1
		  case 3:
			outputMode[0] = OUTPUTMODE_OPEN;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_POSITIVE;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_NEGATIVE;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	3302      	adds	r3, #2
 800108a:	22ff      	movs	r2, #255	; 0xff
 800108c:	701a      	strb	r2, [r3, #0]
			break;
 800108e:	e047      	b.n	8001120 <calcOutputMode+0xdc>
		  case 4:
			outputMode[0] = OUTPUTMODE_NEGATIVE;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	22ff      	movs	r2, #255	; 0xff
 8001094:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_POSITIVE;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3302      	adds	r3, #2
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
			break;
 80010a6:	e03b      	b.n	8001120 <calcOutputMode+0xdc>
		  case 5:
			outputMode[0] = OUTPUTMODE_NEGATIVE;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	22ff      	movs	r2, #255	; 0xff
 80010ac:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	3301      	adds	r3, #1
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_POSITIVE;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	3302      	adds	r3, #2
 80010ba:	2201      	movs	r2, #1
 80010bc:	701a      	strb	r2, [r3, #0]
			break;
 80010be:	e02f      	b.n	8001120 <calcOutputMode+0xdc>
		  case 6:
			outputMode[0] = OUTPUTMODE_OPEN;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_NEGATIVE;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	3301      	adds	r3, #1
 80010ca:	22ff      	movs	r2, #255	; 0xff
 80010cc:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_POSITIVE;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	3302      	adds	r3, #2
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
			break;
 80010d6:	e023      	b.n	8001120 <calcOutputMode+0xdc>
		  case 1:
			outputMode[0] = OUTPUTMODE_POSITIVE;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_NEGATIVE;
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	3301      	adds	r3, #1
 80010e2:	22ff      	movs	r2, #255	; 0xff
 80010e4:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3302      	adds	r3, #2
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
			break;
 80010ee:	e017      	b.n	8001120 <calcOutputMode+0xdc>
		  case 2:
			outputMode[0] = OUTPUTMODE_POSITIVE;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	3301      	adds	r3, #1
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_NEGATIVE;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3302      	adds	r3, #2
 8001102:	22ff      	movs	r2, #255	; 0xff
 8001104:	701a      	strb	r2, [r3, #0]
			break;
 8001106:	e00b      	b.n	8001120 <calcOutputMode+0xdc>
		  default :
			outputMode[0] = OUTPUTMODE_OPEN;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	3302      	adds	r3, #2
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
		  break;
 800111e:	bf00      	nop
		}
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <calcDuty>:

static void calcDuty(int8_t* outputMode, float DutyRef, float* Duty){
 800112c:	b480      	push	{r7}
 800112e:	b087      	sub	sp, #28
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	ed87 0a02 	vstr	s0, [r7, #8]
 8001138:	6079      	str	r1, [r7, #4]

	// if DutyRef < 0, swap OUTPUTMODE_POSITIVE and OUTPUTMODE_NEGATIVE
	int8_t outputModeMulSwapGain[3];
	int8_t swapGain;

	if (DutyRef > 0)
 800113a:	edd7 7a02 	vldr	s15, [r7, #8]
 800113e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	dd02      	ble.n	800114e <calcDuty+0x22>
		swapGain = 1;
 8001148:	2301      	movs	r3, #1
 800114a:	75fb      	strb	r3, [r7, #23]
 800114c:	e001      	b.n	8001152 <calcDuty+0x26>
	else
		swapGain = -1;
 800114e:	23ff      	movs	r3, #255	; 0xff
 8001150:	75fb      	strb	r3, [r7, #23]


	outputModeMulSwapGain[0]  = outputMode[0] * swapGain;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f993 3000 	ldrsb.w	r3, [r3]
 8001158:	b2da      	uxtb	r2, r3
 800115a:	7dfb      	ldrb	r3, [r7, #23]
 800115c:	fb12 f303 	smulbb	r3, r2, r3
 8001160:	b2db      	uxtb	r3, r3
 8001162:	b25b      	sxtb	r3, r3
 8001164:	753b      	strb	r3, [r7, #20]
	outputModeMulSwapGain[1]  = outputMode[1] * swapGain;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	3301      	adds	r3, #1
 800116a:	f993 3000 	ldrsb.w	r3, [r3]
 800116e:	b2da      	uxtb	r2, r3
 8001170:	7dfb      	ldrb	r3, [r7, #23]
 8001172:	fb12 f303 	smulbb	r3, r2, r3
 8001176:	b2db      	uxtb	r3, r3
 8001178:	b25b      	sxtb	r3, r3
 800117a:	757b      	strb	r3, [r7, #21]
	outputModeMulSwapGain[2]  = outputMode[2] * swapGain;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3302      	adds	r3, #2
 8001180:	f993 3000 	ldrsb.w	r3, [r3]
 8001184:	b2da      	uxtb	r2, r3
 8001186:	7dfb      	ldrb	r3, [r7, #23]
 8001188:	fb12 f303 	smulbb	r3, r2, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	b25b      	sxtb	r3, r3
 8001190:	75bb      	strb	r3, [r7, #22]

	if( outputModeMulSwapGain[0] < 0) outputModeMulSwapGain[0] = 0;
 8001192:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001196:	2b00      	cmp	r3, #0
 8001198:	da01      	bge.n	800119e <calcDuty+0x72>
 800119a:	2300      	movs	r3, #0
 800119c:	753b      	strb	r3, [r7, #20]
	if( outputModeMulSwapGain[1] < 0) outputModeMulSwapGain[1] = 0;
 800119e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	da01      	bge.n	80011aa <calcDuty+0x7e>
 80011a6:	2300      	movs	r3, #0
 80011a8:	757b      	strb	r3, [r7, #21]
	if( outputModeMulSwapGain[2] < 0) outputModeMulSwapGain[2] = 0;
 80011aa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da01      	bge.n	80011b6 <calcDuty+0x8a>
 80011b2:	2300      	movs	r3, #0
 80011b4:	75bb      	strb	r3, [r7, #22]


	Duty[0] = (float)(outputModeMulSwapGain[0] * DutyRef * swapGain);
 80011b6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80011ba:	ee07 3a90 	vmov	s15, r3
 80011be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011ce:	ee07 3a90 	vmov	s15, r3
 80011d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (float)(outputModeMulSwapGain[1] * DutyRef * swapGain);
 80011e0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80011e4:	ee07 3a90 	vmov	s15, r3
 80011e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80011f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011f8:	ee07 3a90 	vmov	s15, r3
 80011fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3304      	adds	r3, #4
 8001204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001208:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = (float)(outputModeMulSwapGain[2] * DutyRef * swapGain);
 800120c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001210:	ee07 3a90 	vmov	s15, r3
 8001214:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001218:	edd7 7a02 	vldr	s15, [r7, #8]
 800121c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001220:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3308      	adds	r3, #8
 8001230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001234:	edc3 7a00 	vstr	s15, [r3]

}
 8001238:	bf00      	nop
 800123a:	371c      	adds	r7, #28
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <VectorControlTasks>:
static float calcAmpFromVect(float* Vect);
static float calcModFromVamp(float Vamp, float twoDivVdc);
static void Vuvw2Duty(float twoDivVdc, float *Vuvw, float *Duty);
static void CurrentFbControl(float *Igd_ref, float *Igd, float electAngVelo, float Vdc, float *Vgd, float* Vamp);

void VectorControlTasks(float *Idq_ref, float theta, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, float* Duty, int8_t* outputMode){
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	61f8      	str	r0, [r7, #28]
 800124c:	ed87 0a06 	vstr	s0, [r7, #24]
 8001250:	edc7 0a05 	vstr	s1, [r7, #20]
 8001254:	6139      	str	r1, [r7, #16]
 8001256:	ed87 1a03 	vstr	s2, [r7, #12]
 800125a:	edc7 1a02 	vstr	s3, [r7, #8]
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	4613      	mov	r3, r2
 8001262:	71fb      	strb	r3, [r7, #7]

	if ( flgFB == 0 ){
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d128      	bne.n	80012bc <VectorControlTasks+0x78>
			OpenLoopTasks(gVolume * 12.24f, theta, Iuvw, twoDivVdc, Duty, outputMode);
 800126a:	4b4b      	ldr	r3, [pc, #300]	; (8001398 <VectorControlTasks+0x154>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800139c <VectorControlTasks+0x158>
 8001274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001278:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800127a:	6839      	ldr	r1, [r7, #0]
 800127c:	ed97 1a02 	vldr	s2, [r7, #8]
 8001280:	6938      	ldr	r0, [r7, #16]
 8001282:	edd7 0a06 	vldr	s1, [r7, #24]
 8001286:	eeb0 0a67 	vmov.f32	s0, s15
 800128a:	f000 f8a3 	bl	80013d4 <OpenLoopTasks>
			sVdq[0] = 0.0f;
 800128e:	4b44      	ldr	r3, [pc, #272]	; (80013a0 <VectorControlTasks+0x15c>)
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
			sVdq[1] = gVolume * 12.24f;
 8001296:	4b40      	ldr	r3, [pc, #256]	; (8001398 <VectorControlTasks+0x154>)
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800139c <VectorControlTasks+0x158>
 80012a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a4:	4b3e      	ldr	r3, [pc, #248]	; (80013a0 <VectorControlTasks+0x15c>)
 80012a6:	edc3 7a01 	vstr	s15, [r3, #4]
			sVdq_i[0] = 0.0f;
 80012aa:	4b3e      	ldr	r3, [pc, #248]	; (80013a4 <VectorControlTasks+0x160>)
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
			sVdq_i[1] = 0.0f;
 80012b2:	4b3c      	ldr	r3, [pc, #240]	; (80013a4 <VectorControlTasks+0x160>)
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	605a      	str	r2, [r3, #4]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
		sIdq_1000[0] = sIdq[0] * 1000.0f;
		sIdq_1000[1] = sIdq[1] * 1000.0f;
	}

}
 80012ba:	e068      	b.n	800138e <VectorControlTasks+0x14a>
		outputMode[0] = OUTPUTMODE_POSITIVE;
 80012bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012be:	2201      	movs	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 80012c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012c4:	3301      	adds	r3, #1
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 80012ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012cc:	3302      	adds	r3, #2
 80012ce:	2201      	movs	r2, #1
 80012d0:	701a      	strb	r2, [r3, #0]
		uvw2ab(gIuvw, sIab);
 80012d2:	4935      	ldr	r1, [pc, #212]	; (80013a8 <VectorControlTasks+0x164>)
 80012d4:	4835      	ldr	r0, [pc, #212]	; (80013ac <VectorControlTasks+0x168>)
 80012d6:	f000 f8dd 	bl	8001494 <uvw2ab>
		ab2dq(theta, sIab, sIdq);
 80012da:	4935      	ldr	r1, [pc, #212]	; (80013b0 <VectorControlTasks+0x16c>)
 80012dc:	4832      	ldr	r0, [pc, #200]	; (80013a8 <VectorControlTasks+0x164>)
 80012de:	ed97 0a06 	vldr	s0, [r7, #24]
 80012e2:	f000 f961 	bl	80015a8 <ab2dq>
		CurrentFbControl(Idq_ref, sIdq, electAngVelo, Vdc, sVdq, &sVamp);
 80012e6:	4b33      	ldr	r3, [pc, #204]	; (80013b4 <VectorControlTasks+0x170>)
 80012e8:	4a2d      	ldr	r2, [pc, #180]	; (80013a0 <VectorControlTasks+0x15c>)
 80012ea:	edd7 0a03 	vldr	s1, [r7, #12]
 80012ee:	ed97 0a05 	vldr	s0, [r7, #20]
 80012f2:	492f      	ldr	r1, [pc, #188]	; (80013b0 <VectorControlTasks+0x16c>)
 80012f4:	69f8      	ldr	r0, [r7, #28]
 80012f6:	f000 fab5 	bl	8001864 <CurrentFbControl>
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80012fa:	4b2e      	ldr	r3, [pc, #184]	; (80013b4 <VectorControlTasks+0x170>)
 80012fc:	edd3 7a00 	vldr	s15, [r3]
 8001300:	4b2d      	ldr	r3, [pc, #180]	; (80013b8 <VectorControlTasks+0x174>)
 8001302:	ed93 7a00 	vldr	s14, [r3]
 8001306:	eef0 0a47 	vmov.f32	s1, s14
 800130a:	eeb0 0a67 	vmov.f32	s0, s15
 800130e:	f000 f9b5 	bl	800167c <calcModFromVamp>
 8001312:	eef0 7a40 	vmov.f32	s15, s0
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <VectorControlTasks+0x178>)
 8001318:	edc3 7a00 	vstr	s15, [r3]
		dq2ab(theta, sVdq, sVab);
 800131c:	4928      	ldr	r1, [pc, #160]	; (80013c0 <VectorControlTasks+0x17c>)
 800131e:	4820      	ldr	r0, [pc, #128]	; (80013a0 <VectorControlTasks+0x15c>)
 8001320:	ed97 0a06 	vldr	s0, [r7, #24]
 8001324:	f000 f9ca 	bl	80016bc <dq2ab>
		ab2uvw(sVab, sVuvw);
 8001328:	4926      	ldr	r1, [pc, #152]	; (80013c4 <VectorControlTasks+0x180>)
 800132a:	4825      	ldr	r0, [pc, #148]	; (80013c0 <VectorControlTasks+0x17c>)
 800132c:	f000 f8fa 	bl	8001524 <ab2uvw>
		Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 8001330:	6839      	ldr	r1, [r7, #0]
 8001332:	4824      	ldr	r0, [pc, #144]	; (80013c4 <VectorControlTasks+0x180>)
 8001334:	ed97 0a02 	vldr	s0, [r7, #8]
 8001338:	f000 fa00 	bl	800173c <Vuvw2Duty>
		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	edd3 7a00 	vldr	s15, [r3]
 8001342:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80013c8 <VectorControlTasks+0x184>
 8001346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134a:	4b20      	ldr	r3, [pc, #128]	; (80013cc <VectorControlTasks+0x188>)
 800134c:	edc3 7a00 	vstr	s15, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	3304      	adds	r3, #4
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80013c8 <VectorControlTasks+0x184>
 800135c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001360:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <VectorControlTasks+0x188>)
 8001362:	edc3 7a01 	vstr	s15, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001366:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <VectorControlTasks+0x16c>)
 8001368:	edd3 7a00 	vldr	s15, [r3]
 800136c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80013c8 <VectorControlTasks+0x184>
 8001370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001374:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <VectorControlTasks+0x18c>)
 8001376:	edc3 7a00 	vstr	s15, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <VectorControlTasks+0x16c>)
 800137c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001380:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80013c8 <VectorControlTasks+0x184>
 8001384:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <VectorControlTasks+0x18c>)
 800138a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800138e:	bf00      	nop
 8001390:	3720      	adds	r7, #32
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200000b0 	.word	0x200000b0
 800139c:	4143d70a 	.word	0x4143d70a
 80013a0:	20000120 	.word	0x20000120
 80013a4:	20000128 	.word	0x20000128
 80013a8:	20000100 	.word	0x20000100
 80013ac:	200000b4 	.word	0x200000b4
 80013b0:	20000108 	.word	0x20000108
 80013b4:	20000144 	.word	0x20000144
 80013b8:	200000ac 	.word	0x200000ac
 80013bc:	20000148 	.word	0x20000148
 80013c0:	20000130 	.word	0x20000130
 80013c4:	20000138 	.word	0x20000138
 80013c8:	447a0000 	.word	0x447a0000
 80013cc:	20000110 	.word	0x20000110
 80013d0:	20000118 	.word	0x20000118

080013d4 <OpenLoopTasks>:

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	ed87 0a05 	vstr	s0, [r7, #20]
 80013de:	edc7 0a04 	vstr	s1, [r7, #16]
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	ed87 1a02 	vstr	s2, [r7, #8]
 80013e8:	6079      	str	r1, [r7, #4]
 80013ea:	603a      	str	r2, [r7, #0]
	outputMode[0] = OUTPUTMODE_POSITIVE;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3301      	adds	r3, #1
 80013f6:	2201      	movs	r2, #1
 80013f8:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	3302      	adds	r3, #2
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]

	uvw2ab(gIuvw, sIab);
 8001402:	491c      	ldr	r1, [pc, #112]	; (8001474 <OpenLoopTasks+0xa0>)
 8001404:	481c      	ldr	r0, [pc, #112]	; (8001478 <OpenLoopTasks+0xa4>)
 8001406:	f000 f845 	bl	8001494 <uvw2ab>
	ab2dq(theta, sIab, sIdq);
 800140a:	491c      	ldr	r1, [pc, #112]	; (800147c <OpenLoopTasks+0xa8>)
 800140c:	4819      	ldr	r0, [pc, #100]	; (8001474 <OpenLoopTasks+0xa0>)
 800140e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001412:	f000 f8c9 	bl	80015a8 <ab2dq>
	sVdq[0] = 0.0f;
 8001416:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <OpenLoopTasks+0xac>)
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
	sVdq[1] = VamRef;
 800141e:	4a18      	ldr	r2, [pc, #96]	; (8001480 <OpenLoopTasks+0xac>)
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	6053      	str	r3, [r2, #4]
	dq2ab(theta, sVdq, sVab);
 8001424:	4917      	ldr	r1, [pc, #92]	; (8001484 <OpenLoopTasks+0xb0>)
 8001426:	4816      	ldr	r0, [pc, #88]	; (8001480 <OpenLoopTasks+0xac>)
 8001428:	ed97 0a04 	vldr	s0, [r7, #16]
 800142c:	f000 f946 	bl	80016bc <dq2ab>
	ab2uvw(sVab, sVuvw);
 8001430:	4915      	ldr	r1, [pc, #84]	; (8001488 <OpenLoopTasks+0xb4>)
 8001432:	4814      	ldr	r0, [pc, #80]	; (8001484 <OpenLoopTasks+0xb0>)
 8001434:	f000 f876 	bl	8001524 <ab2uvw>
	Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 8001438:	6879      	ldr	r1, [r7, #4]
 800143a:	4813      	ldr	r0, [pc, #76]	; (8001488 <OpenLoopTasks+0xb4>)
 800143c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001440:	f000 f97c 	bl	800173c <Vuvw2Duty>

	sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001444:	4b0d      	ldr	r3, [pc, #52]	; (800147c <OpenLoopTasks+0xa8>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800148c <OpenLoopTasks+0xb8>
 800144e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001452:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <OpenLoopTasks+0xbc>)
 8001454:	edc3 7a00 	vstr	s15, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <OpenLoopTasks+0xa8>)
 800145a:	edd3 7a01 	vldr	s15, [r3, #4]
 800145e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800148c <OpenLoopTasks+0xb8>
 8001462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <OpenLoopTasks+0xbc>)
 8001468:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800146c:	bf00      	nop
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000100 	.word	0x20000100
 8001478:	200000b4 	.word	0x200000b4
 800147c:	20000108 	.word	0x20000108
 8001480:	20000120 	.word	0x20000120
 8001484:	20000130 	.word	0x20000130
 8001488:	20000138 	.word	0x20000138
 800148c:	447a0000 	.word	0x447a0000
 8001490:	20000118 	.word	0x20000118

08001494 <uvw2ab>:

static void uvw2ab(float* uvw, float* ab){
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	ed93 7a00 	vldr	s14, [r3]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3304      	adds	r3, #4
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80014b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	3308      	adds	r3, #8
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80014c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014cc:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800151c <uvw2ab+0x88>
 80014d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3304      	adds	r3, #4
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001520 <uvw2ab+0x8c>
 80014e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	3308      	adds	r3, #8
 80014ee:	edd3 7a00 	vldr	s15, [r3]
 80014f2:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001520 <uvw2ab+0x8c>
 80014f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	3304      	adds	r3, #4
 8001502:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800151c <uvw2ab+0x88>
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	edc3 7a00 	vstr	s15, [r3]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	3f5105ec 	.word	0x3f5105ec
 8001520:	3f5db3d7 	.word	0x3f5db3d7

08001524 <ab2uvw>:

static void ab2uvw(float* ab, float* uvw){
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
	uvw[0] = SQRT_2DIV3 * ab[0];
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	edd3 7a00 	vldr	s15, [r3]
 8001534:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80015a0 <ab2uvw+0x7c>
 8001538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	edc3 7a00 	vstr	s15, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800154c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3304      	adds	r3, #4
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eddf 6a12 	vldr	s13, [pc, #72]	; 80015a4 <ab2uvw+0x80>
 800155c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001560:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	3304      	adds	r3, #4
 8001568:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80015a0 <ab2uvw+0x7c>
 800156c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001570:	edc3 7a00 	vstr	s15, [r3]
	uvw[2] = - uvw[0] - uvw[1];
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	eeb1 7a67 	vneg.f32	s14, s15
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	3304      	adds	r3, #4
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	3308      	adds	r3, #8
 800158a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800158e:	edc3 7a00 	vstr	s15, [r3]
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	3f5105ec 	.word	0x3f5105ec
 80015a4:	3f5db3d7 	.word	0x3f5db3d7

080015a8 <ab2dq>:

static void ab2dq(float theta, float* ab, float* dq){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80015b2:	60b8      	str	r0, [r7, #8]
 80015b4:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 80015b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80015ba:	f008 fce3 	bl	8009f84 <sinf>
 80015be:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 80015c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80015c6:	f008 fc99 	bl	8009efc <cosf>
 80015ca:	ed87 0a04 	vstr	s0, [r7, #16]
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	ed93 7a00 	vldr	s14, [r3]
 80015d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80015d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	3304      	adds	r3, #4
 80015e0:	edd3 6a00 	vldr	s13, [r3]
 80015e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80015e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	eeb1 7a67 	vneg.f32	s14, s15
 8001600:	edd7 7a05 	vldr	s15, [r7, #20]
 8001604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	3304      	adds	r3, #4
 800160c:	edd3 6a00 	vldr	s13, [r3]
 8001610:	edd7 7a04 	vldr	s15, [r7, #16]
 8001614:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3304      	adds	r3, #4
 800161c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001620:	edc3 7a00 	vstr	s15, [r3]
}
 8001624:	bf00      	nop
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <calcAmpFromVect>:

static float calcAmpFromVect(float* Vect){
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	float amp;
	float amp2;

	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	ed93 7a00 	vldr	s14, [r3]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3304      	adds	r3, #4
 8001648:	edd3 6a00 	vldr	s13, [r3]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3304      	adds	r3, #4
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800165c:	edc7 7a03 	vstr	s15, [r7, #12]
	amp = sqrtf(amp2);
 8001660:	ed97 0a03 	vldr	s0, [r7, #12]
 8001664:	f008 fcf6 	bl	800a054 <sqrtf>
 8001668:	ed87 0a02 	vstr	s0, [r7, #8]
	return amp;
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	ee07 3a90 	vmov	s15, r3
}
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <calcModFromVamp>:

static float calcModFromVamp(float Vamp, float twoDivVdc){
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	ed87 0a01 	vstr	s0, [r7, #4]
 8001686:	edc7 0a00 	vstr	s1, [r7]
	float mod;

	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 800168a:	ed97 7a01 	vldr	s14, [r7, #4]
 800168e:	edd7 7a00 	vldr	s15, [r7]
 8001692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001696:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80016b8 <calcModFromVamp+0x3c>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	edc7 7a03 	vstr	s15, [r7, #12]
	return mod;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	ee07 3a90 	vmov	s15, r3
}
 80016a8:	eeb0 0a67 	vmov.f32	s0, s15
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	3f5105ec 	.word	0x3f5105ec

080016bc <dq2ab>:

static void dq2ab(float theta, float* dq, float* ab){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	ed87 0a03 	vstr	s0, [r7, #12]
 80016c6:	60b8      	str	r0, [r7, #8]
 80016c8:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 80016ca:	ed97 0a03 	vldr	s0, [r7, #12]
 80016ce:	f008 fc59 	bl	8009f84 <sinf>
 80016d2:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 80016d6:	ed97 0a03 	vldr	s0, [r7, #12]
 80016da:	f008 fc0f 	bl	8009efc <cosf>
 80016de:	ed87 0a04 	vstr	s0, [r7, #16]
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	ed93 7a00 	vldr	s14, [r3]
 80016e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80016ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	3304      	adds	r3, #4
 80016f4:	edd3 6a00 	vldr	s13, [r3]
 80016f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80016fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	edd7 7a05 	vldr	s15, [r7, #20]
 8001714:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	3304      	adds	r3, #4
 800171c:	edd3 6a00 	vldr	s13, [r3]
 8001720:	edd7 7a04 	vldr	s15, [r7, #16]
 8001724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3304      	adds	r3, #4
 800172c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001730:	edc3 7a00 	vstr	s15, [r3]
}
 8001734:	bf00      	nop
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <Vuvw2Duty>:

static void Vuvw2Duty(float twoDivVdc, float* Vuvw, float* Duty){
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	ed87 0a03 	vstr	s0, [r7, #12]
 8001746:	60b8      	str	r0, [r7, #8]
 8001748:	6079      	str	r1, [r7, #4]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	ed93 7a00 	vldr	s14, [r3]
 8001750:	edd7 7a03 	vldr	s15, [r7, #12]
 8001754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3304      	adds	r3, #4
 8001762:	ed93 7a00 	vldr	s14, [r3]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	3304      	adds	r3, #4
 800176a:	edd7 7a03 	vldr	s15, [r7, #12]
 800176e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001772:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = -Duty[0] - Duty[1];
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	edd3 7a00 	vldr	s15, [r3]
 800177c:	eeb1 7a67 	vneg.f32	s14, s15
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3304      	adds	r3, #4
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3308      	adds	r3, #8
 800178c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001790:	edc3 7a00 	vstr	s15, [r3]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 800179e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80017a2:	eeb0 0a67 	vmov.f32	s0, s15
 80017a6:	f7fe ff6d 	bl	8000684 <gUpperLowerLimit>
 80017aa:	eef0 7a40 	vmov.f32	s15, s0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3304      	adds	r3, #4
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	1d1c      	adds	r4, r3, #4
 80017c0:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80017c4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80017c8:	eeb0 0a67 	vmov.f32	s0, s15
 80017cc:	f7fe ff5a 	bl	8000684 <gUpperLowerLimit>
 80017d0:	eef0 7a40 	vmov.f32	s15, s0
 80017d4:	edc4 7a00 	vstr	s15, [r4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3308      	adds	r3, #8
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f103 0408 	add.w	r4, r3, #8
 80017e6:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80017ea:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80017ee:	eeb0 0a67 	vmov.f32	s0, s15
 80017f2:	f7fe ff47 	bl	8000684 <gUpperLowerLimit>
 80017f6:	eef0 7a40 	vmov.f32	s15, s0
 80017fa:	edc4 7a00 	vstr	s15, [r4]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	edd3 7a00 	vldr	s15, [r3]
 8001804:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001810:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3304      	adds	r3, #4
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001826:	ee67 7a87 	vmul.f32	s15, s15, s14
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3304      	adds	r3, #4
 800182e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001832:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001836:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3308      	adds	r3, #8
 800183e:	edd3 7a00 	vldr	s15, [r3]
 8001842:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3308      	adds	r3, #8
 800184e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001852:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001856:	edc3 7a00 	vstr	s15, [r3]

}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	bd90      	pop	{r4, r7, pc}
	...

08001864 <CurrentFbControl>:



static void CurrentFbControl(float* Igd_ref, float* Igd, float electAngVelo, float Vdc, float* Vgd, float* Vamp){
 8001864:	b580      	push	{r7, lr}
 8001866:	b08e      	sub	sp, #56	; 0x38
 8001868:	af00      	add	r7, sp, #0
 800186a:	6178      	str	r0, [r7, #20]
 800186c:	6139      	str	r1, [r7, #16]
 800186e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001872:	edc7 0a02 	vstr	s1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
 8001878:	603b      	str	r3, [r7, #0]
	float Kid;
	float VampLimit;
	float Vphase;
	float wc;

	wc = 50.0f * TWOPI;
 800187a:	4b65      	ldr	r3, [pc, #404]	; (8001a10 <CurrentFbControl+0x1ac>)
 800187c:	637b      	str	r3, [r7, #52]	; 0x34

	Kp = La * wc;
 800187e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001882:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001a14 <CurrentFbControl+0x1b0>
 8001886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800188a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	Kig = Ra * wc * CARRIERCYCLE;
 800188e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001892:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001a18 <CurrentFbControl+0x1b4>
 8001896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800189a:	eddf 6a60 	vldr	s13, [pc, #384]	; 8001a1c <CurrentFbControl+0x1b8>
 800189e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	Kid = Kig;
 80018a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28

	Ierr[0] = Igd_ref[0] - Igd[0];
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	ed93 7a00 	vldr	s14, [r3]
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ba:	edc7 7a06 	vstr	s15, [r7, #24]
	Ierr[1] = Igd_ref[1] - Igd[1];
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	3304      	adds	r3, #4
 80018c2:	ed93 7a00 	vldr	s14, [r3]
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	3304      	adds	r3, #4
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d2:	edc7 7a07 	vstr	s15, [r7, #28]

	sVdq_i[0] += Kig * Ierr[0];
 80018d6:	4b52      	ldr	r3, [pc, #328]	; (8001a20 <CurrentFbControl+0x1bc>)
 80018d8:	ed93 7a00 	vldr	s14, [r3]
 80018dc:	edd7 6a06 	vldr	s13, [r7, #24]
 80018e0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80018e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ec:	4b4c      	ldr	r3, [pc, #304]	; (8001a20 <CurrentFbControl+0x1bc>)
 80018ee:	edc3 7a00 	vstr	s15, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 80018f2:	4b4b      	ldr	r3, [pc, #300]	; (8001a20 <CurrentFbControl+0x1bc>)
 80018f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80018f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80018fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001900:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001908:	4b45      	ldr	r3, [pc, #276]	; (8001a20 <CurrentFbControl+0x1bc>)
 800190a:	edc3 7a01 	vstr	s15, [r3, #4]

	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 800190e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001912:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001916:	ee27 7a27 	vmul.f32	s14, s14, s15
 800191a:	4b41      	ldr	r3, [pc, #260]	; (8001a20 <CurrentFbControl+0x1bc>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	edc3 7a00 	vstr	s15, [r3]
	Vgd[1] = Ke * electAngVelo + Kp * Ierr[1] + sVdq_i[1];// + Vgd[1] + Kid * Ierr[1] + ;
 800192a:	edd7 7a03 	vldr	s15, [r7, #12]
 800192e:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001a24 <CurrentFbControl+0x1c0>
 8001932:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001936:	edd7 6a07 	vldr	s13, [r7, #28]
 800193a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800193e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001946:	4b36      	ldr	r3, [pc, #216]	; (8001a20 <CurrentFbControl+0x1bc>)
 8001948:	edd3 7a01 	vldr	s15, [r3, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3304      	adds	r3, #4
 8001950:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001954:	edc3 7a00 	vstr	s15, [r3]

	Vphase = atan2f(Vgd[1], Vgd[0]);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3304      	adds	r3, #4
 800195c:	edd3 7a00 	vldr	s15, [r3]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	ed93 7a00 	vldr	s14, [r3]
 8001966:	eef0 0a47 	vmov.f32	s1, s14
 800196a:	eeb0 0a67 	vmov.f32	s0, s15
 800196e:	f008 fb4f 	bl	800a010 <atan2f>
 8001972:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	*Vamp = calcAmpFromVect(Vgd);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff fe58 	bl	800162c <calcAmpFromVect>
 800197c:	eef0 7a40 	vmov.f32	s15, s0
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	edc3 7a00 	vstr	s15, [r3]

	VampLimit = Vdc * SQRT3DIV2_DIV2;
 8001986:	edd7 7a02 	vldr	s15, [r7, #8]
 800198a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001a28 <CurrentFbControl+0x1c4>
 800198e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001992:	edc7 7a08 	vstr	s15, [r7, #32]
	if( *Vamp > VampLimit ){
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ed97 7a08 	vldr	s14, [r7, #32]
 80019a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	d400      	bmi.n	80019ac <CurrentFbControl+0x148>
		sVdq_i[0] = Vgd[0];
		Vgd[1] = VampLimit * sinf(Vphase);
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;

	}
}
 80019aa:	e02d      	b.n	8001a08 <CurrentFbControl+0x1a4>
		Vgd[0] = VampLimit * cosf(Vphase);
 80019ac:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80019b0:	f008 faa4 	bl	8009efc <cosf>
 80019b4:	eeb0 7a40 	vmov.f32	s14, s0
 80019b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80019bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[0] = Vgd[0];
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a15      	ldr	r2, [pc, #84]	; (8001a20 <CurrentFbControl+0x1bc>)
 80019cc:	6013      	str	r3, [r2, #0]
		Vgd[1] = VampLimit * sinf(Vphase);
 80019ce:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80019d2:	f008 fad7 	bl	8009f84 <sinf>
 80019d6:	eeb0 7a40 	vmov.f32	s14, s0
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3304      	adds	r3, #4
 80019de:	edd7 7a08 	vldr	s15, [r7, #32]
 80019e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e6:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3304      	adds	r3, #4
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019f6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001a24 <CurrentFbControl+0x1c0>
 80019fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <CurrentFbControl+0x1bc>)
 8001a04:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001a08:	bf00      	nop
 8001a0a:	3738      	adds	r7, #56	; 0x38
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	439d1463 	.word	0x439d1463
 8001a14:	39fba882 	.word	0x39fba882
 8001a18:	3fd71dc9 	.word	0x3fd71dc9
 8001a1c:	4684d000 	.word	0x4684d000
 8001a20:	20000128 	.word	0x20000128
 8001a24:	3a870111 	.word	0x3a870111
 8001a28:	3f1cc471 	.word	0x3f1cc471

08001a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a32:	f001 f8b0 	bl	8002b96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a36:	f000 f885 	bl	8001b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3a:	f000 fbbb 	bl	80021b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a3e:	f000 fb87 	bl	8002150 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8001a42:	f000 f9e1 	bl	8001e08 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001a46:	f000 f8c9 	bl	8001bdc <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a4a:	f000 fa27 	bl	8001e9c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a4e:	f000 fadf 	bl	8002010 <MX_TIM2_Init>
  MX_DAC1_Init();
 8001a52:	f000 f99f 	bl	8001d94 <MX_DAC1_Init>
  MX_TIM7_Init();
 8001a56:	f000 fb45 	bl	80020e4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001a5a:	4832      	ldr	r0, [pc, #200]	; (8001b24 <main+0xf8>)
 8001a5c:	f005 ff64 	bl	8007928 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001a60:	4831      	ldr	r0, [pc, #196]	; (8001b28 <main+0xfc>)
 8001a62:	f002 ff41 	bl	80048e8 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001a66:	2201      	movs	r2, #1
 8001a68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a6c:	482f      	ldr	r0, [pc, #188]	; (8001b2c <main+0x100>)
 8001a6e:	f004 fe07 	bl	8006680 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001a72:	2201      	movs	r2, #1
 8001a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a78:	482c      	ldr	r0, [pc, #176]	; (8001b2c <main+0x100>)
 8001a7a:	f004 fe01 	bl	8006680 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a84:	4829      	ldr	r0, [pc, #164]	; (8001b2c <main+0x100>)
 8001a86:	f004 fdfb 	bl	8006680 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4825      	ldr	r0, [pc, #148]	; (8001b24 <main+0xf8>)
 8001a8e:	f006 f81b 	bl	8007ac8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001a92:	2100      	movs	r1, #0
 8001a94:	4823      	ldr	r0, [pc, #140]	; (8001b24 <main+0xf8>)
 8001a96:	f007 f9cb 	bl	8008e30 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001a9a:	2104      	movs	r1, #4
 8001a9c:	4821      	ldr	r0, [pc, #132]	; (8001b24 <main+0xf8>)
 8001a9e:	f006 f813 	bl	8007ac8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	481f      	ldr	r0, [pc, #124]	; (8001b24 <main+0xf8>)
 8001aa6:	f007 f9c3 	bl	8008e30 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001aaa:	2108      	movs	r1, #8
 8001aac:	481d      	ldr	r0, [pc, #116]	; (8001b24 <main+0xf8>)
 8001aae:	f006 f80b 	bl	8007ac8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001ab2:	2108      	movs	r1, #8
 8001ab4:	481b      	ldr	r0, [pc, #108]	; (8001b24 <main+0xf8>)
 8001ab6:	f007 f9bb 	bl	8008e30 <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <main+0x104>)
 8001abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abe:	4a1c      	ldr	r2, [pc, #112]	; (8001b30 <main+0x104>)
 8001ac0:	3b28      	subs	r3, #40	; 0x28
 8001ac2:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 8001ac4:	481b      	ldr	r0, [pc, #108]	; (8001b34 <main+0x108>)
 8001ac6:	f005 ff2f 	bl	8007928 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001aca:	2100      	movs	r1, #0
 8001acc:	4819      	ldr	r0, [pc, #100]	; (8001b34 <main+0x108>)
 8001ace:	f006 f965 	bl	8007d9c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001ad2:	2104      	movs	r1, #4
 8001ad4:	4817      	ldr	r0, [pc, #92]	; (8001b34 <main+0x108>)
 8001ad6:	f006 f961 	bl	8007d9c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001ada:	2108      	movs	r1, #8
 8001adc:	4815      	ldr	r0, [pc, #84]	; (8001b34 <main+0x108>)
 8001ade:	f006 f95d 	bl	8007d9c <HAL_TIM_IC_Start_IT>

  // Start TIM7 for DAC
  HAL_TIM_Base_Start(&htim7);
 8001ae2:	4815      	ldr	r0, [pc, #84]	; (8001b38 <main+0x10c>)
 8001ae4:	f005 feb0 	bl	8007848 <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4813      	ldr	r0, [pc, #76]	; (8001b38 <main+0x10c>)
 8001aec:	f006 fc56 	bl	800839c <HAL_TIM_GenerateEvent>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 8001af0:	2202      	movs	r2, #2
 8001af2:	4912      	ldr	r1, [pc, #72]	; (8001b3c <main+0x110>)
 8001af4:	480c      	ldr	r0, [pc, #48]	; (8001b28 <main+0xfc>)
 8001af6:	f001 fce7 	bl	80034c8 <HAL_ADC_Start_DMA>
  uint16_t data = 2048;
 8001afa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001afe:	80fb      	strh	r3, [r7, #6]
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001b00:	2100      	movs	r1, #0
 8001b02:	480f      	ldr	r0, [pc, #60]	; (8001b40 <main+0x114>)
 8001b04:	f003 ff8d 	bl	8005a22 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8001b08:	88fb      	ldrh	r3, [r7, #6]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	480c      	ldr	r0, [pc, #48]	; (8001b40 <main+0x114>)
 8001b10:	f003 ffda 	bl	8005ac8 <HAL_DAC_SetValue>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	2200      	movs	r2, #0
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4809      	ldr	r0, [pc, #36]	; (8001b40 <main+0x114>)
 8001b1c:	f003 ffd4 	bl	8005ac8 <HAL_DAC_SetValue>
 8001b20:	e7f8      	b.n	8001b14 <main+0xe8>
 8001b22:	bf00      	nop
 8001b24:	2000031c 	.word	0x2000031c
 8001b28:	2000014c 	.word	0x2000014c
 8001b2c:	48000800 	.word	0x48000800
 8001b30:	40012c00 	.word	0x40012c00
 8001b34:	20000368 	.word	0x20000368
 8001b38:	200003b4 	.word	0x200003b4
 8001b3c:	2000008c 	.word	0x2000008c
 8001b40:	20000218 	.word	0x20000218

08001b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b094      	sub	sp, #80	; 0x50
 8001b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4a:	f107 0318 	add.w	r3, r7, #24
 8001b4e:	2238      	movs	r2, #56	; 0x38
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f008 f9ca 	bl	8009eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]
 8001b62:	60da      	str	r2, [r3, #12]
 8001b64:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001b66:	2000      	movs	r0, #0
 8001b68:	f004 fde0 	bl	800672c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b76:	2340      	movs	r3, #64	; 0x40
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001b82:	2304      	movs	r3, #4
 8001b84:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001b86:	2355      	movs	r3, #85	; 0x55
 8001b88:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b92:	2302      	movs	r3, #2
 8001b94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b96:	f107 0318 	add.w	r3, r7, #24
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f004 fe7a 	bl	8006894 <HAL_RCC_OscConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ba6:	f000 fb89 	bl	80022bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001baa:	230f      	movs	r3, #15
 8001bac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bbe:	1d3b      	adds	r3, r7, #4
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f005 f97e 	bl	8006ec4 <HAL_RCC_ClockConfig>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001bce:	f000 fb75 	bl	80022bc <Error_Handler>
  }
}
 8001bd2:	bf00      	nop
 8001bd4:	3750      	adds	r7, #80	; 0x50
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b09a      	sub	sp, #104	; 0x68
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001be2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001bee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f008 f978 	bl	8009eec <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	223c      	movs	r2, #60	; 0x3c
 8001c00:	2100      	movs	r1, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f008 f972 	bl	8009eec <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c08:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c0a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001c0e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c10:	4b5a      	ldr	r3, [pc, #360]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c12:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001c16:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c18:	4b58      	ldr	r3, [pc, #352]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c1e:	4b57      	ldr	r3, [pc, #348]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001c24:	4b55      	ldr	r3, [pc, #340]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c2a:	4b54      	ldr	r3, [pc, #336]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c30:	4b52      	ldr	r3, [pc, #328]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c32:	2204      	movs	r2, #4
 8001c34:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c36:	4b51      	ldr	r3, [pc, #324]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c3c:	4b4f      	ldr	r3, [pc, #316]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8001c42:	4b4e      	ldr	r3, [pc, #312]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c44:	2202      	movs	r2, #2
 8001c46:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c48:	4b4c      	ldr	r3, [pc, #304]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c50:	4b4a      	ldr	r3, [pc, #296]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c56:	4b49      	ldr	r3, [pc, #292]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001c5c:	4b47      	ldr	r3, [pc, #284]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c64:	4b45      	ldr	r3, [pc, #276]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001c6a:	4b44      	ldr	r3, [pc, #272]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c72:	4842      	ldr	r0, [pc, #264]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c74:	f001 fa66 	bl	8003144 <HAL_ADC_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001c7e:	f000 fb1d 	bl	80022bc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c82:	2300      	movs	r3, #0
 8001c84:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	483b      	ldr	r0, [pc, #236]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001c8e:	f003 fc8f 	bl	80055b0 <HAL_ADCEx_MultiModeConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8001c98:	f000 fb10 	bl	80022bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001c9c:	4b38      	ldr	r3, [pc, #224]	; (8001d80 <MX_ADC1_Init+0x1a4>)
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ca0:	2306      	movs	r3, #6
 8001ca2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ca8:	237f      	movs	r3, #127	; 0x7f
 8001caa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cac:	2304      	movs	r3, #4
 8001cae:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.Offset = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4830      	ldr	r0, [pc, #192]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001cbc:	f001 ff60 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8001cc6:	f000 faf9 	bl	80022bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001cca:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <MX_ADC1_Init+0x1a8>)
 8001ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cce:	230c      	movs	r3, #12
 8001cd0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cd2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4828      	ldr	r0, [pc, #160]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001cda:	f001 ff51 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001ce4:	f000 faea 	bl	80022bc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001ce8:	4b27      	ldr	r3, [pc, #156]	; (8001d88 <MX_ADC1_Init+0x1ac>)
 8001cea:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001cec:	2309      	movs	r3, #9
 8001cee:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001cf4:	237f      	movs	r3, #127	; 0x7f
 8001cf6:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001d00:	2303      	movs	r3, #3
 8001d02:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001d16:	2380      	movs	r3, #128	; 0x80
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001d24:	463b      	mov	r3, r7
 8001d26:	4619      	mov	r1, r3
 8001d28:	4814      	ldr	r0, [pc, #80]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001d2a:	f002 ff15 	bl	8004b58 <HAL_ADCEx_InjectedConfigChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8001d34:	f000 fac2 	bl	80022bc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8001d38:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <MX_ADC1_Init+0x1b0>)
 8001d3a:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001d3c:	f240 130f 	movw	r3, #271	; 0x10f
 8001d40:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001d42:	463b      	mov	r3, r7
 8001d44:	4619      	mov	r1, r3
 8001d46:	480d      	ldr	r0, [pc, #52]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001d48:	f002 ff06 	bl	8004b58 <HAL_ADCEx_InjectedConfigChannel>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8001d52:	f000 fab3 	bl	80022bc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001d56:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <MX_ADC1_Init+0x1b4>)
 8001d58:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001d5a:	f240 2315 	movw	r3, #533	; 0x215
 8001d5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001d60:	463b      	mov	r3, r7
 8001d62:	4619      	mov	r1, r3
 8001d64:	4805      	ldr	r0, [pc, #20]	; (8001d7c <MX_ADC1_Init+0x1a0>)
 8001d66:	f002 fef7 	bl	8004b58 <HAL_ADCEx_InjectedConfigChannel>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_ADC1_Init+0x198>
  {
    Error_Handler();
 8001d70:	f000 faa4 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d74:	bf00      	nop
 8001d76:	3768      	adds	r7, #104	; 0x68
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	2000014c 	.word	0x2000014c
 8001d80:	08600004 	.word	0x08600004
 8001d84:	32601000 	.word	0x32601000
 8001d88:	04300002 	.word	0x04300002
 8001d8c:	1d500080 	.word	0x1d500080
 8001d90:	19200040 	.word	0x19200040

08001d94 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08c      	sub	sp, #48	; 0x30
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d9a:	463b      	mov	r3, r7
 8001d9c:	2230      	movs	r2, #48	; 0x30
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f008 f8a3 	bl	8009eec <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <MX_DAC1_Init+0x6c>)
 8001da8:	4a16      	ldr	r2, [pc, #88]	; (8001e04 <MX_DAC1_Init+0x70>)
 8001daa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001dac:	4814      	ldr	r0, [pc, #80]	; (8001e00 <MX_DAC1_Init+0x6c>)
 8001dae:	f003 fe16 	bl	80059de <HAL_DAC_Init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001db8:	f000 fa80 	bl	80022bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	2200      	movs	r2, #0
 8001de4:	4619      	mov	r1, r3
 8001de6:	4806      	ldr	r0, [pc, #24]	; (8001e00 <MX_DAC1_Init+0x6c>)
 8001de8:	f003 fe96 	bl	8005b18 <HAL_DAC_ConfigChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001df2:	f000 fa63 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001df6:	bf00      	nop
 8001df8:	3730      	adds	r7, #48	; 0x30
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000218 	.word	0x20000218
 8001e04:	50000800 	.word	0x50000800

08001e08 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001e0c:	4b21      	ldr	r3, [pc, #132]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e0e:	4a22      	ldr	r2, [pc, #136]	; (8001e98 <MX_LPUART1_UART_Init+0x90>)
 8001e10:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b1e      	ldr	r3, [pc, #120]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e38:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e3e:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001e4a:	4812      	ldr	r0, [pc, #72]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e4c:	f007 fa1f 	bl	800928e <HAL_UART_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001e56:	f000 fa31 	bl	80022bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	480d      	ldr	r0, [pc, #52]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e5e:	f007 ff51 	bl	8009d04 <HAL_UARTEx_SetTxFifoThreshold>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001e68:	f000 fa28 	bl	80022bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4809      	ldr	r0, [pc, #36]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e70:	f007 ff86 	bl	8009d80 <HAL_UARTEx_SetRxFifoThreshold>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001e7a:	f000 fa1f 	bl	80022bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <MX_LPUART1_UART_Init+0x8c>)
 8001e80:	f007 ff07 	bl	8009c92 <HAL_UARTEx_DisableFifoMode>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001e8a:	f000 fa17 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000028c 	.word	0x2000028c
 8001e98:	40008000 	.word	0x40008000

08001e9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b098      	sub	sp, #96	; 0x60
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]
 8001ebc:	611a      	str	r2, [r3, #16]
 8001ebe:	615a      	str	r2, [r3, #20]
 8001ec0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ec2:	1d3b      	adds	r3, r7, #4
 8001ec4:	2234      	movs	r2, #52	; 0x34
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f008 f80f 	bl	8009eec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ece:	4b4e      	ldr	r3, [pc, #312]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ed0:	4a4e      	ldr	r2, [pc, #312]	; (800200c <MX_TIM1_Init+0x170>)
 8001ed2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ed4:	4b4c      	ldr	r3, [pc, #304]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001eda:	4b4b      	ldr	r3, [pc, #300]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001edc:	2220      	movs	r2, #32
 8001ede:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001ee0:	4b49      	ldr	r3, [pc, #292]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ee2:	f241 3287 	movw	r2, #4999	; 0x1387
 8001ee6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee8:	4b47      	ldr	r3, [pc, #284]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eee:	4b46      	ldr	r3, [pc, #280]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef4:	4b44      	ldr	r3, [pc, #272]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001efa:	4843      	ldr	r0, [pc, #268]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001efc:	f005 fd8c 	bl	8007a18 <HAL_TIM_PWM_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001f06:	f000 f9d9 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001f0a:	2370      	movs	r3, #112	; 0x70
 8001f0c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f16:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	483a      	ldr	r0, [pc, #232]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001f1e:	f007 f849 	bl	8008fb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f28:	f000 f9c8 	bl	80022bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f2c:	2360      	movs	r3, #96	; 0x60
 8001f2e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f34:	2300      	movs	r3, #0
 8001f36:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f40:	2300      	movs	r3, #0
 8001f42:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f44:	2300      	movs	r3, #0
 8001f46:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4619      	mov	r1, r3
 8001f50:	482d      	ldr	r0, [pc, #180]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001f52:	f006 f90f 	bl	8008174 <HAL_TIM_PWM_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f5c:	f000 f9ae 	bl	80022bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f64:	2204      	movs	r2, #4
 8001f66:	4619      	mov	r1, r3
 8001f68:	4827      	ldr	r0, [pc, #156]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001f6a:	f006 f903 	bl	8008174 <HAL_TIM_PWM_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001f74:	f000 f9a2 	bl	80022bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f78:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f7c:	2208      	movs	r2, #8
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4821      	ldr	r0, [pc, #132]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001f82:	f006 f8f7 	bl	8008174 <HAL_TIM_PWM_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001f8c:	f000 f996 	bl	80022bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001f90:	2370      	movs	r3, #112	; 0x70
 8001f92:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f98:	220c      	movs	r2, #12
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	481a      	ldr	r0, [pc, #104]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001f9e:	f006 f8e9 	bl	8008174 <HAL_TIM_PWM_ConfigChannel>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001fa8:	f000 f988 	bl	80022bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 8001fb8:	2364      	movs	r3, #100	; 0x64
 8001fba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fc4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4807      	ldr	r0, [pc, #28]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001fea:	f007 f879 	bl	80090e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001ff4:	f000 f962 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ff8:	4803      	ldr	r0, [pc, #12]	; (8002008 <MX_TIM1_Init+0x16c>)
 8001ffa:	f000 fbaf 	bl	800275c <HAL_TIM_MspPostInit>

}
 8001ffe:	bf00      	nop
 8002000:	3760      	adds	r7, #96	; 0x60
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	2000031c 	.word	0x2000031c
 800200c:	40012c00 	.word	0x40012c00

08002010 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002022:	1d3b      	adds	r3, r7, #4
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800202e:	4b2c      	ldr	r3, [pc, #176]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002030:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002034:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002036:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002038:	2200      	movs	r2, #0
 800203a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203c:	4b28      	ldr	r3, [pc, #160]	; (80020e0 <MX_TIM2_Init+0xd0>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8002042:	4b27      	ldr	r3, [pc, #156]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002044:	f04f 32ff 	mov.w	r2, #4294967295
 8002048:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204a:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <MX_TIM2_Init+0xd0>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002050:	4b23      	ldr	r3, [pc, #140]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002056:	4822      	ldr	r0, [pc, #136]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002058:	f005 fe48 	bl	8007cec <HAL_TIM_IC_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002062:	f000 f92b 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	481a      	ldr	r0, [pc, #104]	; (80020e0 <MX_TIM2_Init+0xd0>)
 8002076:	f006 ff9d 	bl	8008fb4 <HAL_TIMEx_MasterConfigSynchronization>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002080:	f000 f91c 	bl	80022bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002084:	2300      	movs	r3, #0
 8002086:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002088:	2301      	movs	r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 1;
 8002090:	2301      	movs	r3, #1
 8002092:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2200      	movs	r2, #0
 8002098:	4619      	mov	r1, r3
 800209a:	4811      	ldr	r0, [pc, #68]	; (80020e0 <MX_TIM2_Init+0xd0>)
 800209c:	f005 ffce 	bl	800803c <HAL_TIM_IC_ConfigChannel>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80020a6:	f000 f909 	bl	80022bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	2204      	movs	r2, #4
 80020ae:	4619      	mov	r1, r3
 80020b0:	480b      	ldr	r0, [pc, #44]	; (80020e0 <MX_TIM2_Init+0xd0>)
 80020b2:	f005 ffc3 	bl	800803c <HAL_TIM_IC_ConfigChannel>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80020bc:	f000 f8fe 	bl	80022bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80020c0:	1d3b      	adds	r3, r7, #4
 80020c2:	2208      	movs	r2, #8
 80020c4:	4619      	mov	r1, r3
 80020c6:	4806      	ldr	r0, [pc, #24]	; (80020e0 <MX_TIM2_Init+0xd0>)
 80020c8:	f005 ffb8 	bl	800803c <HAL_TIM_IC_ConfigChannel>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80020d2:	f000 f8f3 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	3720      	adds	r7, #32
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000368 	.word	0x20000368

080020e4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020f4:	4b14      	ldr	r3, [pc, #80]	; (8002148 <MX_TIM7_Init+0x64>)
 80020f6:	4a15      	ldr	r2, [pc, #84]	; (800214c <MX_TIM7_Init+0x68>)
 80020f8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80020fa:	4b13      	ldr	r3, [pc, #76]	; (8002148 <MX_TIM7_Init+0x64>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <MX_TIM7_Init+0x64>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4999;
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <MX_TIM7_Init+0x64>)
 8002108:	f241 3287 	movw	r2, #4999	; 0x1387
 800210c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <MX_TIM7_Init+0x64>)
 8002110:	2200      	movs	r2, #0
 8002112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002114:	480c      	ldr	r0, [pc, #48]	; (8002148 <MX_TIM7_Init+0x64>)
 8002116:	f005 fb3f 	bl	8007798 <HAL_TIM_Base_Init>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002120:	f000 f8cc 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002124:	2320      	movs	r3, #32
 8002126:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002128:	2300      	movs	r3, #0
 800212a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800212c:	1d3b      	adds	r3, r7, #4
 800212e:	4619      	mov	r1, r3
 8002130:	4805      	ldr	r0, [pc, #20]	; (8002148 <MX_TIM7_Init+0x64>)
 8002132:	f006 ff3f 	bl	8008fb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800213c:	f000 f8be 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	200003b4 	.word	0x200003b4
 800214c:	40001400 	.word	0x40001400

08002150 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <MX_DMA_Init+0x60>)
 8002158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800215a:	4a15      	ldr	r2, [pc, #84]	; (80021b0 <MX_DMA_Init+0x60>)
 800215c:	f043 0304 	orr.w	r3, r3, #4
 8002160:	6493      	str	r3, [r2, #72]	; 0x48
 8002162:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <MX_DMA_Init+0x60>)
 8002164:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	607b      	str	r3, [r7, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <MX_DMA_Init+0x60>)
 8002170:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002172:	4a0f      	ldr	r2, [pc, #60]	; (80021b0 <MX_DMA_Init+0x60>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6493      	str	r3, [r2, #72]	; 0x48
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <MX_DMA_Init+0x60>)
 800217c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	200b      	movs	r0, #11
 800218c:	f003 fbf3 	bl	8005976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002190:	200b      	movs	r0, #11
 8002192:	f003 fc0a 	bl	80059aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002196:	2200      	movs	r2, #0
 8002198:	2100      	movs	r1, #0
 800219a:	200c      	movs	r0, #12
 800219c:	f003 fbeb 	bl	8005976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80021a0:	200c      	movs	r0, #12
 80021a2:	f003 fc02 	bl	80059aa <HAL_NVIC_EnableIRQ>

}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000

080021b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ba:	f107 0314 	add.w	r3, r7, #20
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	60da      	str	r2, [r3, #12]
 80021c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	4b3a      	ldr	r3, [pc, #232]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ce:	4a39      	ldr	r2, [pc, #228]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021d6:	4b37      	ldr	r3, [pc, #220]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021e2:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e6:	4a33      	ldr	r2, [pc, #204]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021e8:	f043 0320 	orr.w	r3, r3, #32
 80021ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ee:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fa:	4b2e      	ldr	r3, [pc, #184]	; (80022b4 <MX_GPIO_Init+0x100>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fe:	4a2d      	ldr	r2, [pc, #180]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002206:	4b2b      	ldr	r3, [pc, #172]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002212:	4b28      	ldr	r3, [pc, #160]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002216:	4a27      	ldr	r2, [pc, #156]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800221e:	4b25      	ldr	r3, [pc, #148]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800222a:	2200      	movs	r2, #0
 800222c:	2120      	movs	r1, #32
 800222e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002232:	f004 fa25 	bl	8006680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8002236:	2200      	movs	r2, #0
 8002238:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800223c:	481e      	ldr	r0, [pc, #120]	; (80022b8 <MX_GPIO_Init+0x104>)
 800223e:	f004 fa1f 	bl	8006680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002242:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002248:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800224c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4817      	ldr	r0, [pc, #92]	; (80022b8 <MX_GPIO_Init+0x104>)
 800225a:	f004 f877 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800225e:	2320      	movs	r3, #32
 8002260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002262:	2301      	movs	r3, #1
 8002264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002278:	f004 f868 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 800227c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002282:	2301      	movs	r3, #1
 8002284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228e:	f107 0314 	add.w	r3, r7, #20
 8002292:	4619      	mov	r1, r3
 8002294:	4808      	ldr	r0, [pc, #32]	; (80022b8 <MX_GPIO_Init+0x104>)
 8002296:	f004 f859 	bl	800634c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800229a:	2200      	movs	r2, #0
 800229c:	2100      	movs	r1, #0
 800229e:	2028      	movs	r0, #40	; 0x28
 80022a0:	f003 fb69 	bl	8005976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022a4:	2028      	movs	r0, #40	; 0x28
 80022a6:	f003 fb80 	bl	80059aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022aa:	bf00      	nop
 80022ac:	3728      	adds	r7, #40	; 0x28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40021000 	.word	0x40021000
 80022b8:	48000800 	.word	0x48000800

080022bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022c0:	b672      	cpsid	i
}
 80022c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c4:	e7fe      	b.n	80022c4 <Error_Handler+0x8>
	...

080022c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ce:	4b0f      	ldr	r3, [pc, #60]	; (800230c <HAL_MspInit+0x44>)
 80022d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d2:	4a0e      	ldr	r2, [pc, #56]	; (800230c <HAL_MspInit+0x44>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6613      	str	r3, [r2, #96]	; 0x60
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <HAL_MspInit+0x44>)
 80022dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	607b      	str	r3, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <HAL_MspInit+0x44>)
 80022e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ea:	4a08      	ldr	r2, [pc, #32]	; (800230c <HAL_MspInit+0x44>)
 80022ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022f0:	6593      	str	r3, [r2, #88]	; 0x58
 80022f2:	4b06      	ldr	r3, [pc, #24]	; (800230c <HAL_MspInit+0x44>)
 80022f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fa:	603b      	str	r3, [r7, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80022fe:	f004 fab9 	bl	8006874 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000

08002310 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b0a0      	sub	sp, #128	; 0x80
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002328:	f107 0318 	add.w	r3, r7, #24
 800232c:	2254      	movs	r2, #84	; 0x54
 800232e:	2100      	movs	r1, #0
 8002330:	4618      	mov	r0, r3
 8002332:	f007 fddb 	bl	8009eec <memset>
  if(hadc->Instance==ADC1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800233e:	f040 8098 	bne.w	8002472 <HAL_ADC_MspInit+0x162>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002346:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002348:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800234c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800234e:	f107 0318 	add.w	r3, r7, #24
 8002352:	4618      	mov	r0, r3
 8002354:	f004 ffd2 	bl	80072fc <HAL_RCCEx_PeriphCLKConfig>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800235e:	f7ff ffad 	bl	80022bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002362:	4b46      	ldr	r3, [pc, #280]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002366:	4a45      	ldr	r2, [pc, #276]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002368:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800236c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800236e:	4b43      	ldr	r3, [pc, #268]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800237a:	4b40      	ldr	r3, [pc, #256]	; (800247c <HAL_ADC_MspInit+0x16c>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	4a3f      	ldr	r2, [pc, #252]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002380:	f043 0304 	orr.w	r3, r3, #4
 8002384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002386:	4b3d      	ldr	r3, [pc, #244]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002392:	4b3a      	ldr	r3, [pc, #232]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002396:	4a39      	ldr	r2, [pc, #228]	; (800247c <HAL_ADC_MspInit+0x16c>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800239e:	4b37      	ldr	r3, [pc, #220]	; (800247c <HAL_ADC_MspInit+0x16c>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023aa:	4b34      	ldr	r3, [pc, #208]	; (800247c <HAL_ADC_MspInit+0x16c>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ae:	4a33      	ldr	r2, [pc, #204]	; (800247c <HAL_ADC_MspInit+0x16c>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023b6:	4b31      	ldr	r3, [pc, #196]	; (800247c <HAL_ADC_MspInit+0x16c>)
 80023b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80023c2:	2307      	movs	r3, #7
 80023c4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c6:	2303      	movs	r3, #3
 80023c8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80023d2:	4619      	mov	r1, r3
 80023d4:	482a      	ldr	r0, [pc, #168]	; (8002480 <HAL_ADC_MspInit+0x170>)
 80023d6:	f003 ffb9 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023da:	2303      	movs	r3, #3
 80023dc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023de:	2303      	movs	r3, #3
 80023e0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80023ea:	4619      	mov	r1, r3
 80023ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023f0:	f003 ffac 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023f4:	2302      	movs	r3, #2
 80023f6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023f8:	2303      	movs	r3, #3
 80023fa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002400:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002404:	4619      	mov	r1, r3
 8002406:	481f      	ldr	r0, [pc, #124]	; (8002484 <HAL_ADC_MspInit+0x174>)
 8002408:	f003 ffa0 	bl	800634c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800240c:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800240e:	4a1f      	ldr	r2, [pc, #124]	; (800248c <HAL_ADC_MspInit+0x17c>)
 8002410:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002412:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002414:	2205      	movs	r2, #5
 8002416:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002418:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800241e:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002426:	2280      	movs	r2, #128	; 0x80
 8002428:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800242c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002430:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002434:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002438:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800243a:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800243c:	2220      	movs	r2, #32
 800243e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002442:	2200      	movs	r2, #0
 8002444:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002446:	4810      	ldr	r0, [pc, #64]	; (8002488 <HAL_ADC_MspInit+0x178>)
 8002448:	f003 fd0e 	bl	8005e68 <HAL_DMA_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 8002452:	f7ff ff33 	bl	80022bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800245a:	655a      	str	r2, [r3, #84]	; 0x54
 800245c:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <HAL_ADC_MspInit+0x178>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2012      	movs	r0, #18
 8002468:	f003 fa85 	bl	8005976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800246c:	2012      	movs	r0, #18
 800246e:	f003 fa9c 	bl	80059aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3780      	adds	r7, #128	; 0x80
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40021000 	.word	0x40021000
 8002480:	48000800 	.word	0x48000800
 8002484:	48000400 	.word	0x48000400
 8002488:	200001b8 	.word	0x200001b8
 800248c:	40020008 	.word	0x40020008

08002490 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a2b      	ldr	r2, [pc, #172]	; (800255c <HAL_DAC_MspInit+0xcc>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d14f      	bne.n	8002552 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80024b2:	4b2b      	ldr	r3, [pc, #172]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b6:	4a2a      	ldr	r2, [pc, #168]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024be:	4b28      	ldr	r3, [pc, #160]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ca:	4b25      	ldr	r3, [pc, #148]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ce:	4a24      	ldr	r2, [pc, #144]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d6:	4b22      	ldr	r3, [pc, #136]	; (8002560 <HAL_DAC_MspInit+0xd0>)
 80024d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024e2:	2310      	movs	r3, #16
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e6:	2303      	movs	r3, #3
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	4619      	mov	r1, r3
 80024f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f8:	f003 ff28 	bl	800634c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80024fc:	4b19      	ldr	r3, [pc, #100]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 80024fe:	4a1a      	ldr	r2, [pc, #104]	; (8002568 <HAL_DAC_MspInit+0xd8>)
 8002500:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8002502:	4b18      	ldr	r3, [pc, #96]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002504:	2206      	movs	r2, #6
 8002506:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002508:	4b16      	ldr	r3, [pc, #88]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 800250a:	2210      	movs	r2, #16
 800250c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002510:	2200      	movs	r2, #0
 8002512:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002516:	2280      	movs	r2, #128	; 0x80
 8002518:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800251a:	4b12      	ldr	r3, [pc, #72]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 800251c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002520:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002522:	4b10      	ldr	r3, [pc, #64]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002524:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002528:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 800252c:	2220      	movs	r2, #32
 800252e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002532:	2200      	movs	r2, #0
 8002534:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002536:	480b      	ldr	r0, [pc, #44]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 8002538:	f003 fc96 	bl	8005e68 <HAL_DMA_Init>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002542:	f7ff febb 	bl	80022bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a06      	ldr	r2, [pc, #24]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	4a05      	ldr	r2, [pc, #20]	; (8002564 <HAL_DAC_MspInit+0xd4>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002552:	bf00      	nop
 8002554:	3728      	adds	r7, #40	; 0x28
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	50000800 	.word	0x50000800
 8002560:	40021000 	.word	0x40021000
 8002564:	2000022c 	.word	0x2000022c
 8002568:	4002001c 	.word	0x4002001c

0800256c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b09e      	sub	sp, #120	; 0x78
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002574:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002584:	f107 0310 	add.w	r3, r7, #16
 8002588:	2254      	movs	r2, #84	; 0x54
 800258a:	2100      	movs	r1, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f007 fcad 	bl	8009eec <memset>
  if(huart->Instance==LPUART1)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a1f      	ldr	r2, [pc, #124]	; (8002614 <HAL_UART_MspInit+0xa8>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d136      	bne.n	800260a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800259c:	2320      	movs	r3, #32
 800259e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80025a0:	2300      	movs	r3, #0
 80025a2:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025a4:	f107 0310 	add.w	r3, r7, #16
 80025a8:	4618      	mov	r0, r3
 80025aa:	f004 fea7 	bl	80072fc <HAL_RCCEx_PeriphCLKConfig>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80025b4:	f7ff fe82 	bl	80022bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80025b8:	4b17      	ldr	r3, [pc, #92]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025bc:	4a16      	ldr	r2, [pc, #88]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	65d3      	str	r3, [r2, #92]	; 0x5c
 80025c4:	4b14      	ldr	r3, [pc, #80]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d0:	4b11      	ldr	r3, [pc, #68]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d4:	4a10      	ldr	r2, [pc, #64]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025dc:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <HAL_UART_MspInit+0xac>)
 80025de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80025e8:	230c      	movs	r3, #12
 80025ea:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f4:	2300      	movs	r3, #0
 80025f6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80025f8:	230c      	movs	r3, #12
 80025fa:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002600:	4619      	mov	r1, r3
 8002602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002606:	f003 fea1 	bl	800634c <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 800260a:	bf00      	nop
 800260c:	3778      	adds	r7, #120	; 0x78
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40008000 	.word	0x40008000
 8002618:	40021000 	.word	0x40021000

0800261c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <HAL_TIM_PWM_MspInit+0x38>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d10b      	bne.n	8002646 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800262e:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <HAL_TIM_PWM_MspInit+0x3c>)
 8002630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002632:	4a09      	ldr	r2, [pc, #36]	; (8002658 <HAL_TIM_PWM_MspInit+0x3c>)
 8002634:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002638:	6613      	str	r3, [r2, #96]	; 0x60
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <HAL_TIM_PWM_MspInit+0x3c>)
 800263c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800263e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40012c00 	.word	0x40012c00
 8002658:	40021000 	.word	0x40021000

0800265c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	; 0x28
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002664:	f107 0314 	add.w	r3, r7, #20
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800267c:	d146      	bne.n	800270c <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267e:	4b25      	ldr	r3, [pc, #148]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 8002680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002682:	4a24      	ldr	r2, [pc, #144]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6593      	str	r3, [r2, #88]	; 0x58
 800268a:	4b22      	ldr	r3, [pc, #136]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 800268c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002696:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	4a1e      	ldr	r2, [pc, #120]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026a2:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b19      	ldr	r3, [pc, #100]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b2:	4a18      	ldr	r2, [pc, #96]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ba:	4b16      	ldr	r3, [pc, #88]	; (8002714 <HAL_TIM_IC_MspInit+0xb8>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 80026c6:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80026ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026d8:	2301      	movs	r3, #1
 80026da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026dc:	f107 0314 	add.w	r3, r7, #20
 80026e0:	4619      	mov	r1, r3
 80026e2:	480d      	ldr	r0, [pc, #52]	; (8002718 <HAL_TIM_IC_MspInit+0xbc>)
 80026e4:	f003 fe32 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 80026e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ee:	2302      	movs	r3, #2
 80026f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f6:	2300      	movs	r3, #0
 80026f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026fa:	2301      	movs	r3, #1
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 80026fe:	f107 0314 	add.w	r3, r7, #20
 8002702:	4619      	mov	r1, r3
 8002704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002708:	f003 fe20 	bl	800634c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800270c:	bf00      	nop
 800270e:	3728      	adds	r7, #40	; 0x28
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000
 8002718:	48000400 	.word	0x48000400

0800271c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0a      	ldr	r2, [pc, #40]	; (8002754 <HAL_TIM_Base_MspInit+0x38>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d10b      	bne.n	8002746 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <HAL_TIM_Base_MspInit+0x3c>)
 8002730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002732:	4a09      	ldr	r2, [pc, #36]	; (8002758 <HAL_TIM_Base_MspInit+0x3c>)
 8002734:	f043 0320 	orr.w	r3, r3, #32
 8002738:	6593      	str	r3, [r2, #88]	; 0x58
 800273a:	4b07      	ldr	r3, [pc, #28]	; (8002758 <HAL_TIM_Base_MspInit+0x3c>)
 800273c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273e:	f003 0320 	and.w	r3, r3, #32
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002746:	bf00      	nop
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40001400 	.word	0x40001400
 8002758:	40021000 	.word	0x40021000

0800275c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08a      	sub	sp, #40	; 0x28
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002764:	f107 0314 	add.w	r3, r7, #20
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	60da      	str	r2, [r3, #12]
 8002772:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a36      	ldr	r2, [pc, #216]	; (8002854 <HAL_TIM_MspPostInit+0xf8>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d166      	bne.n	800284c <HAL_TIM_MspPostInit+0xf0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800277e:	4b36      	ldr	r3, [pc, #216]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 8002780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002782:	4a35      	ldr	r2, [pc, #212]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 8002784:	f043 0304 	orr.w	r3, r3, #4
 8002788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800278a:	4b33      	ldr	r3, [pc, #204]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 800278c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	613b      	str	r3, [r7, #16]
 8002794:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002796:	4b30      	ldr	r3, [pc, #192]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	4a2f      	ldr	r2, [pc, #188]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027a2:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 80027a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ae:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 80027b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b2:	4a29      	ldr	r2, [pc, #164]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ba:	4b27      	ldr	r3, [pc, #156]	; (8002858 <HAL_TIM_MspPostInit+0xfc>)
 80027bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PB9     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027c6:	2308      	movs	r3, #8
 80027c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ca:	2302      	movs	r3, #2
 80027cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80027d6:	2302      	movs	r3, #2
 80027d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	4619      	mov	r1, r3
 80027e0:	481e      	ldr	r0, [pc, #120]	; (800285c <HAL_TIM_MspPostInit+0x100>)
 80027e2:	f003 fdb3 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80027e6:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80027ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f4:	2300      	movs	r3, #0
 80027f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80027f8:	2306      	movs	r3, #6
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	4619      	mov	r1, r3
 8002802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002806:	f003 fda1 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800280a:	2301      	movs	r3, #1
 800280c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002816:	2300      	movs	r3, #0
 8002818:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800281a:	2306      	movs	r3, #6
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	4619      	mov	r1, r3
 8002824:	480e      	ldr	r0, [pc, #56]	; (8002860 <HAL_TIM_MspPostInit+0x104>)
 8002826:	f003 fd91 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800282a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800282e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 800283c:	230c      	movs	r3, #12
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002840:	f107 0314 	add.w	r3, r7, #20
 8002844:	4619      	mov	r1, r3
 8002846:	4806      	ldr	r0, [pc, #24]	; (8002860 <HAL_TIM_MspPostInit+0x104>)
 8002848:	f003 fd80 	bl	800634c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800284c:	bf00      	nop
 800284e:	3728      	adds	r7, #40	; 0x28
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40012c00 	.word	0x40012c00
 8002858:	40021000 	.word	0x40021000
 800285c:	48000800 	.word	0x48000800
 8002860:	48000400 	.word	0x48000400

08002864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002868:	e7fe      	b.n	8002868 <NMI_Handler+0x4>

0800286a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800286a:	b480      	push	{r7}
 800286c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800286e:	e7fe      	b.n	800286e <HardFault_Handler+0x4>

08002870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002874:	e7fe      	b.n	8002874 <MemManage_Handler+0x4>

08002876 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800287a:	e7fe      	b.n	800287a <BusFault_Handler+0x4>

0800287c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002880:	e7fe      	b.n	8002880 <UsageFault_Handler+0x4>

08002882 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002886:	bf00      	nop
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028b0:	f000 f9c4 	bl	8002c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b4:	bf00      	nop
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028bc:	4802      	ldr	r0, [pc, #8]	; (80028c8 <DMA1_Channel1_IRQHandler+0x10>)
 80028be:	f003 fbf6 	bl	80060ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	200001b8 	.word	0x200001b8

080028cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <DMA1_Channel2_IRQHandler+0x10>)
 80028d2:	f003 fbec 	bl	80060ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	2000022c 	.word	0x2000022c

080028e0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08a      	sub	sp, #40	; 0x28
 80028e4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	int8_t rotDir;
	float ErectFreqRef = 100.0f;
 80028e6:	4b75      	ldr	r3, [pc, #468]	; (8002abc <ADC1_2_IRQHandler+0x1dc>)
 80028e8:	61bb      	str	r3, [r7, #24]
	float Idq_ref[2];
	uint8_t leadAngleModeFlg;
	uint8_t flgFB;
  int8_t outputMode[3];
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028ea:	4875      	ldr	r0, [pc, #468]	; (8002ac0 <ADC1_2_IRQHandler+0x1e0>)
 80028ec:	f000 fec0 	bl	8003670 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80028f0:	2120      	movs	r1, #32
 80028f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f6:	f003 fedb 	bl	80066b0 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 80028fa:	f7fd feed 	bl	80006d8 <readButton1>
 80028fe:	4603      	mov	r3, r0
 8002900:	461a      	mov	r2, r3
 8002902:	4b70      	ldr	r3, [pc, #448]	; (8002ac4 <ADC1_2_IRQHandler+0x1e4>)
 8002904:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 8002906:	f7fd ff4f 	bl	80007a8 <readVolume>
 800290a:	eef0 7a40 	vmov.f32	s15, s0
 800290e:	4b6e      	ldr	r3, [pc, #440]	; (8002ac8 <ADC1_2_IRQHandler+0x1e8>)
 8002910:	edc3 7a00 	vstr	s15, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8002914:	496d      	ldr	r1, [pc, #436]	; (8002acc <ADC1_2_IRQHandler+0x1ec>)
 8002916:	486e      	ldr	r0, [pc, #440]	; (8002ad0 <ADC1_2_IRQHandler+0x1f0>)
 8002918:	f7fd ff68 	bl	80007ec <readCurrent>
	gVdc = 20.0;//readVdc();
 800291c:	4b6d      	ldr	r3, [pc, #436]	; (8002ad4 <ADC1_2_IRQHandler+0x1f4>)
 800291e:	4a6e      	ldr	r2, [pc, #440]	; (8002ad8 <ADC1_2_IRQHandler+0x1f8>)
 8002920:	601a      	str	r2, [r3, #0]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8002922:	4b6c      	ldr	r3, [pc, #432]	; (8002ad4 <ADC1_2_IRQHandler+0x1f4>)
 8002924:	edd3 7a00 	vldr	s15, [r3]
 8002928:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800292c:	eef0 0a67 	vmov.f32	s1, s15
 8002930:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002934:	f7fd fe21 	bl	800057a <gfDivideAvoidZero>
 8002938:	eef0 7a40 	vmov.f32	s15, s0
 800293c:	4b67      	ldr	r3, [pc, #412]	; (8002adc <ADC1_2_IRQHandler+0x1fc>)
 800293e:	edc3 7a00 	vstr	s15, [r3]

	//DutyRef Calculation
	//if ( gButton1 == 1 )
	  rotDir = 1;
 8002942:	2301      	movs	r3, #1
 8002944:	75fb      	strb	r3, [r7, #23]
	//else
	//  rotDir = -1;


	  Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	607b      	str	r3, [r7, #4]
	  Idq_ref[1] = 0.3f * gVolume;
 800294c:	4b5e      	ldr	r3, [pc, #376]	; (8002ac8 <ADC1_2_IRQHandler+0x1e8>)
 800294e:	edd3 7a00 	vldr	s15, [r3]
 8002952:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002ae0 <ADC1_2_IRQHandler+0x200>
 8002956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295a:	edc7 7a02 	vstr	s15, [r7, #8]
	ErectFreqErr = ErectFreqRef - gElectFreq;
	gDutyRef += ErectFreqErr * 0.0000001f;
	*/

	// Sequence Control
	if(gInitCnt < 500){
 800295e:	4b61      	ldr	r3, [pc, #388]	; (8002ae4 <ADC1_2_IRQHandler+0x204>)
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002966:	d210      	bcs.n	800298a <ADC1_2_IRQHandler+0xaa>
		gInitCnt++;
 8002968:	4b5e      	ldr	r3, [pc, #376]	; (8002ae4 <ADC1_2_IRQHandler+0x204>)
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	3301      	adds	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	4b5c      	ldr	r3, [pc, #368]	; (8002ae4 <ADC1_2_IRQHandler+0x204>)
 8002972:	801a      	strh	r2, [r3, #0]
		gPosMode = POSMODE_HALL;
 8002974:	4b5c      	ldr	r3, [pc, #368]	; (8002ae8 <ADC1_2_IRQHandler+0x208>)
 8002976:	2200      	movs	r2, #0
 8002978:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OFF;
 800297a:	4b5c      	ldr	r3, [pc, #368]	; (8002aec <ADC1_2_IRQHandler+0x20c>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	77bb      	strb	r3, [r7, #30]
 8002988:	e033      	b.n	80029f2 <ADC1_2_IRQHandler+0x112>
	}
	else if (gElectFreq < 100.0f){
 800298a:	4b59      	ldr	r3, [pc, #356]	; (8002af0 <ADC1_2_IRQHandler+0x210>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002af4 <ADC1_2_IRQHandler+0x214>
 8002994:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800299c:	d50a      	bpl.n	80029b4 <ADC1_2_IRQHandler+0xd4>
		gPosMode = POSMODE_HALL;
 800299e:	4b52      	ldr	r3, [pc, #328]	; (8002ae8 <ADC1_2_IRQHandler+0x208>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OPENLOOP;
 80029a4:	4b51      	ldr	r3, [pc, #324]	; (8002aec <ADC1_2_IRQHandler+0x20c>)
 80029a6:	2202      	movs	r2, #2
 80029a8:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	77bb      	strb	r3, [r7, #30]
 80029b2:	e01e      	b.n	80029f2 <ADC1_2_IRQHandler+0x112>
	}
	else if(gElectFreq < 200.0){
 80029b4:	4b4e      	ldr	r3, [pc, #312]	; (8002af0 <ADC1_2_IRQHandler+0x210>)
 80029b6:	edd3 7a00 	vldr	s15, [r3]
 80029ba:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8002af8 <ADC1_2_IRQHandler+0x218>
 80029be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c6:	d50a      	bpl.n	80029de <ADC1_2_IRQHandler+0xfe>
		gPosMode = POSMODE_HALL_PLL;
 80029c8:	4b47      	ldr	r3, [pc, #284]	; (8002ae8 <ADC1_2_IRQHandler+0x208>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OPENLOOP;
 80029ce:	4b47      	ldr	r3, [pc, #284]	; (8002aec <ADC1_2_IRQHandler+0x20c>)
 80029d0:	2202      	movs	r2, #2
 80029d2:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 1;
 80029d4:	2301      	movs	r3, #1
 80029d6:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	77bb      	strb	r3, [r7, #30]
 80029dc:	e009      	b.n	80029f2 <ADC1_2_IRQHandler+0x112>
	}
	else{
		gPosMode = POSMODE_HALL_PLL;
 80029de:	4b42      	ldr	r3, [pc, #264]	; (8002ae8 <ADC1_2_IRQHandler+0x208>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_VECTORCONTROL;
 80029e4:	4b41      	ldr	r3, [pc, #260]	; (8002aec <ADC1_2_IRQHandler+0x20c>)
 80029e6:	2203      	movs	r2, #3
 80029e8:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 1;
 80029ea:	2301      	movs	r3, #1
 80029ec:	77fb      	strb	r3, [r7, #31]
		flgFB = 1;
 80029ee:	2301      	movs	r3, #1
 80029f0:	77bb      	strb	r3, [r7, #30]
	}

	// MotorDrive
	if(gDrvMode == DRVMODE_OFF){
 80029f2:	4b3e      	ldr	r3, [pc, #248]	; (8002aec <ADC1_2_IRQHandler+0x20c>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d112      	bne.n	8002a20 <ADC1_2_IRQHandler+0x140>
		outputMode[0] = OUTPUTMODE_OPEN;
 80029fa:	2300      	movs	r3, #0
 80029fc:	703b      	strb	r3, [r7, #0]
		outputMode[1] = OUTPUTMODE_OPEN;
 80029fe:	2300      	movs	r3, #0
 8002a00:	707b      	strb	r3, [r7, #1]
		outputMode[2] = OUTPUTMODE_OPEN;
 8002a02:	2300      	movs	r3, #0
 8002a04:	70bb      	strb	r3, [r7, #2]
		gDuty[0] = 0.0f;
 8002a06:	4b3d      	ldr	r3, [pc, #244]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002a08:	f04f 0200 	mov.w	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
		gDuty[1] = 0.0f;
 8002a0e:	4b3b      	ldr	r3, [pc, #236]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	605a      	str	r2, [r3, #4]
		gDuty[2] = 0.0f;
 8002a16:	4b39      	ldr	r3, [pc, #228]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	609a      	str	r2, [r3, #8]
 8002a1e:	e03d      	b.n	8002a9c <ADC1_2_IRQHandler+0x1bc>

	}
	else{
		gDutyRef = 0.0f;
 8002a20:	4b37      	ldr	r3, [pc, #220]	; (8002b00 <ADC1_2_IRQHandler+0x220>)
 8002a22:	f04f 0200 	mov.w	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
		sixStepTasks(gDutyRef, leadAngleModeFlg, 0.0f, &theta_tmp, &electAngVelo_tmp, gDuty, outputMode);
 8002a28:	4b35      	ldr	r3, [pc, #212]	; (8002b00 <ADC1_2_IRQHandler+0x220>)
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	f107 020c 	add.w	r2, r7, #12
 8002a32:	f107 0110 	add.w	r1, r7, #16
 8002a36:	7ff8      	ldrb	r0, [r7, #31]
 8002a38:	463b      	mov	r3, r7
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	4b2f      	ldr	r3, [pc, #188]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002a3e:	eddf 0a31 	vldr	s1, [pc, #196]	; 8002b04 <ADC1_2_IRQHandler+0x224>
 8002a42:	eeb0 0a67 	vmov.f32	s0, s15
 8002a46:	f7fd ffdd 	bl	8000a04 <sixStepTasks>
		gTheta = theta_tmp - gVolume;
 8002a4a:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a4e:	4b1e      	ldr	r3, [pc, #120]	; (8002ac8 <ADC1_2_IRQHandler+0x1e8>)
 8002a50:	edd3 7a00 	vldr	s15, [r3]
 8002a54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a58:	4b2b      	ldr	r3, [pc, #172]	; (8002b08 <ADC1_2_IRQHandler+0x228>)
 8002a5a:	edc3 7a00 	vstr	s15, [r3]
		gElectAngVelo = electAngVelo_tmp;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4a2a      	ldr	r2, [pc, #168]	; (8002b0c <ADC1_2_IRQHandler+0x22c>)
 8002a62:	6013      	str	r3, [r2, #0]

		//write IO signals
		//gTheta = gTheta + 2000.0f * gVolume * CARRIERCYCLE;
		//gTheta = gfWrapTheta(gTheta);

		VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, gDuty, outputMode);
 8002a64:	4b28      	ldr	r3, [pc, #160]	; (8002b08 <ADC1_2_IRQHandler+0x228>)
 8002a66:	edd3 7a00 	vldr	s15, [r3]
 8002a6a:	4b28      	ldr	r3, [pc, #160]	; (8002b0c <ADC1_2_IRQHandler+0x22c>)
 8002a6c:	ed93 7a00 	vldr	s14, [r3]
 8002a70:	4b18      	ldr	r3, [pc, #96]	; (8002ad4 <ADC1_2_IRQHandler+0x1f4>)
 8002a72:	edd3 6a00 	vldr	s13, [r3]
 8002a76:	4b19      	ldr	r3, [pc, #100]	; (8002adc <ADC1_2_IRQHandler+0x1fc>)
 8002a78:	ed93 6a00 	vldr	s12, [r3]
 8002a7c:	7fba      	ldrb	r2, [r7, #30]
 8002a7e:	1d38      	adds	r0, r7, #4
 8002a80:	463b      	mov	r3, r7
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002a86:	eef0 1a46 	vmov.f32	s3, s12
 8002a8a:	eeb0 1a66 	vmov.f32	s2, s13
 8002a8e:	490f      	ldr	r1, [pc, #60]	; (8002acc <ADC1_2_IRQHandler+0x1ec>)
 8002a90:	eef0 0a47 	vmov.f32	s1, s14
 8002a94:	eeb0 0a67 	vmov.f32	s0, s15
 8002a98:	f7fe fbd4 	bl	8001244 <VectorControlTasks>
	}

	writeOutputMode(outputMode);
 8002a9c:	463b      	mov	r3, r7
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fd ff2c 	bl	80008fc <writeOutputMode>
	writeDuty(gDuty);
 8002aa4:	4815      	ldr	r0, [pc, #84]	; (8002afc <ADC1_2_IRQHandler+0x21c>)
 8002aa6:	f7fd ff6b 	bl	8000980 <writeDuty>
	//else

//
//VectorControlTasks(Idq_ref, gTheta, gIuvw, gVdc, gDuty);

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002aaa:	2120      	movs	r1, #32
 8002aac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ab0:	f003 fdfe 	bl	80066b0 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	3720      	adds	r7, #32
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	42c80000 	.word	0x42c80000
 8002ac0:	2000014c 	.word	0x2000014c
 8002ac4:	20000093 	.word	0x20000093
 8002ac8:	200000b0 	.word	0x200000b0
 8002acc:	200000b4 	.word	0x200000b4
 8002ad0:	200000c0 	.word	0x200000c0
 8002ad4:	200000a8 	.word	0x200000a8
 8002ad8:	41a00000 	.word	0x41a00000
 8002adc:	200000ac 	.word	0x200000ac
 8002ae0:	3e99999a 	.word	0x3e99999a
 8002ae4:	200000da 	.word	0x200000da
 8002ae8:	200000d8 	.word	0x200000d8
 8002aec:	200000d9 	.word	0x200000d9
 8002af0:	2000009c 	.word	0x2000009c
 8002af4:	42c80000 	.word	0x42c80000
 8002af8:	43480000 	.word	0x43480000
 8002afc:	200000cc 	.word	0x200000cc
 8002b00:	200000c8 	.word	0x200000c8
 8002b04:	00000000 	.word	0x00000000
 8002b08:	200000a0 	.word	0x200000a0
 8002b0c:	200000a4 	.word	0x200000a4

08002b10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002b14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b18:	f003 fde4 	bl	80066e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <SystemInit+0x20>)
 8002b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b2a:	4a05      	ldr	r2, [pc, #20]	; (8002b40 <SystemInit+0x20>)
 8002b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b44:	480d      	ldr	r0, [pc, #52]	; (8002b7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b46:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b48:	480d      	ldr	r0, [pc, #52]	; (8002b80 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b4a:	490e      	ldr	r1, [pc, #56]	; (8002b84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b4c:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <LoopForever+0xe>)
  movs r3, #0
 8002b4e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b50:	e002      	b.n	8002b58 <LoopCopyDataInit>

08002b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b56:	3304      	adds	r3, #4

08002b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b5c:	d3f9      	bcc.n	8002b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5e:	4a0b      	ldr	r2, [pc, #44]	; (8002b8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b60:	4c0b      	ldr	r4, [pc, #44]	; (8002b90 <LoopForever+0x16>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b64:	e001      	b.n	8002b6a <LoopFillZerobss>

08002b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b68:	3204      	adds	r2, #4

08002b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b6c:	d3fb      	bcc.n	8002b66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b6e:	f7ff ffd7 	bl	8002b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b72:	f007 f997 	bl	8009ea4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b76:	f7fe ff59 	bl	8001a2c <main>

08002b7a <LoopForever>:

LoopForever:
    b LoopForever
 8002b7a:	e7fe      	b.n	8002b7a <LoopForever>
  ldr   r0, =_estack
 8002b7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b84:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002b88:	0800b328 	.word	0x0800b328
  ldr r2, =_sbss
 8002b8c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002b90:	20000404 	.word	0x20000404

08002b94 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b94:	e7fe      	b.n	8002b94 <ADC3_IRQHandler>

08002b96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f002 fedd 	bl	8005960 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f000 f80e 	bl	8002bc8 <HAL_InitTick>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	71fb      	strb	r3, [r7, #7]
 8002bb6:	e001      	b.n	8002bbc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bb8:	f7ff fb86 	bl	80022c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bbc:	79fb      	ldrb	r3, [r7, #7]

}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002bd4:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <HAL_InitTick+0x68>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d022      	beq.n	8002c22 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002bdc:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <HAL_InitTick+0x6c>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <HAL_InitTick+0x68>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002be8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f002 fee8 	bl	80059c6 <HAL_SYSTICK_Config>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10f      	bne.n	8002c1c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b0f      	cmp	r3, #15
 8002c00:	d809      	bhi.n	8002c16 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c02:	2200      	movs	r2, #0
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0a:	f002 feb4 	bl	8005976 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <HAL_InitTick+0x70>)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	e007      	b.n	8002c26 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	73fb      	strb	r3, [r7, #15]
 8002c1a:	e004      	b.n	8002c26 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
 8002c20:	e001      	b.n	8002c26 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000008 	.word	0x20000008
 8002c34:	20000000 	.word	0x20000000
 8002c38:	20000004 	.word	0x20000004

08002c3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c40:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <HAL_IncTick+0x1c>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_IncTick+0x20>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4413      	add	r3, r2
 8002c4a:	4a03      	ldr	r2, [pc, #12]	; (8002c58 <HAL_IncTick+0x1c>)
 8002c4c:	6013      	str	r3, [r2, #0]
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	20000400 	.word	0x20000400
 8002c5c:	20000008 	.word	0x20000008

08002c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  return uwTick;
 8002c64:	4b03      	ldr	r3, [pc, #12]	; (8002c74 <HAL_GetTick+0x14>)
 8002c66:	681b      	ldr	r3, [r3, #0]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	20000400 	.word	0x20000400

08002c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c80:	f7ff ffee 	bl	8002c60 <HAL_GetTick>
 8002c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c90:	d004      	beq.n	8002c9c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c92:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <HAL_Delay+0x40>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4413      	add	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c9c:	bf00      	nop
 8002c9e:	f7ff ffdf 	bl	8002c60 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d8f7      	bhi.n	8002c9e <HAL_Delay+0x26>
  {
  }
}
 8002cae:	bf00      	nop
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000008 	.word	0x20000008

08002cbc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	609a      	str	r2, [r3, #8]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
 8002cea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b087      	sub	sp, #28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	3360      	adds	r3, #96	; 0x60
 8002d36:	461a      	mov	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <LL_ADC_SetOffset+0x44>)
 8002d46:	4013      	ands	r3, r2
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002d5c:	bf00      	nop
 8002d5e:	371c      	adds	r7, #28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	03fff000 	.word	0x03fff000

08002d6c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3360      	adds	r3, #96	; 0x60
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b087      	sub	sp, #28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	3360      	adds	r3, #96	; 0x60
 8002da8:	461a      	mov	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002dc2:	bf00      	nop
 8002dc4:	371c      	adds	r7, #28
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b087      	sub	sp, #28
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	3360      	adds	r3, #96	; 0x60
 8002dde:	461a      	mov	r2, r3
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	431a      	orrs	r2, r3
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002df8:	bf00      	nop
 8002dfa:	371c      	adds	r7, #28
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	3360      	adds	r3, #96	; 0x60
 8002e14:	461a      	mov	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	431a      	orrs	r2, r3
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002e2e:	bf00      	nop
 8002e30:	371c      	adds	r7, #28
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b083      	sub	sp, #12
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	615a      	str	r2, [r3, #20]
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002e74:	2301      	movs	r3, #1
 8002e76:	e000      	b.n	8002e7a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b087      	sub	sp, #28
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	3330      	adds	r3, #48	; 0x30
 8002e96:	461a      	mov	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	0a1b      	lsrs	r3, r3, #8
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	f003 030c 	and.w	r3, r3, #12
 8002ea2:	4413      	add	r3, r2
 8002ea4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f003 031f 	and.w	r3, r3, #31
 8002eb0:	211f      	movs	r1, #31
 8002eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	401a      	ands	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	0e9b      	lsrs	r3, r3, #26
 8002ebe:	f003 011f 	and.w	r1, r3, #31
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b083      	sub	sp, #12
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	3314      	adds	r3, #20
 8002f14:	461a      	mov	r2, r3
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	0e5b      	lsrs	r3, r3, #25
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	4413      	add	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	0d1b      	lsrs	r3, r3, #20
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	2107      	movs	r1, #7
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	43db      	mvns	r3, r3
 8002f38:	401a      	ands	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	0d1b      	lsrs	r3, r3, #20
 8002f3e:	f003 031f 	and.w	r3, r3, #31
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	fa01 f303 	lsl.w	r3, r1, r3
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f4e:	bf00      	nop
 8002f50:	371c      	adds	r7, #28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a0f      	ldr	r2, [pc, #60]	; (8002fa8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d10a      	bne.n	8002f86 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002f84:	e00a      	b.n	8002f9c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f92:	43db      	mvns	r3, r3
 8002f94:	401a      	ands	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	407f0000 	.word	0x407f0000

08002fac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002ff4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6093      	str	r3, [r2, #8]
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800301c:	d101      	bne.n	8003022 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003040:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003044:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003068:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800306c:	d101      	bne.n	8003072 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003090:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003094:	f043 0201 	orr.w	r2, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <LL_ADC_IsEnabled+0x18>
 80030bc:	2301      	movs	r3, #1
 80030be:	e000      	b.n	80030c2 <LL_ADC_IsEnabled+0x1a>
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030e2:	f043 0204 	orr.w	r2, r3, #4
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	2b04      	cmp	r3, #4
 8003108:	d101      	bne.n	800310e <LL_ADC_REG_IsConversionOngoing+0x18>
 800310a:	2301      	movs	r3, #1
 800310c:	e000      	b.n	8003110 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 0308 	and.w	r3, r3, #8
 800312c:	2b08      	cmp	r3, #8
 800312e:	d101      	bne.n	8003134 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
	...

08003144 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003144:	b590      	push	{r4, r7, lr}
 8003146:	b089      	sub	sp, #36	; 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003150:	2300      	movs	r3, #0
 8003152:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e1af      	b.n	80034be <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d109      	bne.n	8003180 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff f8cf 	bl	8002310 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff3f 	bl	8003008 <LL_ADC_IsDeepPowerDownEnabled>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d004      	beq.n	800319a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff25 	bl	8002fe4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff ff5a 	bl	8003058 <LL_ADC_IsInternalRegulatorEnabled>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d115      	bne.n	80031d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff ff3e 	bl	8003030 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031b4:	4b9f      	ldr	r3, [pc, #636]	; (8003434 <HAL_ADC_Init+0x2f0>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	099b      	lsrs	r3, r3, #6
 80031ba:	4a9f      	ldr	r2, [pc, #636]	; (8003438 <HAL_ADC_Init+0x2f4>)
 80031bc:	fba2 2303 	umull	r2, r3, r2, r3
 80031c0:	099b      	lsrs	r3, r3, #6
 80031c2:	3301      	adds	r3, #1
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80031c8:	e002      	b.n	80031d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1f9      	bne.n	80031ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff ff3c 	bl	8003058 <LL_ADC_IsInternalRegulatorEnabled>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10d      	bne.n	8003202 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ea:	f043 0210 	orr.w	r2, r3, #16
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f6:	f043 0201 	orr.w	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff ff75 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 800320c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b00      	cmp	r3, #0
 8003218:	f040 8148 	bne.w	80034ac <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f040 8144 	bne.w	80034ac <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800322c:	f043 0202 	orr.w	r2, r3, #2
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff ff35 	bl	80030a8 <LL_ADC_IsEnabled>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d141      	bne.n	80032c8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800324c:	d004      	beq.n	8003258 <HAL_ADC_Init+0x114>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a7a      	ldr	r2, [pc, #488]	; (800343c <HAL_ADC_Init+0x2f8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d10f      	bne.n	8003278 <HAL_ADC_Init+0x134>
 8003258:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800325c:	f7ff ff24 	bl	80030a8 <LL_ADC_IsEnabled>
 8003260:	4604      	mov	r4, r0
 8003262:	4876      	ldr	r0, [pc, #472]	; (800343c <HAL_ADC_Init+0x2f8>)
 8003264:	f7ff ff20 	bl	80030a8 <LL_ADC_IsEnabled>
 8003268:	4603      	mov	r3, r0
 800326a:	4323      	orrs	r3, r4
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	e012      	b.n	800329e <HAL_ADC_Init+0x15a>
 8003278:	4871      	ldr	r0, [pc, #452]	; (8003440 <HAL_ADC_Init+0x2fc>)
 800327a:	f7ff ff15 	bl	80030a8 <LL_ADC_IsEnabled>
 800327e:	4604      	mov	r4, r0
 8003280:	4870      	ldr	r0, [pc, #448]	; (8003444 <HAL_ADC_Init+0x300>)
 8003282:	f7ff ff11 	bl	80030a8 <LL_ADC_IsEnabled>
 8003286:	4603      	mov	r3, r0
 8003288:	431c      	orrs	r4, r3
 800328a:	486f      	ldr	r0, [pc, #444]	; (8003448 <HAL_ADC_Init+0x304>)
 800328c:	f7ff ff0c 	bl	80030a8 <LL_ADC_IsEnabled>
 8003290:	4603      	mov	r3, r0
 8003292:	4323      	orrs	r3, r4
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d012      	beq.n	80032c8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032aa:	d004      	beq.n	80032b6 <HAL_ADC_Init+0x172>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a62      	ldr	r2, [pc, #392]	; (800343c <HAL_ADC_Init+0x2f8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_Init+0x176>
 80032b6:	4a65      	ldr	r2, [pc, #404]	; (800344c <HAL_ADC_Init+0x308>)
 80032b8:	e000      	b.n	80032bc <HAL_ADC_Init+0x178>
 80032ba:	4a65      	ldr	r2, [pc, #404]	; (8003450 <HAL_ADC_Init+0x30c>)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	4619      	mov	r1, r3
 80032c2:	4610      	mov	r0, r2
 80032c4:	f7ff fcfa 	bl	8002cbc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	7f5b      	ldrb	r3, [r3, #29]
 80032cc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032d2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80032d8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80032de:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032e6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d106      	bne.n	8003304 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	3b01      	subs	r3, #1
 80032fc:	045b      	lsls	r3, r3, #17
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d009      	beq.n	8003320 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003310:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003318:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4313      	orrs	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	4b4b      	ldr	r3, [pc, #300]	; (8003454 <HAL_ADC_Init+0x310>)
 8003328:	4013      	ands	r3, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6812      	ldr	r2, [r2, #0]
 800332e:	69b9      	ldr	r1, [r7, #24]
 8003330:	430b      	orrs	r3, r1
 8003332:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff fed1 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 8003354:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fede 	bl	800311c <LL_ADC_INJ_IsConversionOngoing>
 8003360:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d17f      	bne.n	8003468 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d17c      	bne.n	8003468 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003372:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800337a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800338a:	f023 0302 	bic.w	r3, r3, #2
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6812      	ldr	r2, [r2, #0]
 8003392:	69b9      	ldr	r1, [r7, #24]
 8003394:	430b      	orrs	r3, r1
 8003396:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d017      	beq.n	80033d0 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691a      	ldr	r2, [r3, #16]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80033ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80033b8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80033bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6911      	ldr	r1, [r2, #16]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	430b      	orrs	r3, r1
 80033ca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80033ce:	e013      	b.n	80033f8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80033de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80033f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033f4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d12a      	bne.n	8003458 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800340c:	f023 0304 	bic.w	r3, r3, #4
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003418:	4311      	orrs	r1, r2
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800341e:	4311      	orrs	r1, r2
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003424:	430a      	orrs	r2, r1
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	611a      	str	r2, [r3, #16]
 8003432:	e019      	b.n	8003468 <HAL_ADC_Init+0x324>
 8003434:	20000000 	.word	0x20000000
 8003438:	053e2d63 	.word	0x053e2d63
 800343c:	50000100 	.word	0x50000100
 8003440:	50000400 	.word	0x50000400
 8003444:	50000500 	.word	0x50000500
 8003448:	50000600 	.word	0x50000600
 800344c:	50000300 	.word	0x50000300
 8003450:	50000700 	.word	0x50000700
 8003454:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0201 	bic.w	r2, r2, #1
 8003466:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d10c      	bne.n	800348a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	f023 010f 	bic.w	r1, r3, #15
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	631a      	str	r2, [r3, #48]	; 0x30
 8003488:	e007      	b.n	800349a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 020f 	bic.w	r2, r2, #15
 8003498:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800349e:	f023 0303 	bic.w	r3, r3, #3
 80034a2:	f043 0201 	orr.w	r2, r3, #1
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80034aa:	e007      	b.n	80034bc <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b0:	f043 0210 	orr.w	r2, r3, #16
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80034bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd90      	pop	{r4, r7, pc}
 80034c6:	bf00      	nop

080034c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034dc:	d004      	beq.n	80034e8 <HAL_ADC_Start_DMA+0x20>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a5a      	ldr	r2, [pc, #360]	; (800364c <HAL_ADC_Start_DMA+0x184>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d101      	bne.n	80034ec <HAL_ADC_Start_DMA+0x24>
 80034e8:	4b59      	ldr	r3, [pc, #356]	; (8003650 <HAL_ADC_Start_DMA+0x188>)
 80034ea:	e000      	b.n	80034ee <HAL_ADC_Start_DMA+0x26>
 80034ec:	4b59      	ldr	r3, [pc, #356]	; (8003654 <HAL_ADC_Start_DMA+0x18c>)
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff fd5c 	bl	8002fac <LL_ADC_GetMultimode>
 80034f4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff fdfb 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 809b 	bne.w	800363e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800350e:	2b01      	cmp	r3, #1
 8003510:	d101      	bne.n	8003516 <HAL_ADC_Start_DMA+0x4e>
 8003512:	2302      	movs	r3, #2
 8003514:	e096      	b.n	8003644 <HAL_ADC_Start_DMA+0x17c>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a4d      	ldr	r2, [pc, #308]	; (8003658 <HAL_ADC_Start_DMA+0x190>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d008      	beq.n	800353a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	2b05      	cmp	r3, #5
 8003532:	d002      	beq.n	800353a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	2b09      	cmp	r3, #9
 8003538:	d17a      	bne.n	8003630 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 ff60 	bl	8004400 <ADC_Enable>
 8003540:	4603      	mov	r3, r0
 8003542:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003544:	7dfb      	ldrb	r3, [r7, #23]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d16d      	bne.n	8003626 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003552:	f023 0301 	bic.w	r3, r3, #1
 8003556:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a3a      	ldr	r2, [pc, #232]	; (800364c <HAL_ADC_Start_DMA+0x184>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d009      	beq.n	800357c <HAL_ADC_Start_DMA+0xb4>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a3b      	ldr	r2, [pc, #236]	; (800365c <HAL_ADC_Start_DMA+0x194>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d002      	beq.n	8003578 <HAL_ADC_Start_DMA+0xb0>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	e003      	b.n	8003580 <HAL_ADC_Start_DMA+0xb8>
 8003578:	4b39      	ldr	r3, [pc, #228]	; (8003660 <HAL_ADC_Start_DMA+0x198>)
 800357a:	e001      	b.n	8003580 <HAL_ADC_Start_DMA+0xb8>
 800357c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	4293      	cmp	r3, r2
 8003586:	d002      	beq.n	800358e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003592:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d006      	beq.n	80035b4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035aa:	f023 0206 	bic.w	r2, r3, #6
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	661a      	str	r2, [r3, #96]	; 0x60
 80035b2:	e002      	b.n	80035ba <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035be:	4a29      	ldr	r2, [pc, #164]	; (8003664 <HAL_ADC_Start_DMA+0x19c>)
 80035c0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c6:	4a28      	ldr	r2, [pc, #160]	; (8003668 <HAL_ADC_Start_DMA+0x1a0>)
 80035c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ce:	4a27      	ldr	r2, [pc, #156]	; (800366c <HAL_ADC_Start_DMA+0x1a4>)
 80035d0:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	221c      	movs	r2, #28
 80035d8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 0210 	orr.w	r2, r2, #16
 80035f0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f042 0201 	orr.w	r2, r2, #1
 8003600:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	3340      	adds	r3, #64	; 0x40
 800360c:	4619      	mov	r1, r3
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f002 fcd1 	bl	8005fb8 <HAL_DMA_Start_IT>
 8003616:	4603      	mov	r3, r0
 8003618:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff fd55 	bl	80030ce <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003624:	e00d      	b.n	8003642 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800362e:	e008      	b.n	8003642 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800363c:	e001      	b.n	8003642 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800363e:	2302      	movs	r3, #2
 8003640:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003642:	7dfb      	ldrb	r3, [r7, #23]
}
 8003644:	4618      	mov	r0, r3
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	50000100 	.word	0x50000100
 8003650:	50000300 	.word	0x50000300
 8003654:	50000700 	.word	0x50000700
 8003658:	50000600 	.word	0x50000600
 800365c:	50000500 	.word	0x50000500
 8003660:	50000400 	.word	0x50000400
 8003664:	080044c5 	.word	0x080044c5
 8003668:	0800459d 	.word	0x0800459d
 800366c:	080045b9 	.word	0x080045b9

08003670 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b08a      	sub	sp, #40	; 0x28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003678:	2300      	movs	r3, #0
 800367a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003694:	d004      	beq.n	80036a0 <HAL_ADC_IRQHandler+0x30>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a8e      	ldr	r2, [pc, #568]	; (80038d4 <HAL_ADC_IRQHandler+0x264>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_ADC_IRQHandler+0x34>
 80036a0:	4b8d      	ldr	r3, [pc, #564]	; (80038d8 <HAL_ADC_IRQHandler+0x268>)
 80036a2:	e000      	b.n	80036a6 <HAL_ADC_IRQHandler+0x36>
 80036a4:	4b8d      	ldr	r3, [pc, #564]	; (80038dc <HAL_ADC_IRQHandler+0x26c>)
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff fc80 	bl	8002fac <LL_ADC_GetMultimode>
 80036ac:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d017      	beq.n	80036e8 <HAL_ADC_IRQHandler+0x78>
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d012      	beq.n	80036e8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c6:	f003 0310 	and.w	r3, r3, #16
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d105      	bne.n	80036da <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d2:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f001 fa32 	bl	8004b44 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2202      	movs	r2, #2
 80036e6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d004      	beq.n	80036fc <HAL_ADC_IRQHandler+0x8c>
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10b      	bne.n	8003714 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 8094 	beq.w	8003830 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 808e 	beq.w	8003830 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	d105      	bne.n	800372c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003724:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff fb95 	bl	8002e60 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d072      	beq.n	8003822 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a64      	ldr	r2, [pc, #400]	; (80038d4 <HAL_ADC_IRQHandler+0x264>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d009      	beq.n	800375a <HAL_ADC_IRQHandler+0xea>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a65      	ldr	r2, [pc, #404]	; (80038e0 <HAL_ADC_IRQHandler+0x270>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d002      	beq.n	8003756 <HAL_ADC_IRQHandler+0xe6>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	e003      	b.n	800375e <HAL_ADC_IRQHandler+0xee>
 8003756:	4b63      	ldr	r3, [pc, #396]	; (80038e4 <HAL_ADC_IRQHandler+0x274>)
 8003758:	e001      	b.n	800375e <HAL_ADC_IRQHandler+0xee>
 800375a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	4293      	cmp	r3, r2
 8003764:	d008      	beq.n	8003778 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	2b05      	cmp	r3, #5
 8003770:	d002      	beq.n	8003778 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b09      	cmp	r3, #9
 8003776:	d104      	bne.n	8003782 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	623b      	str	r3, [r7, #32]
 8003780:	e014      	b.n	80037ac <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a53      	ldr	r2, [pc, #332]	; (80038d4 <HAL_ADC_IRQHandler+0x264>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d009      	beq.n	80037a0 <HAL_ADC_IRQHandler+0x130>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a53      	ldr	r2, [pc, #332]	; (80038e0 <HAL_ADC_IRQHandler+0x270>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d002      	beq.n	800379c <HAL_ADC_IRQHandler+0x12c>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	e003      	b.n	80037a4 <HAL_ADC_IRQHandler+0x134>
 800379c:	4b51      	ldr	r3, [pc, #324]	; (80038e4 <HAL_ADC_IRQHandler+0x274>)
 800379e:	e001      	b.n	80037a4 <HAL_ADC_IRQHandler+0x134>
 80037a0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80037a4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d135      	bne.n	8003822 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0308 	and.w	r3, r3, #8
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d12e      	bne.n	8003822 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fc94 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d11a      	bne.n	800380a <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 020c 	bic.w	r2, r2, #12
 80037e2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d112      	bne.n	8003822 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003800:	f043 0201 	orr.w	r2, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	65da      	str	r2, [r3, #92]	; 0x5c
 8003808:	e00b      	b.n	8003822 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800381a:	f043 0201 	orr.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f984 	bl	8003b30 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	220c      	movs	r2, #12
 800382e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <HAL_ADC_IRQHandler+0x1d4>
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	f003 0320 	and.w	r3, r3, #32
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10b      	bne.n	800385c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 80b3 	beq.w	80039b6 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80ad 	beq.w	80039b6 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003860:	f003 0310 	and.w	r3, r3, #16
 8003864:	2b00      	cmp	r3, #0
 8003866:	d105      	bne.n	8003874 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fb30 	bl	8002ede <LL_ADC_INJ_IsTriggerSourceSWStart>
 800387e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4618      	mov	r0, r3
 8003886:	f7ff faeb 	bl	8002e60 <LL_ADC_REG_IsTriggerSourceSWStart>
 800388a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a10      	ldr	r2, [pc, #64]	; (80038d4 <HAL_ADC_IRQHandler+0x264>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d009      	beq.n	80038aa <HAL_ADC_IRQHandler+0x23a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a11      	ldr	r2, [pc, #68]	; (80038e0 <HAL_ADC_IRQHandler+0x270>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d002      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x236>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	e003      	b.n	80038ae <HAL_ADC_IRQHandler+0x23e>
 80038a6:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <HAL_ADC_IRQHandler+0x274>)
 80038a8:	e001      	b.n	80038ae <HAL_ADC_IRQHandler+0x23e>
 80038aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6812      	ldr	r2, [r2, #0]
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d008      	beq.n	80038c8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d005      	beq.n	80038c8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2b06      	cmp	r3, #6
 80038c0:	d002      	beq.n	80038c8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2b07      	cmp	r3, #7
 80038c6:	d10f      	bne.n	80038e8 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	623b      	str	r3, [r7, #32]
 80038d0:	e01f      	b.n	8003912 <HAL_ADC_IRQHandler+0x2a2>
 80038d2:	bf00      	nop
 80038d4:	50000100 	.word	0x50000100
 80038d8:	50000300 	.word	0x50000300
 80038dc:	50000700 	.word	0x50000700
 80038e0:	50000500 	.word	0x50000500
 80038e4:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a8b      	ldr	r2, [pc, #556]	; (8003b1c <HAL_ADC_IRQHandler+0x4ac>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d009      	beq.n	8003906 <HAL_ADC_IRQHandler+0x296>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a8a      	ldr	r2, [pc, #552]	; (8003b20 <HAL_ADC_IRQHandler+0x4b0>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d002      	beq.n	8003902 <HAL_ADC_IRQHandler+0x292>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	e003      	b.n	800390a <HAL_ADC_IRQHandler+0x29a>
 8003902:	4b88      	ldr	r3, [pc, #544]	; (8003b24 <HAL_ADC_IRQHandler+0x4b4>)
 8003904:	e001      	b.n	800390a <HAL_ADC_IRQHandler+0x29a>
 8003906:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800390a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d047      	beq.n	80039a8 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d007      	beq.n	8003932 <HAL_ADC_IRQHandler+0x2c2>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d03f      	beq.n	80039a8 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800392e:	2b00      	cmp	r3, #0
 8003930:	d13a      	bne.n	80039a8 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	2b40      	cmp	r3, #64	; 0x40
 800393e:	d133      	bne.n	80039a8 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d12e      	bne.n	80039a8 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff fbe4 	bl	800311c <LL_ADC_INJ_IsConversionOngoing>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d11a      	bne.n	8003990 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003968:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800397e:	2b00      	cmp	r3, #0
 8003980:	d112      	bne.n	80039a8 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003986:	f043 0201 	orr.w	r2, r3, #1
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	65da      	str	r2, [r3, #92]	; 0x5c
 800398e:	e00b      	b.n	80039a8 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003994:	f043 0210 	orr.w	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039a0:	f043 0201 	orr.w	r2, r3, #1
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f001 f8a3 	bl	8004af4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2260      	movs	r2, #96	; 0x60
 80039b4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d011      	beq.n	80039e4 <HAL_ADC_IRQHandler+0x374>
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00c      	beq.n	80039e4 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f8be 	bl	8003b58 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d012      	beq.n	8003a14 <HAL_ADC_IRQHandler+0x3a4>
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00d      	beq.n	8003a14 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f001 f889 	bl	8004b1c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a12:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d012      	beq.n	8003a44 <HAL_ADC_IRQHandler+0x3d4>
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00d      	beq.n	8003a44 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a2c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f001 f87b 	bl	8004b30 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a42:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d043      	beq.n	8003ad6 <HAL_ADC_IRQHandler+0x466>
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d03e      	beq.n	8003ad6 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d102      	bne.n	8003a66 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003a60:	2301      	movs	r3, #1
 8003a62:	627b      	str	r3, [r7, #36]	; 0x24
 8003a64:	e021      	b.n	8003aaa <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d015      	beq.n	8003a98 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a74:	d004      	beq.n	8003a80 <HAL_ADC_IRQHandler+0x410>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a28      	ldr	r2, [pc, #160]	; (8003b1c <HAL_ADC_IRQHandler+0x4ac>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d101      	bne.n	8003a84 <HAL_ADC_IRQHandler+0x414>
 8003a80:	4b29      	ldr	r3, [pc, #164]	; (8003b28 <HAL_ADC_IRQHandler+0x4b8>)
 8003a82:	e000      	b.n	8003a86 <HAL_ADC_IRQHandler+0x416>
 8003a84:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <HAL_ADC_IRQHandler+0x4bc>)
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff fa9e 	bl	8002fc8 <LL_ADC_GetMultiDMATransfer>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00b      	beq.n	8003aaa <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003a92:	2301      	movs	r3, #1
 8003a94:	627b      	str	r3, [r7, #36]	; 0x24
 8003a96:	e008      	b.n	8003aaa <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d10e      	bne.n	8003ace <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ac0:	f043 0202 	orr.w	r2, r3, #2
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 f84f 	bl	8003b6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2210      	movs	r2, #16
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d018      	beq.n	8003b12 <HAL_ADC_IRQHandler+0x4a2>
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d013      	beq.n	8003b12 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aee:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003afa:	f043 0208 	orr.w	r2, r3, #8
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b0a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 fffb 	bl	8004b08 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003b12:	bf00      	nop
 8003b14:	3728      	adds	r7, #40	; 0x28
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	50000100 	.word	0x50000100
 8003b20:	50000500 	.word	0x50000500
 8003b24:	50000400 	.word	0x50000400
 8003b28:	50000300 	.word	0x50000300
 8003b2c:	50000700 	.word	0x50000700

08003b30 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b0b6      	sub	sp, #216	; 0xd8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d102      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x24>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	f000 bc13 	b.w	80043ca <HAL_ADC_ConfigChannel+0x84a>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff faa0 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f040 83f3 	bne.w	80043a4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	6859      	ldr	r1, [r3, #4]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f7ff f95b 	bl	8002e86 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fa8e 	bl	80030f6 <LL_ADC_REG_IsConversionOngoing>
 8003bda:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fa9a 	bl	800311c <LL_ADC_INJ_IsConversionOngoing>
 8003be8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003bec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f040 81d9 	bne.w	8003fa8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003bf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f040 81d4 	bne.w	8003fa8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c08:	d10f      	bne.n	8003c2a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	4619      	mov	r1, r3
 8003c16:	f7ff f975 	bl	8002f04 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff f909 	bl	8002e3a <LL_ADC_SetSamplingTimeCommonConfig>
 8003c28:	e00e      	b.n	8003c48 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	461a      	mov	r2, r3
 8003c38:	f7ff f964 	bl	8002f04 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2100      	movs	r1, #0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff f8f9 	bl	8002e3a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	695a      	ldr	r2, [r3, #20]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	08db      	lsrs	r3, r3, #3
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d022      	beq.n	8003cb0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6818      	ldr	r0, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	6919      	ldr	r1, [r3, #16]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c7a:	f7ff f853 	bl	8002d24 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6818      	ldr	r0, [r3, #0]
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	6919      	ldr	r1, [r3, #16]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	f7ff f89f 	bl	8002dce <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6818      	ldr	r0, [r3, #0]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	6919      	ldr	r1, [r3, #16]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	7f1b      	ldrb	r3, [r3, #28]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d102      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x126>
 8003ca0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ca4:	e000      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x128>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	461a      	mov	r2, r3
 8003caa:	f7ff f8ab 	bl	8002e04 <LL_ADC_SetOffsetSaturation>
 8003cae:	e17b      	b.n	8003fa8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7ff f858 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10a      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x15c>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7ff f84d 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	0e9b      	lsrs	r3, r3, #26
 8003cd6:	f003 021f 	and.w	r2, r3, #31
 8003cda:	e01e      	b.n	8003d1a <HAL_ADC_ConfigChannel+0x19a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7ff f842 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003cf2:	fa93 f3a3 	rbit	r3, r3
 8003cf6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003cfe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003d0a:	2320      	movs	r3, #32
 8003d0c:	e004      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003d0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d12:	fab3 f383 	clz	r3, r3
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d105      	bne.n	8003d32 <HAL_ADC_ConfigChannel+0x1b2>
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	0e9b      	lsrs	r3, r3, #26
 8003d2c:	f003 031f 	and.w	r3, r3, #31
 8003d30:	e018      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x1e4>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d3e:	fa93 f3a3 	rbit	r3, r3
 8003d42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003d4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003d56:	2320      	movs	r3, #32
 8003d58:	e004      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d5e:	fab3 f383 	clz	r3, r3
 8003d62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d106      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2100      	movs	r1, #0
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7ff f811 	bl	8002d98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fe fff5 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003d82:	4603      	mov	r3, r0
 8003d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10a      	bne.n	8003da2 <HAL_ADC_ConfigChannel+0x222>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2101      	movs	r1, #1
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fe ffea 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	0e9b      	lsrs	r3, r3, #26
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	e01e      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x260>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2101      	movs	r1, #1
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fe ffdf 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003dc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003dc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003dd0:	2320      	movs	r3, #32
 8003dd2:	e004      	b.n	8003dde <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003dd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003dd8:	fab3 f383 	clz	r3, r3
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d105      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x278>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	0e9b      	lsrs	r3, r3, #26
 8003df2:	f003 031f 	and.w	r3, r3, #31
 8003df6:	e018      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x2aa>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e04:	fa93 f3a3 	rbit	r3, r3
 8003e08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003e14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003e1c:	2320      	movs	r3, #32
 8003e1e:	e004      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e24:	fab3 f383 	clz	r3, r3
 8003e28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d106      	bne.n	8003e3c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2200      	movs	r2, #0
 8003e34:	2101      	movs	r1, #1
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fe ffae 	bl	8002d98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2102      	movs	r1, #2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fe ff92 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10a      	bne.n	8003e68 <HAL_ADC_ConfigChannel+0x2e8>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2102      	movs	r1, #2
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe ff87 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	0e9b      	lsrs	r3, r3, #26
 8003e62:	f003 021f 	and.w	r2, r3, #31
 8003e66:	e01e      	b.n	8003ea6 <HAL_ADC_ConfigChannel+0x326>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2102      	movs	r1, #2
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe ff7c 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e7e:	fa93 f3a3 	rbit	r3, r3
 8003e82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003e8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003e96:	2320      	movs	r3, #32
 8003e98:	e004      	b.n	8003ea4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e9e:	fab3 f383 	clz	r3, r3
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d105      	bne.n	8003ebe <HAL_ADC_ConfigChannel+0x33e>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	0e9b      	lsrs	r3, r3, #26
 8003eb8:	f003 031f 	and.w	r3, r3, #31
 8003ebc:	e016      	b.n	8003eec <HAL_ADC_ConfigChannel+0x36c>
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003ed0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ed2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003ed6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003ede:	2320      	movs	r3, #32
 8003ee0:	e004      	b.n	8003eec <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ee6:	fab3 f383 	clz	r3, r3
 8003eea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d106      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2102      	movs	r1, #2
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7fe ff4d 	bl	8002d98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2103      	movs	r1, #3
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe ff31 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <HAL_ADC_ConfigChannel+0x3aa>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2103      	movs	r1, #3
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe ff26 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003f20:	4603      	mov	r3, r0
 8003f22:	0e9b      	lsrs	r3, r3, #26
 8003f24:	f003 021f 	and.w	r2, r3, #31
 8003f28:	e017      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x3da>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2103      	movs	r1, #3
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe ff1b 	bl	8002d6c <LL_ADC_GetOffsetChannel>
 8003f36:	4603      	mov	r3, r0
 8003f38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f3c:	fa93 f3a3 	rbit	r3, r3
 8003f40:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003f42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f44:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003f46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003f4c:	2320      	movs	r3, #32
 8003f4e:	e003      	b.n	8003f58 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003f50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f52:	fab3 f383 	clz	r3, r3
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d105      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x3f2>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	0e9b      	lsrs	r3, r3, #26
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	e011      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x416>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003f80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f82:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003f8a:	2320      	movs	r3, #32
 8003f8c:	e003      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f90:	fab3 f383 	clz	r3, r3
 8003f94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d106      	bne.n	8003fa8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	2103      	movs	r1, #3
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fef8 	bl	8002d98 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff f87b 	bl	80030a8 <LL_ADC_IsEnabled>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f040 813d 	bne.w	8004234 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6818      	ldr	r0, [r3, #0]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	6819      	ldr	r1, [r3, #0]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	f7fe ffc8 	bl	8002f5c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4aa2      	ldr	r2, [pc, #648]	; (800425c <HAL_ADC_ConfigChannel+0x6dc>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	f040 812e 	bne.w	8004234 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10b      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x480>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	0e9b      	lsrs	r3, r3, #26
 8003fee:	3301      	adds	r3, #1
 8003ff0:	f003 031f 	and.w	r3, r3, #31
 8003ff4:	2b09      	cmp	r3, #9
 8003ff6:	bf94      	ite	ls
 8003ff8:	2301      	movls	r3, #1
 8003ffa:	2300      	movhi	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	e019      	b.n	8004034 <HAL_ADC_ConfigChannel+0x4b4>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004006:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004008:	fa93 f3a3 	rbit	r3, r3
 800400c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800400e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004010:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004012:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004018:	2320      	movs	r3, #32
 800401a:	e003      	b.n	8004024 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800401c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800401e:	fab3 f383 	clz	r3, r3
 8004022:	b2db      	uxtb	r3, r3
 8004024:	3301      	adds	r3, #1
 8004026:	f003 031f 	and.w	r3, r3, #31
 800402a:	2b09      	cmp	r3, #9
 800402c:	bf94      	ite	ls
 800402e:	2301      	movls	r3, #1
 8004030:	2300      	movhi	r3, #0
 8004032:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004034:	2b00      	cmp	r3, #0
 8004036:	d079      	beq.n	800412c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004040:	2b00      	cmp	r3, #0
 8004042:	d107      	bne.n	8004054 <HAL_ADC_ConfigChannel+0x4d4>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	0e9b      	lsrs	r3, r3, #26
 800404a:	3301      	adds	r3, #1
 800404c:	069b      	lsls	r3, r3, #26
 800404e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004052:	e015      	b.n	8004080 <HAL_ADC_ConfigChannel+0x500>
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800405c:	fa93 f3a3 	rbit	r3, r3
 8004060:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004064:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800406c:	2320      	movs	r3, #32
 800406e:	e003      	b.n	8004078 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004070:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004072:	fab3 f383 	clz	r3, r3
 8004076:	b2db      	uxtb	r3, r3
 8004078:	3301      	adds	r3, #1
 800407a:	069b      	lsls	r3, r3, #26
 800407c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004088:	2b00      	cmp	r3, #0
 800408a:	d109      	bne.n	80040a0 <HAL_ADC_ConfigChannel+0x520>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	0e9b      	lsrs	r3, r3, #26
 8004092:	3301      	adds	r3, #1
 8004094:	f003 031f 	and.w	r3, r3, #31
 8004098:	2101      	movs	r1, #1
 800409a:	fa01 f303 	lsl.w	r3, r1, r3
 800409e:	e017      	b.n	80040d0 <HAL_ADC_ConfigChannel+0x550>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a8:	fa93 f3a3 	rbit	r3, r3
 80040ac:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80040ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80040b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80040b8:	2320      	movs	r3, #32
 80040ba:	e003      	b.n	80040c4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80040bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040be:	fab3 f383 	clz	r3, r3
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	3301      	adds	r3, #1
 80040c6:	f003 031f 	and.w	r3, r3, #31
 80040ca:	2101      	movs	r1, #1
 80040cc:	fa01 f303 	lsl.w	r3, r1, r3
 80040d0:	ea42 0103 	orr.w	r1, r2, r3
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10a      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x576>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	0e9b      	lsrs	r3, r3, #26
 80040e6:	3301      	adds	r3, #1
 80040e8:	f003 021f 	and.w	r2, r3, #31
 80040ec:	4613      	mov	r3, r2
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	4413      	add	r3, r2
 80040f2:	051b      	lsls	r3, r3, #20
 80040f4:	e018      	b.n	8004128 <HAL_ADC_ConfigChannel+0x5a8>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fe:	fa93 f3a3 	rbit	r3, r3
 8004102:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004106:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800410e:	2320      	movs	r3, #32
 8004110:	e003      	b.n	800411a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004114:	fab3 f383 	clz	r3, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	3301      	adds	r3, #1
 800411c:	f003 021f 	and.w	r2, r3, #31
 8004120:	4613      	mov	r3, r2
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	4413      	add	r3, r2
 8004126:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004128:	430b      	orrs	r3, r1
 800412a:	e07e      	b.n	800422a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004134:	2b00      	cmp	r3, #0
 8004136:	d107      	bne.n	8004148 <HAL_ADC_ConfigChannel+0x5c8>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	0e9b      	lsrs	r3, r3, #26
 800413e:	3301      	adds	r3, #1
 8004140:	069b      	lsls	r3, r3, #26
 8004142:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004146:	e015      	b.n	8004174 <HAL_ADC_ConfigChannel+0x5f4>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800414e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004150:	fa93 f3a3 	rbit	r3, r3
 8004154:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004158:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800415a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415c:	2b00      	cmp	r3, #0
 800415e:	d101      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004160:	2320      	movs	r3, #32
 8004162:	e003      	b.n	800416c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004166:	fab3 f383 	clz	r3, r3
 800416a:	b2db      	uxtb	r3, r3
 800416c:	3301      	adds	r3, #1
 800416e:	069b      	lsls	r3, r3, #26
 8004170:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800417c:	2b00      	cmp	r3, #0
 800417e:	d109      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x614>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	0e9b      	lsrs	r3, r3, #26
 8004186:	3301      	adds	r3, #1
 8004188:	f003 031f 	and.w	r3, r3, #31
 800418c:	2101      	movs	r1, #1
 800418e:	fa01 f303 	lsl.w	r3, r1, r3
 8004192:	e017      	b.n	80041c4 <HAL_ADC_ConfigChannel+0x644>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	fa93 f3a3 	rbit	r3, r3
 80041a0:	61fb      	str	r3, [r7, #28]
  return result;
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d101      	bne.n	80041b0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80041ac:	2320      	movs	r3, #32
 80041ae:	e003      	b.n	80041b8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80041b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b2:	fab3 f383 	clz	r3, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	3301      	adds	r3, #1
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	2101      	movs	r1, #1
 80041c0:	fa01 f303 	lsl.w	r3, r1, r3
 80041c4:	ea42 0103 	orr.w	r1, r2, r3
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10d      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x670>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	0e9b      	lsrs	r3, r3, #26
 80041da:	3301      	adds	r3, #1
 80041dc:	f003 021f 	and.w	r2, r3, #31
 80041e0:	4613      	mov	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	4413      	add	r3, r2
 80041e6:	3b1e      	subs	r3, #30
 80041e8:	051b      	lsls	r3, r3, #20
 80041ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041ee:	e01b      	b.n	8004228 <HAL_ADC_ConfigChannel+0x6a8>
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	fa93 f3a3 	rbit	r3, r3
 80041fc:	613b      	str	r3, [r7, #16]
  return result;
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004208:	2320      	movs	r3, #32
 800420a:	e003      	b.n	8004214 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	fab3 f383 	clz	r3, r3
 8004212:	b2db      	uxtb	r3, r3
 8004214:	3301      	adds	r3, #1
 8004216:	f003 021f 	and.w	r2, r3, #31
 800421a:	4613      	mov	r3, r2
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	4413      	add	r3, r2
 8004220:	3b1e      	subs	r3, #30
 8004222:	051b      	lsls	r3, r3, #20
 8004224:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004228:	430b      	orrs	r3, r1
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	6892      	ldr	r2, [r2, #8]
 800422e:	4619      	mov	r1, r3
 8004230:	f7fe fe68 	bl	8002f04 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_ADC_ConfigChannel+0x6e0>)
 800423a:	4013      	ands	r3, r2
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80be 	beq.w	80043be <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800424a:	d004      	beq.n	8004256 <HAL_ADC_ConfigChannel+0x6d6>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a04      	ldr	r2, [pc, #16]	; (8004264 <HAL_ADC_ConfigChannel+0x6e4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d10a      	bne.n	800426c <HAL_ADC_ConfigChannel+0x6ec>
 8004256:	4b04      	ldr	r3, [pc, #16]	; (8004268 <HAL_ADC_ConfigChannel+0x6e8>)
 8004258:	e009      	b.n	800426e <HAL_ADC_ConfigChannel+0x6ee>
 800425a:	bf00      	nop
 800425c:	407f0000 	.word	0x407f0000
 8004260:	80080000 	.word	0x80080000
 8004264:	50000100 	.word	0x50000100
 8004268:	50000300 	.word	0x50000300
 800426c:	4b59      	ldr	r3, [pc, #356]	; (80043d4 <HAL_ADC_ConfigChannel+0x854>)
 800426e:	4618      	mov	r0, r3
 8004270:	f7fe fd4a 	bl	8002d08 <LL_ADC_GetCommonPathInternalCh>
 8004274:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a56      	ldr	r2, [pc, #344]	; (80043d8 <HAL_ADC_ConfigChannel+0x858>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d004      	beq.n	800428c <HAL_ADC_ConfigChannel+0x70c>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a55      	ldr	r2, [pc, #340]	; (80043dc <HAL_ADC_ConfigChannel+0x85c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d13a      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800428c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004290:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d134      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042a0:	d005      	beq.n	80042ae <HAL_ADC_ConfigChannel+0x72e>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a4e      	ldr	r2, [pc, #312]	; (80043e0 <HAL_ADC_ConfigChannel+0x860>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	f040 8085 	bne.w	80043b8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042b6:	d004      	beq.n	80042c2 <HAL_ADC_ConfigChannel+0x742>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a49      	ldr	r2, [pc, #292]	; (80043e4 <HAL_ADC_ConfigChannel+0x864>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d101      	bne.n	80042c6 <HAL_ADC_ConfigChannel+0x746>
 80042c2:	4a49      	ldr	r2, [pc, #292]	; (80043e8 <HAL_ADC_ConfigChannel+0x868>)
 80042c4:	e000      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x748>
 80042c6:	4a43      	ldr	r2, [pc, #268]	; (80043d4 <HAL_ADC_ConfigChannel+0x854>)
 80042c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042d0:	4619      	mov	r1, r3
 80042d2:	4610      	mov	r0, r2
 80042d4:	f7fe fd05 	bl	8002ce2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042d8:	4b44      	ldr	r3, [pc, #272]	; (80043ec <HAL_ADC_ConfigChannel+0x86c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	099b      	lsrs	r3, r3, #6
 80042de:	4a44      	ldr	r2, [pc, #272]	; (80043f0 <HAL_ADC_ConfigChannel+0x870>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	099b      	lsrs	r3, r3, #6
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	4613      	mov	r3, r2
 80042ea:	005b      	lsls	r3, r3, #1
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042f2:	e002      	b.n	80042fa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1f9      	bne.n	80042f4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004300:	e05a      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a3b      	ldr	r2, [pc, #236]	; (80043f4 <HAL_ADC_ConfigChannel+0x874>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d125      	bne.n	8004358 <HAL_ADC_ConfigChannel+0x7d8>
 800430c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004310:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d11f      	bne.n	8004358 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a31      	ldr	r2, [pc, #196]	; (80043e4 <HAL_ADC_ConfigChannel+0x864>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d104      	bne.n	800432c <HAL_ADC_ConfigChannel+0x7ac>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a34      	ldr	r2, [pc, #208]	; (80043f8 <HAL_ADC_ConfigChannel+0x878>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d047      	beq.n	80043bc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004334:	d004      	beq.n	8004340 <HAL_ADC_ConfigChannel+0x7c0>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a2a      	ldr	r2, [pc, #168]	; (80043e4 <HAL_ADC_ConfigChannel+0x864>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d101      	bne.n	8004344 <HAL_ADC_ConfigChannel+0x7c4>
 8004340:	4a29      	ldr	r2, [pc, #164]	; (80043e8 <HAL_ADC_ConfigChannel+0x868>)
 8004342:	e000      	b.n	8004346 <HAL_ADC_ConfigChannel+0x7c6>
 8004344:	4a23      	ldr	r2, [pc, #140]	; (80043d4 <HAL_ADC_ConfigChannel+0x854>)
 8004346:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800434a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800434e:	4619      	mov	r1, r3
 8004350:	4610      	mov	r0, r2
 8004352:	f7fe fcc6 	bl	8002ce2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004356:	e031      	b.n	80043bc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a27      	ldr	r2, [pc, #156]	; (80043fc <HAL_ADC_ConfigChannel+0x87c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d12d      	bne.n	80043be <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004362:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d127      	bne.n	80043be <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a1c      	ldr	r2, [pc, #112]	; (80043e4 <HAL_ADC_ConfigChannel+0x864>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d022      	beq.n	80043be <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004380:	d004      	beq.n	800438c <HAL_ADC_ConfigChannel+0x80c>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a17      	ldr	r2, [pc, #92]	; (80043e4 <HAL_ADC_ConfigChannel+0x864>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d101      	bne.n	8004390 <HAL_ADC_ConfigChannel+0x810>
 800438c:	4a16      	ldr	r2, [pc, #88]	; (80043e8 <HAL_ADC_ConfigChannel+0x868>)
 800438e:	e000      	b.n	8004392 <HAL_ADC_ConfigChannel+0x812>
 8004390:	4a10      	ldr	r2, [pc, #64]	; (80043d4 <HAL_ADC_ConfigChannel+0x854>)
 8004392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004396:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800439a:	4619      	mov	r1, r3
 800439c:	4610      	mov	r0, r2
 800439e:	f7fe fca0 	bl	8002ce2 <LL_ADC_SetCommonPathInternalCh>
 80043a2:	e00c      	b.n	80043be <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	f043 0220 	orr.w	r2, r3, #32
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80043b6:	e002      	b.n	80043be <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043b8:	bf00      	nop
 80043ba:	e000      	b.n	80043be <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80043c6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	37d8      	adds	r7, #216	; 0xd8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	50000700 	.word	0x50000700
 80043d8:	c3210000 	.word	0xc3210000
 80043dc:	90c00010 	.word	0x90c00010
 80043e0:	50000600 	.word	0x50000600
 80043e4:	50000100 	.word	0x50000100
 80043e8:	50000300 	.word	0x50000300
 80043ec:	20000000 	.word	0x20000000
 80043f0:	053e2d63 	.word	0x053e2d63
 80043f4:	c7520000 	.word	0xc7520000
 80043f8:	50000500 	.word	0x50000500
 80043fc:	cb840000 	.word	0xcb840000

08004400 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4618      	mov	r0, r3
 800440e:	f7fe fe4b 	bl	80030a8 <LL_ADC_IsEnabled>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d14d      	bne.n	80044b4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689a      	ldr	r2, [r3, #8]
 800441e:	4b28      	ldr	r3, [pc, #160]	; (80044c0 <ADC_Enable+0xc0>)
 8004420:	4013      	ands	r3, r2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00d      	beq.n	8004442 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800442a:	f043 0210 	orr.w	r2, r3, #16
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004436:	f043 0201 	orr.w	r2, r3, #1
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e039      	b.n	80044b6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f7fe fe1a 	bl	8003080 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800444c:	f7fe fc08 	bl	8002c60 <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004452:	e028      	b.n	80044a6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4618      	mov	r0, r3
 800445a:	f7fe fe25 	bl	80030a8 <LL_ADC_IsEnabled>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d104      	bne.n	800446e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe fe09 	bl	8003080 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800446e:	f7fe fbf7 	bl	8002c60 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d914      	bls.n	80044a6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b01      	cmp	r3, #1
 8004488:	d00d      	beq.n	80044a6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448e:	f043 0210 	orr.w	r2, r3, #16
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800449a:	f043 0201 	orr.w	r2, r3, #1
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e007      	b.n	80044b6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d1cf      	bne.n	8004454 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	8000003f 	.word	0x8000003f

080044c4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d14b      	bne.n	8004576 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d021      	beq.n	800453c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7fe fcaf 	bl	8002e60 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d032      	beq.n	800456e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d12b      	bne.n	800456e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d11f      	bne.n	800456e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004532:	f043 0201 	orr.w	r2, r3, #1
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	65da      	str	r2, [r3, #92]	; 0x5c
 800453a:	e018      	b.n	800456e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d111      	bne.n	800456e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800454e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d105      	bne.n	800456e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	f043 0201 	orr.w	r2, r3, #1
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f7ff fade 	bl	8003b30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004574:	e00e      	b.n	8004594 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f7ff faf2 	bl	8003b6c <HAL_ADC_ErrorCallback>
}
 8004588:	e004      	b.n	8004594 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	4798      	blx	r3
}
 8004594:	bf00      	nop
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f7ff faca 	bl	8003b44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045b0:	bf00      	nop
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d6:	f043 0204 	orr.w	r2, r3, #4
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f7ff fac4 	bl	8003b6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <LL_ADC_SetCommonPathInternalCh>:
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	609a      	str	r2, [r3, #8]
}
 8004606:	bf00      	nop
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <LL_ADC_GetCommonPathInternalCh>:
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004622:	4618      	mov	r0, r3
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <LL_ADC_SetOffset>:
{
 8004630:	b480      	push	{r7}
 8004632:	b087      	sub	sp, #28
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3360      	adds	r3, #96	; 0x60
 8004642:	461a      	mov	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b08      	ldr	r3, [pc, #32]	; (8004674 <LL_ADC_SetOffset+0x44>)
 8004652:	4013      	ands	r3, r2
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	4313      	orrs	r3, r2
 8004660:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	601a      	str	r2, [r3, #0]
}
 8004668:	bf00      	nop
 800466a:	371c      	adds	r7, #28
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	03fff000 	.word	0x03fff000

08004678 <LL_ADC_GetOffsetChannel>:
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3360      	adds	r3, #96	; 0x60
 8004686:	461a      	mov	r2, r3
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004698:	4618      	mov	r0, r3
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <LL_ADC_SetOffsetState>:
{
 80046a4:	b480      	push	{r7}
 80046a6:	b087      	sub	sp, #28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3360      	adds	r3, #96	; 0x60
 80046b4:	461a      	mov	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4413      	add	r3, r2
 80046bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	431a      	orrs	r2, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	601a      	str	r2, [r3, #0]
}
 80046ce:	bf00      	nop
 80046d0:	371c      	adds	r7, #28
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <LL_ADC_SetOffsetSign>:
{
 80046da:	b480      	push	{r7}
 80046dc:	b087      	sub	sp, #28
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	3360      	adds	r3, #96	; 0x60
 80046ea:	461a      	mov	r2, r3
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4413      	add	r3, r2
 80046f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	431a      	orrs	r2, r3
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	601a      	str	r2, [r3, #0]
}
 8004704:	bf00      	nop
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <LL_ADC_SetOffsetSaturation>:
{
 8004710:	b480      	push	{r7}
 8004712:	b087      	sub	sp, #28
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3360      	adds	r3, #96	; 0x60
 8004720:	461a      	mov	r2, r3
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	4413      	add	r3, r2
 8004728:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	431a      	orrs	r2, r3
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	601a      	str	r2, [r3, #0]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	615a      	str	r2, [r3, #20]
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <LL_ADC_INJ_GetTrigAuto>:
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 800477c:	4618      	mov	r0, r3
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <LL_ADC_SetChannelSamplingTime>:
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3314      	adds	r3, #20
 8004798:	461a      	mov	r2, r3
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	0e5b      	lsrs	r3, r3, #25
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	4413      	add	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	0d1b      	lsrs	r3, r3, #20
 80047b0:	f003 031f 	and.w	r3, r3, #31
 80047b4:	2107      	movs	r1, #7
 80047b6:	fa01 f303 	lsl.w	r3, r1, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	401a      	ands	r2, r3
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	0d1b      	lsrs	r3, r3, #20
 80047c2:	f003 031f 	and.w	r3, r3, #31
 80047c6:	6879      	ldr	r1, [r7, #4]
 80047c8:	fa01 f303 	lsl.w	r3, r1, r3
 80047cc:	431a      	orrs	r2, r3
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	601a      	str	r2, [r3, #0]
}
 80047d2:	bf00      	nop
 80047d4:	371c      	adds	r7, #28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
	...

080047e0 <LL_ADC_SetChannelSingleDiff>:
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a0f      	ldr	r2, [pc, #60]	; (800482c <LL_ADC_SetChannelSingleDiff+0x4c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d10a      	bne.n	800480a <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004800:	431a      	orrs	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004808:	e00a      	b.n	8004820 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004816:	43db      	mvns	r3, r3
 8004818:	401a      	ands	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004820:	bf00      	nop
 8004822:	3714      	adds	r7, #20
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	407f0000 	.word	0x407f0000

08004830 <LL_ADC_GetMultimode>:
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f003 031f 	and.w	r3, r3, #31
}
 8004840:	4618      	mov	r0, r3
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <LL_ADC_IsEnabled>:
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b01      	cmp	r3, #1
 800485e:	d101      	bne.n	8004864 <LL_ADC_IsEnabled+0x18>
 8004860:	2301      	movs	r3, #1
 8004862:	e000      	b.n	8004866 <LL_ADC_IsEnabled+0x1a>
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <LL_ADC_REG_IsConversionOngoing>:
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b04      	cmp	r3, #4
 8004884:	d101      	bne.n	800488a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <LL_ADC_INJ_StartConversion>:
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80048ac:	f043 0208 	orr.w	r2, r3, #8
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	609a      	str	r2, [r3, #8]
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <LL_ADC_INJ_IsConversionOngoing>:
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 0308 	and.w	r3, r3, #8
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d101      	bne.n	80048d8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
	...

080048e8 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048f8:	d004      	beq.n	8004904 <HAL_ADCEx_InjectedStart_IT+0x1c>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a78      	ldr	r2, [pc, #480]	; (8004ae0 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_ADCEx_InjectedStart_IT+0x20>
 8004904:	4b77      	ldr	r3, [pc, #476]	; (8004ae4 <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 8004906:	e000      	b.n	800490a <HAL_ADCEx_InjectedStart_IT+0x22>
 8004908:	4b77      	ldr	r3, [pc, #476]	; (8004ae8 <HAL_ADCEx_InjectedStart_IT+0x200>)
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff ff90 	bl	8004830 <LL_ADC_GetMultimode>
 8004910:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4618      	mov	r0, r3
 8004918:	f7ff ffd2 	bl	80048c0 <LL_ADC_INJ_IsConversionOngoing>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 8004922:	2302      	movs	r3, #2
 8004924:	e0d8      	b.n	8004ad8 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004930:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004938:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10a      	bne.n	8004956 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d107      	bne.n	8004956 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494a:	f043 0220 	orr.w	r2, r3, #32
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e0c0      	b.n	8004ad8 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_ADCEx_InjectedStart_IT+0x7c>
 8004960:	2302      	movs	r3, #2
 8004962:	e0b9      	b.n	8004ad8 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7ff fd47 	bl	8004400 <ADC_Enable>
 8004972:	4603      	mov	r3, r0
 8004974:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	2b00      	cmp	r3, #0
 800497a:	f040 80a8 	bne.w	8004ace <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004986:	2b00      	cmp	r3, #0
 8004988:	d006      	beq.n	8004998 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	f023 0208 	bic.w	r2, r3, #8
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	661a      	str	r2, [r3, #96]	; 0x60
 8004996:	e002      	b.n	800499e <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80049a6:	f023 0301 	bic.w	r3, r3, #1
 80049aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a4a      	ldr	r2, [pc, #296]	; (8004ae0 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d009      	beq.n	80049d0 <HAL_ADCEx_InjectedStart_IT+0xe8>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a4a      	ldr	r2, [pc, #296]	; (8004aec <HAL_ADCEx_InjectedStart_IT+0x204>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d002      	beq.n	80049cc <HAL_ADCEx_InjectedStart_IT+0xe4>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	e003      	b.n	80049d4 <HAL_ADCEx_InjectedStart_IT+0xec>
 80049cc:	4b48      	ldr	r3, [pc, #288]	; (8004af0 <HAL_ADCEx_InjectedStart_IT+0x208>)
 80049ce:	e001      	b.n	80049d4 <HAL_ADCEx_InjectedStart_IT+0xec>
 80049d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6812      	ldr	r2, [r2, #0]
 80049d8:	4293      	cmp	r3, r2
 80049da:	d002      	beq.n	80049e2 <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d105      	bne.n	80049ee <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2260      	movs	r2, #96	; 0x60
 80049f4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d007      	beq.n	8004a1c <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a1a:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d110      	bne.n	8004a46 <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0220 	bic.w	r2, r2, #32
 8004a32:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a42:	605a      	str	r2, [r3, #4]
          break;
 8004a44:	e010      	b.n	8004a68 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a54:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0220 	orr.w	r2, r2, #32
 8004a64:	605a      	str	r2, [r3, #4]
          break;
 8004a66:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a1c      	ldr	r2, [pc, #112]	; (8004ae0 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d009      	beq.n	8004a86 <HAL_ADCEx_InjectedStart_IT+0x19e>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a1d      	ldr	r2, [pc, #116]	; (8004aec <HAL_ADCEx_InjectedStart_IT+0x204>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d002      	beq.n	8004a82 <HAL_ADCEx_InjectedStart_IT+0x19a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	e003      	b.n	8004a8a <HAL_ADCEx_InjectedStart_IT+0x1a2>
 8004a82:	4b1b      	ldr	r3, [pc, #108]	; (8004af0 <HAL_ADCEx_InjectedStart_IT+0x208>)
 8004a84:	e001      	b.n	8004a8a <HAL_ADCEx_InjectedStart_IT+0x1a2>
 8004a86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	6812      	ldr	r2, [r2, #0]
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d008      	beq.n	8004aa4 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2b06      	cmp	r3, #6
 8004a9c:	d002      	beq.n	8004aa4 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b07      	cmp	r3, #7
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff fe5f 	bl	800476c <LL_ADC_INJ_GetTrigAuto>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d110      	bne.n	8004ad6 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff feed 	bl	8004898 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004abe:	e00a      	b.n	8004ad6 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	65da      	str	r2, [r3, #92]	; 0x5c
 8004acc:	e003      	b.n	8004ad6 <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	50000100 	.word	0x50000100
 8004ae4:	50000300 	.word	0x50000300
 8004ae8:	50000700 	.word	0x50000700
 8004aec:	50000500 	.word	0x50000500
 8004af0:	50000400 	.word	0x50000400

08004af4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b0b6      	sub	sp, #216	; 0xd8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b62:	2300      	movs	r3, #0
 8004b64:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d102      	bne.n	8004b82 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	f000 bcfd 	b.w	800557c <HAL_ADCEx_InjectedConfigChannel+0xa24>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d130      	bne.n	8004bfc <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b09      	cmp	r3, #9
 8004ba0:	d179      	bne.n	8004c96 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d010      	beq.n	8004bcc <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	0e9b      	lsrs	r3, r3, #26
 8004bb0:	025b      	lsls	r3, r3, #9
 8004bb2:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bba:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8004bbe:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004bca:	e007      	b.n	8004bdc <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	025b      	lsls	r3, r3, #9
 8004bd4:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8004bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004be2:	4b84      	ldr	r3, [pc, #528]	; (8004df4 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6812      	ldr	r2, [r2, #0]
 8004bea:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004bf8:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004bfa:	e04c      	b.n	8004c96 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d11d      	bne.n	8004c40 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	6a1a      	ldr	r2, [r3, #32]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00d      	beq.n	8004c36 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c24:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8004c28:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c34:	e004      	b.n	8004c40 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	0e9b      	lsrs	r3, r3, #26
 8004c46:	f003 021f 	and.w	r2, r3, #31
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c64:	1e5a      	subs	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004c6e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d10a      	bne.n	8004c96 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c86:	4b5b      	ldr	r3, [pc, #364]	; (8004df4 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004c88:	4013      	ands	r3, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6812      	ldr	r2, [r2, #0]
 8004c92:	430b      	orrs	r3, r1
 8004c94:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fe10 	bl	80048c0 <LL_ADC_INJ_IsConversionOngoing>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d124      	bne.n	8004cf0 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d112      	bne.n	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004cc0:	055a      	lsls	r2, r3, #21
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004cc8:	051b      	lsls	r3, r3, #20
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	60da      	str	r2, [r3, #12]
 8004cd4:	e00c      	b.n	8004cf0 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004ce6:	055a      	lsls	r2, r3, #21
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff fdbc 	bl	8004872 <LL_ADC_REG_IsConversionOngoing>
 8004cfa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff fddc 	bl	80048c0 <LL_ADC_INJ_IsConversionOngoing>
 8004d08:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f040 822e 	bne.w	8005172 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f040 8229 	bne.w	8005172 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d116      	bne.n	8004d5e <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d108      	bne.n	8004d4c <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004d48:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004d4a:	e01f      	b.n	8004d8c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004d5a:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004d5c:	e016      	b.n	8004d8c <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d109      	bne.n	8004d7c <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6c:	f043 0220 	orr.w	r2, r3, #32
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004d7a:	e007      	b.n	8004d8c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004d8a:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d110      	bne.n	8004db8 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	430b      	orrs	r3, r1
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0202 	orr.w	r2, r2, #2
 8004db4:	611a      	str	r2, [r3, #16]
 8004db6:	e007      	b.n	8004dc8 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691a      	ldr	r2, [r3, #16]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0202 	bic.w	r2, r2, #2
 8004dc6:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004dd0:	d112      	bne.n	8004df8 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	4619      	mov	r1, r3
 8004dde:	f7ff fcd3 	bl	8004788 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7ff fcab 	bl	8004746 <LL_ADC_SetSamplingTimeCommonConfig>
 8004df0:	e011      	b.n	8004e16 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004df2:	bf00      	nop
 8004df4:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6818      	ldr	r0, [r3, #0]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	6819      	ldr	r1, [r3, #0]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	461a      	mov	r2, r3
 8004e06:	f7ff fcbf 	bl	8004788 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2100      	movs	r1, #0
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7ff fc98 	bl	8004746 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	695a      	ldr	r2, [r3, #20]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	08db      	lsrs	r3, r3, #3
 8004e22:	f003 0303 	and.w	r3, r3, #3
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d022      	beq.n	8004e7e <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6818      	ldr	r0, [r3, #0]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	6919      	ldr	r1, [r3, #16]
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e48:	f7ff fbf2 	bl	8004630 <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6818      	ldr	r0, [r3, #0]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	6919      	ldr	r1, [r3, #16]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	461a      	mov	r2, r3
 8004e5a:	f7ff fc3e 	bl	80046da <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6818      	ldr	r0, [r3, #0]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d102      	bne.n	8004e74 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8004e6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e72:	e000      	b.n	8004e76 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004e74:	2300      	movs	r3, #0
 8004e76:	461a      	mov	r2, r3
 8004e78:	f7ff fc4a 	bl	8004710 <LL_ADC_SetOffsetSaturation>
 8004e7c:	e179      	b.n	8005172 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2100      	movs	r1, #0
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff fbf7 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d10a      	bne.n	8004eaa <HAL_ADCEx_InjectedConfigChannel+0x352>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2100      	movs	r1, #0
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7ff fbec 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	0e9b      	lsrs	r3, r3, #26
 8004ea4:	f003 021f 	and.w	r2, r3, #31
 8004ea8:	e01e      	b.n	8004ee8 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7ff fbe1 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004ec0:	fa93 f3a3 	rbit	r3, r3
 8004ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8004ec8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ecc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8004ed0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004ed8:	2320      	movs	r3, #32
 8004eda:	e004      	b.n	8004ee6 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004edc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004ee0:	fab3 f383 	clz	r3, r3
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d105      	bne.n	8004f00 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	0e9b      	lsrs	r3, r3, #26
 8004efa:	f003 031f 	and.w	r3, r3, #31
 8004efe:	e018      	b.n	8004f32 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f0c:	fa93 f3a3 	rbit	r3, r3
 8004f10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004f14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004f1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004f24:	2320      	movs	r3, #32
 8004f26:	e004      	b.n	8004f32 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004f28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f2c:	fab3 f383 	clz	r3, r3
 8004f30:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d106      	bne.n	8004f44 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff fbb0 	bl	80046a4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2101      	movs	r1, #1
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fb94 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004f50:	4603      	mov	r3, r0
 8004f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10a      	bne.n	8004f70 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2101      	movs	r1, #1
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7ff fb89 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004f66:	4603      	mov	r3, r0
 8004f68:	0e9b      	lsrs	r3, r3, #26
 8004f6a:	f003 021f 	and.w	r2, r3, #31
 8004f6e:	e01e      	b.n	8004fae <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2101      	movs	r1, #1
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fb7e 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f86:	fa93 f3a3 	rbit	r3, r3
 8004f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004f8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004f9e:	2320      	movs	r3, #32
 8004fa0:	e004      	b.n	8004fac <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004fa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004fa6:	fab3 f383 	clz	r3, r3
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d105      	bne.n	8004fc6 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	0e9b      	lsrs	r3, r3, #26
 8004fc0:	f003 031f 	and.w	r3, r3, #31
 8004fc4:	e018      	b.n	8004ff8 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004fd2:	fa93 f3a3 	rbit	r3, r3
 8004fd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004fda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004fde:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004fe2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004fea:	2320      	movs	r3, #32
 8004fec:	e004      	b.n	8004ff8 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004fee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d106      	bne.n	800500a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2200      	movs	r2, #0
 8005002:	2101      	movs	r1, #1
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fb4d 	bl	80046a4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2102      	movs	r1, #2
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fb31 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8005016:	4603      	mov	r3, r0
 8005018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2102      	movs	r1, #2
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff fb26 	bl	8004678 <LL_ADC_GetOffsetChannel>
 800502c:	4603      	mov	r3, r0
 800502e:	0e9b      	lsrs	r3, r3, #26
 8005030:	f003 021f 	and.w	r2, r3, #31
 8005034:	e01e      	b.n	8005074 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2102      	movs	r1, #2
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff fb1b 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8005042:	4603      	mov	r3, r0
 8005044:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800504c:	fa93 f3a3 	rbit	r3, r3
 8005050:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005054:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005058:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 800505c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005064:	2320      	movs	r3, #32
 8005066:	e004      	b.n	8005072 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005068:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800506c:	fab3 f383 	clz	r3, r3
 8005070:	b2db      	uxtb	r3, r3
 8005072:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <HAL_ADCEx_InjectedConfigChannel+0x534>
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	0e9b      	lsrs	r3, r3, #26
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	e014      	b.n	80050b6 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800509a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800509c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80050a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 80050a8:	2320      	movs	r3, #32
 80050aa:	e004      	b.n	80050b6 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 80050ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050b0:	fab3 f383 	clz	r3, r3
 80050b4:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d106      	bne.n	80050c8 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2200      	movs	r2, #0
 80050c0:	2102      	movs	r1, #2
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff faee 	bl	80046a4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2103      	movs	r1, #3
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff fad2 	bl	8004678 <LL_ADC_GetOffsetChannel>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10a      	bne.n	80050f4 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2103      	movs	r1, #3
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7ff fac7 	bl	8004678 <LL_ADC_GetOffsetChannel>
 80050ea:	4603      	mov	r3, r0
 80050ec:	0e9b      	lsrs	r3, r3, #26
 80050ee:	f003 021f 	and.w	r2, r3, #31
 80050f2:	e017      	b.n	8005124 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2103      	movs	r1, #3
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7ff fabc 	bl	8004678 <LL_ADC_GetOffsetChannel>
 8005100:	4603      	mov	r3, r0
 8005102:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005104:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005106:	fa93 f3a3 	rbit	r3, r3
 800510a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800510c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800510e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005110:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8005116:	2320      	movs	r3, #32
 8005118:	e003      	b.n	8005122 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800511a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800511c:	fab3 f383 	clz	r3, r3
 8005120:	b2db      	uxtb	r3, r3
 8005122:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800512c:	2b00      	cmp	r3, #0
 800512e:	d105      	bne.n	800513c <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	0e9b      	lsrs	r3, r3, #26
 8005136:	f003 031f 	and.w	r3, r3, #31
 800513a:	e011      	b.n	8005160 <HAL_ADCEx_InjectedConfigChannel+0x608>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005142:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005144:	fa93 f3a3 	rbit	r3, r3
 8005148:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800514a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800514c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800514e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8005154:	2320      	movs	r3, #32
 8005156:	e003      	b.n	8005160 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8005158:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800515a:	fab3 f383 	clz	r3, r3
 800515e:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005160:	429a      	cmp	r2, r3
 8005162:	d106      	bne.n	8005172 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2200      	movs	r2, #0
 800516a:	2103      	movs	r1, #3
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff fa99 	bl	80046a4 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff fb68 	bl	800484c <LL_ADC_IsEnabled>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	f040 813d 	bne.w	80053fe <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	6819      	ldr	r1, [r3, #0]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	461a      	mov	r2, r3
 8005192:	f7ff fb25 	bl	80047e0 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	4aa2      	ldr	r2, [pc, #648]	; (8005424 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 800519c:	4293      	cmp	r3, r2
 800519e:	f040 812e 	bne.w	80053fe <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <HAL_ADCEx_InjectedConfigChannel+0x672>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	0e9b      	lsrs	r3, r3, #26
 80051b8:	3301      	adds	r3, #1
 80051ba:	f003 031f 	and.w	r3, r3, #31
 80051be:	2b09      	cmp	r3, #9
 80051c0:	bf94      	ite	ls
 80051c2:	2301      	movls	r3, #1
 80051c4:	2300      	movhi	r3, #0
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	e019      	b.n	80051fe <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051d2:	fa93 f3a3 	rbit	r3, r3
 80051d6:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80051d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051da:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80051dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 80051e2:	2320      	movs	r3, #32
 80051e4:	e003      	b.n	80051ee <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 80051e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051e8:	fab3 f383 	clz	r3, r3
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	3301      	adds	r3, #1
 80051f0:	f003 031f 	and.w	r3, r3, #31
 80051f4:	2b09      	cmp	r3, #9
 80051f6:	bf94      	ite	ls
 80051f8:	2301      	movls	r3, #1
 80051fa:	2300      	movhi	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d079      	beq.n	80052f6 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800520a:	2b00      	cmp	r3, #0
 800520c:	d107      	bne.n	800521e <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	0e9b      	lsrs	r3, r3, #26
 8005214:	3301      	adds	r3, #1
 8005216:	069b      	lsls	r3, r3, #26
 8005218:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800521c:	e015      	b.n	800524a <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005224:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005226:	fa93 f3a3 	rbit	r3, r3
 800522a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800522c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800522e:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005230:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8005236:	2320      	movs	r3, #32
 8005238:	e003      	b.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 800523a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800523c:	fab3 f383 	clz	r3, r3
 8005240:	b2db      	uxtb	r3, r3
 8005242:	3301      	adds	r3, #1
 8005244:	069b      	lsls	r3, r3, #26
 8005246:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <HAL_ADCEx_InjectedConfigChannel+0x712>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	0e9b      	lsrs	r3, r3, #26
 800525c:	3301      	adds	r3, #1
 800525e:	f003 031f 	and.w	r3, r3, #31
 8005262:	2101      	movs	r1, #1
 8005264:	fa01 f303 	lsl.w	r3, r1, r3
 8005268:	e017      	b.n	800529a <HAL_ADCEx_InjectedConfigChannel+0x742>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005272:	fa93 f3a3 	rbit	r3, r3
 8005276:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800527a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800527c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8005282:	2320      	movs	r3, #32
 8005284:	e003      	b.n	800528e <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8005286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005288:	fab3 f383 	clz	r3, r3
 800528c:	b2db      	uxtb	r3, r3
 800528e:	3301      	adds	r3, #1
 8005290:	f003 031f 	and.w	r3, r3, #31
 8005294:	2101      	movs	r1, #1
 8005296:	fa01 f303 	lsl.w	r3, r1, r3
 800529a:	ea42 0103 	orr.w	r1, r2, r3
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <HAL_ADCEx_InjectedConfigChannel+0x768>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	0e9b      	lsrs	r3, r3, #26
 80052b0:	3301      	adds	r3, #1
 80052b2:	f003 021f 	and.w	r2, r3, #31
 80052b6:	4613      	mov	r3, r2
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	4413      	add	r3, r2
 80052bc:	051b      	lsls	r3, r3, #20
 80052be:	e018      	b.n	80052f2 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c8:	fa93 f3a3 	rbit	r3, r3
 80052cc:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80052ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80052d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 80052d8:	2320      	movs	r3, #32
 80052da:	e003      	b.n	80052e4 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 80052dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052de:	fab3 f383 	clz	r3, r3
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	3301      	adds	r3, #1
 80052e6:	f003 021f 	and.w	r2, r3, #31
 80052ea:	4613      	mov	r3, r2
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	4413      	add	r3, r2
 80052f0:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052f2:	430b      	orrs	r3, r1
 80052f4:	e07e      	b.n	80053f4 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d107      	bne.n	8005312 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	0e9b      	lsrs	r3, r3, #26
 8005308:	3301      	adds	r3, #1
 800530a:	069b      	lsls	r3, r3, #26
 800530c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005310:	e015      	b.n	800533e <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531a:	fa93 f3a3 	rbit	r3, r3
 800531e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005322:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800532a:	2320      	movs	r3, #32
 800532c:	e003      	b.n	8005336 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 800532e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005330:	fab3 f383 	clz	r3, r3
 8005334:	b2db      	uxtb	r3, r3
 8005336:	3301      	adds	r3, #1
 8005338:	069b      	lsls	r3, r3, #26
 800533a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005346:	2b00      	cmp	r3, #0
 8005348:	d109      	bne.n	800535e <HAL_ADCEx_InjectedConfigChannel+0x806>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	0e9b      	lsrs	r3, r3, #26
 8005350:	3301      	adds	r3, #1
 8005352:	f003 031f 	and.w	r3, r3, #31
 8005356:	2101      	movs	r1, #1
 8005358:	fa01 f303 	lsl.w	r3, r1, r3
 800535c:	e017      	b.n	800538e <HAL_ADCEx_InjectedConfigChannel+0x836>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	fa93 f3a3 	rbit	r3, r3
 800536a:	61bb      	str	r3, [r7, #24]
  return result;
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8005376:	2320      	movs	r3, #32
 8005378:	e003      	b.n	8005382 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	fab3 f383 	clz	r3, r3
 8005380:	b2db      	uxtb	r3, r3
 8005382:	3301      	adds	r3, #1
 8005384:	f003 031f 	and.w	r3, r3, #31
 8005388:	2101      	movs	r1, #1
 800538a:	fa01 f303 	lsl.w	r3, r1, r3
 800538e:	ea42 0103 	orr.w	r1, r2, r3
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10d      	bne.n	80053ba <HAL_ADCEx_InjectedConfigChannel+0x862>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	0e9b      	lsrs	r3, r3, #26
 80053a4:	3301      	adds	r3, #1
 80053a6:	f003 021f 	and.w	r2, r3, #31
 80053aa:	4613      	mov	r3, r2
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	4413      	add	r3, r2
 80053b0:	3b1e      	subs	r3, #30
 80053b2:	051b      	lsls	r3, r3, #20
 80053b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80053b8:	e01b      	b.n	80053f2 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	fa93 f3a3 	rbit	r3, r3
 80053c6:	60fb      	str	r3, [r7, #12]
  return result;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 80053d2:	2320      	movs	r3, #32
 80053d4:	e003      	b.n	80053de <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	fab3 f383 	clz	r3, r3
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	3301      	adds	r3, #1
 80053e0:	f003 021f 	and.w	r2, r3, #31
 80053e4:	4613      	mov	r3, r2
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	4413      	add	r3, r2
 80053ea:	3b1e      	subs	r3, #30
 80053ec:	051b      	lsls	r3, r3, #20
 80053ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053f2:	430b      	orrs	r3, r1
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	6892      	ldr	r2, [r2, #8]
 80053f8:	4619      	mov	r1, r3
 80053fa:	f7ff f9c5 	bl	8004788 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	4b09      	ldr	r3, [pc, #36]	; (8005428 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8005404:	4013      	ands	r3, r2
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 80b2 	beq.w	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005414:	d004      	beq.n	8005420 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a04      	ldr	r2, [pc, #16]	; (800542c <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d109      	bne.n	8005434 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8005420:	4b03      	ldr	r3, [pc, #12]	; (8005430 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8005422:	e008      	b.n	8005436 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8005424:	407f0000 	.word	0x407f0000
 8005428:	80080000 	.word	0x80080000
 800542c:	50000100 	.word	0x50000100
 8005430:	50000300 	.word	0x50000300
 8005434:	4b53      	ldr	r3, [pc, #332]	; (8005584 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff f8eb 	bl	8004612 <LL_ADC_GetCommonPathInternalCh>
 800543c:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a50      	ldr	r2, [pc, #320]	; (8005588 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d004      	beq.n	8005454 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a4f      	ldr	r2, [pc, #316]	; (800558c <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d139      	bne.n	80054c8 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005454:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005458:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d133      	bne.n	80054c8 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005468:	d004      	beq.n	8005474 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a48      	ldr	r2, [pc, #288]	; (8005590 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d17a      	bne.n	800556a <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800547c:	d004      	beq.n	8005488 <HAL_ADCEx_InjectedConfigChannel+0x930>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a44      	ldr	r2, [pc, #272]	; (8005594 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d101      	bne.n	800548c <HAL_ADCEx_InjectedConfigChannel+0x934>
 8005488:	4a43      	ldr	r2, [pc, #268]	; (8005598 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800548a:	e000      	b.n	800548e <HAL_ADCEx_InjectedConfigChannel+0x936>
 800548c:	4a3d      	ldr	r2, [pc, #244]	; (8005584 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800548e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005492:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005496:	4619      	mov	r1, r3
 8005498:	4610      	mov	r0, r2
 800549a:	f7ff f8a7 	bl	80045ec <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800549e:	4b3f      	ldr	r3, [pc, #252]	; (800559c <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	099b      	lsrs	r3, r3, #6
 80054a4:	4a3e      	ldr	r2, [pc, #248]	; (80055a0 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 80054a6:	fba2 2303 	umull	r2, r3, r2, r3
 80054aa:	099a      	lsrs	r2, r3, #6
 80054ac:	4613      	mov	r3, r2
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	3318      	adds	r3, #24
 80054b6:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80054b8:	e002      	b.n	80054c0 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	3b01      	subs	r3, #1
 80054be:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1f9      	bne.n	80054ba <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054c6:	e050      	b.n	800556a <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a35      	ldr	r2, [pc, #212]	; (80055a4 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d125      	bne.n	800551e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80054d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80054d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d11f      	bne.n	800551e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a2c      	ldr	r2, [pc, #176]	; (8005594 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d104      	bne.n	80054f2 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a2e      	ldr	r2, [pc, #184]	; (80055a8 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d03d      	beq.n	800556e <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054fa:	d004      	beq.n	8005506 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a24      	ldr	r2, [pc, #144]	; (8005594 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d101      	bne.n	800550a <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8005506:	4a24      	ldr	r2, [pc, #144]	; (8005598 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005508:	e000      	b.n	800550c <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 800550a:	4a1e      	ldr	r2, [pc, #120]	; (8005584 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800550c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005510:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005514:	4619      	mov	r1, r3
 8005516:	4610      	mov	r0, r2
 8005518:	f7ff f868 	bl	80045ec <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800551c:	e027      	b.n	800556e <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a22      	ldr	r2, [pc, #136]	; (80055ac <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d123      	bne.n	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005528:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800552c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d11d      	bne.n	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a16      	ldr	r2, [pc, #88]	; (8005594 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d018      	beq.n	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005546:	d004      	beq.n	8005552 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a11      	ldr	r2, [pc, #68]	; (8005594 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d101      	bne.n	8005556 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8005552:	4a11      	ldr	r2, [pc, #68]	; (8005598 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005554:	e000      	b.n	8005558 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 8005556:	4a0b      	ldr	r2, [pc, #44]	; (8005584 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005558:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800555c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005560:	4619      	mov	r1, r3
 8005562:	4610      	mov	r0, r2
 8005564:	f7ff f842 	bl	80045ec <LL_ADC_SetCommonPathInternalCh>
 8005568:	e002      	b.n	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800556a:	bf00      	nop
 800556c:	e000      	b.n	8005570 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800556e:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005578:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800557c:	4618      	mov	r0, r3
 800557e:	37d8      	adds	r7, #216	; 0xd8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	50000700 	.word	0x50000700
 8005588:	c3210000 	.word	0xc3210000
 800558c:	90c00010 	.word	0x90c00010
 8005590:	50000600 	.word	0x50000600
 8005594:	50000100 	.word	0x50000100
 8005598:	50000300 	.word	0x50000300
 800559c:	20000000 	.word	0x20000000
 80055a0:	053e2d63 	.word	0x053e2d63
 80055a4:	c7520000 	.word	0xc7520000
 80055a8:	50000500 	.word	0x50000500
 80055ac:	cb840000 	.word	0xcb840000

080055b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80055b0:	b590      	push	{r4, r7, lr}
 80055b2:	b0a1      	sub	sp, #132	; 0x84
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d101      	bne.n	80055ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e0e7      	b.n	800579e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80055d6:	2300      	movs	r3, #0
 80055d8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80055da:	2300      	movs	r3, #0
 80055dc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80055e6:	d102      	bne.n	80055ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80055e8:	4b6f      	ldr	r3, [pc, #444]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80055ea:	60bb      	str	r3, [r7, #8]
 80055ec:	e009      	b.n	8005602 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a6e      	ldr	r2, [pc, #440]	; (80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d102      	bne.n	80055fe <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80055f8:	4b6d      	ldr	r3, [pc, #436]	; (80057b0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80055fa:	60bb      	str	r3, [r7, #8]
 80055fc:	e001      	b.n	8005602 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80055fe:	2300      	movs	r3, #0
 8005600:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10b      	bne.n	8005620 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560c:	f043 0220 	orr.w	r2, r3, #32
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e0be      	b.n	800579e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff f925 	bl	8004872 <LL_ADC_REG_IsConversionOngoing>
 8005628:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4618      	mov	r0, r3
 8005630:	f7ff f91f 	bl	8004872 <LL_ADC_REG_IsConversionOngoing>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	f040 80a0 	bne.w	800577c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800563c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800563e:	2b00      	cmp	r3, #0
 8005640:	f040 809c 	bne.w	800577c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800564c:	d004      	beq.n	8005658 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a55      	ldr	r2, [pc, #340]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d101      	bne.n	800565c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005658:	4b56      	ldr	r3, [pc, #344]	; (80057b4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800565a:	e000      	b.n	800565e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800565c:	4b56      	ldr	r3, [pc, #344]	; (80057b8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800565e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d04b      	beq.n	8005700 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005668:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	6859      	ldr	r1, [r3, #4]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800567a:	035b      	lsls	r3, r3, #13
 800567c:	430b      	orrs	r3, r1
 800567e:	431a      	orrs	r2, r3
 8005680:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005682:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800568c:	d004      	beq.n	8005698 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a45      	ldr	r2, [pc, #276]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d10f      	bne.n	80056b8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005698:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800569c:	f7ff f8d6 	bl	800484c <LL_ADC_IsEnabled>
 80056a0:	4604      	mov	r4, r0
 80056a2:	4841      	ldr	r0, [pc, #260]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80056a4:	f7ff f8d2 	bl	800484c <LL_ADC_IsEnabled>
 80056a8:	4603      	mov	r3, r0
 80056aa:	4323      	orrs	r3, r4
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	e012      	b.n	80056de <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80056b8:	483c      	ldr	r0, [pc, #240]	; (80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80056ba:	f7ff f8c7 	bl	800484c <LL_ADC_IsEnabled>
 80056be:	4604      	mov	r4, r0
 80056c0:	483b      	ldr	r0, [pc, #236]	; (80057b0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80056c2:	f7ff f8c3 	bl	800484c <LL_ADC_IsEnabled>
 80056c6:	4603      	mov	r3, r0
 80056c8:	431c      	orrs	r4, r3
 80056ca:	483c      	ldr	r0, [pc, #240]	; (80057bc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80056cc:	f7ff f8be 	bl	800484c <LL_ADC_IsEnabled>
 80056d0:	4603      	mov	r3, r0
 80056d2:	4323      	orrs	r3, r4
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	bf0c      	ite	eq
 80056d8:	2301      	moveq	r3, #1
 80056da:	2300      	movne	r3, #0
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d056      	beq.n	8005790 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80056e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80056ea:	f023 030f 	bic.w	r3, r3, #15
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	6811      	ldr	r1, [r2, #0]
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	6892      	ldr	r2, [r2, #8]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	431a      	orrs	r2, r3
 80056fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056fc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80056fe:	e047      	b.n	8005790 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005700:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005708:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800570a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005714:	d004      	beq.n	8005720 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a23      	ldr	r2, [pc, #140]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d10f      	bne.n	8005740 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005720:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005724:	f7ff f892 	bl	800484c <LL_ADC_IsEnabled>
 8005728:	4604      	mov	r4, r0
 800572a:	481f      	ldr	r0, [pc, #124]	; (80057a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800572c:	f7ff f88e 	bl	800484c <LL_ADC_IsEnabled>
 8005730:	4603      	mov	r3, r0
 8005732:	4323      	orrs	r3, r4
 8005734:	2b00      	cmp	r3, #0
 8005736:	bf0c      	ite	eq
 8005738:	2301      	moveq	r3, #1
 800573a:	2300      	movne	r3, #0
 800573c:	b2db      	uxtb	r3, r3
 800573e:	e012      	b.n	8005766 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005740:	481a      	ldr	r0, [pc, #104]	; (80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005742:	f7ff f883 	bl	800484c <LL_ADC_IsEnabled>
 8005746:	4604      	mov	r4, r0
 8005748:	4819      	ldr	r0, [pc, #100]	; (80057b0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800574a:	f7ff f87f 	bl	800484c <LL_ADC_IsEnabled>
 800574e:	4603      	mov	r3, r0
 8005750:	431c      	orrs	r4, r3
 8005752:	481a      	ldr	r0, [pc, #104]	; (80057bc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005754:	f7ff f87a 	bl	800484c <LL_ADC_IsEnabled>
 8005758:	4603      	mov	r3, r0
 800575a:	4323      	orrs	r3, r4
 800575c:	2b00      	cmp	r3, #0
 800575e:	bf0c      	ite	eq
 8005760:	2301      	moveq	r3, #1
 8005762:	2300      	movne	r3, #0
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d012      	beq.n	8005790 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800576a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005772:	f023 030f 	bic.w	r3, r3, #15
 8005776:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005778:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800577a:	e009      	b.n	8005790 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005780:	f043 0220 	orr.w	r2, r3, #32
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800578e:	e000      	b.n	8005792 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005790:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800579a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3784      	adds	r7, #132	; 0x84
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd90      	pop	{r4, r7, pc}
 80057a6:	bf00      	nop
 80057a8:	50000100 	.word	0x50000100
 80057ac:	50000400 	.word	0x50000400
 80057b0:	50000500 	.word	0x50000500
 80057b4:	50000300 	.word	0x50000300
 80057b8:	50000700 	.word	0x50000700
 80057bc:	50000600 	.word	0x50000600

080057c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f003 0307 	and.w	r3, r3, #7
 80057ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057d0:	4b0c      	ldr	r3, [pc, #48]	; (8005804 <__NVIC_SetPriorityGrouping+0x44>)
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057dc:	4013      	ands	r3, r2
 80057de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057f2:	4a04      	ldr	r2, [pc, #16]	; (8005804 <__NVIC_SetPriorityGrouping+0x44>)
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	60d3      	str	r3, [r2, #12]
}
 80057f8:	bf00      	nop
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr
 8005804:	e000ed00 	.word	0xe000ed00

08005808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800580c:	4b04      	ldr	r3, [pc, #16]	; (8005820 <__NVIC_GetPriorityGrouping+0x18>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	0a1b      	lsrs	r3, r3, #8
 8005812:	f003 0307 	and.w	r3, r3, #7
}
 8005816:	4618      	mov	r0, r3
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	e000ed00 	.word	0xe000ed00

08005824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	4603      	mov	r3, r0
 800582c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800582e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005832:	2b00      	cmp	r3, #0
 8005834:	db0b      	blt.n	800584e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005836:	79fb      	ldrb	r3, [r7, #7]
 8005838:	f003 021f 	and.w	r2, r3, #31
 800583c:	4907      	ldr	r1, [pc, #28]	; (800585c <__NVIC_EnableIRQ+0x38>)
 800583e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005842:	095b      	lsrs	r3, r3, #5
 8005844:	2001      	movs	r0, #1
 8005846:	fa00 f202 	lsl.w	r2, r0, r2
 800584a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800584e:	bf00      	nop
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	e000e100 	.word	0xe000e100

08005860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	6039      	str	r1, [r7, #0]
 800586a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800586c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005870:	2b00      	cmp	r3, #0
 8005872:	db0a      	blt.n	800588a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	b2da      	uxtb	r2, r3
 8005878:	490c      	ldr	r1, [pc, #48]	; (80058ac <__NVIC_SetPriority+0x4c>)
 800587a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800587e:	0112      	lsls	r2, r2, #4
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	440b      	add	r3, r1
 8005884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005888:	e00a      	b.n	80058a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	b2da      	uxtb	r2, r3
 800588e:	4908      	ldr	r1, [pc, #32]	; (80058b0 <__NVIC_SetPriority+0x50>)
 8005890:	79fb      	ldrb	r3, [r7, #7]
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	3b04      	subs	r3, #4
 8005898:	0112      	lsls	r2, r2, #4
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	440b      	add	r3, r1
 800589e:	761a      	strb	r2, [r3, #24]
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	e000e100 	.word	0xe000e100
 80058b0:	e000ed00 	.word	0xe000ed00

080058b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	; 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f1c3 0307 	rsb	r3, r3, #7
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	bf28      	it	cs
 80058d2:	2304      	movcs	r3, #4
 80058d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	3304      	adds	r3, #4
 80058da:	2b06      	cmp	r3, #6
 80058dc:	d902      	bls.n	80058e4 <NVIC_EncodePriority+0x30>
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	3b03      	subs	r3, #3
 80058e2:	e000      	b.n	80058e6 <NVIC_EncodePriority+0x32>
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058e8:	f04f 32ff 	mov.w	r2, #4294967295
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	fa02 f303 	lsl.w	r3, r2, r3
 80058f2:	43da      	mvns	r2, r3
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	401a      	ands	r2, r3
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	fa01 f303 	lsl.w	r3, r1, r3
 8005906:	43d9      	mvns	r1, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800590c:	4313      	orrs	r3, r2
         );
}
 800590e:	4618      	mov	r0, r3
 8005910:	3724      	adds	r7, #36	; 0x24
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
	...

0800591c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3b01      	subs	r3, #1
 8005928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800592c:	d301      	bcc.n	8005932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800592e:	2301      	movs	r3, #1
 8005930:	e00f      	b.n	8005952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005932:	4a0a      	ldr	r2, [pc, #40]	; (800595c <SysTick_Config+0x40>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3b01      	subs	r3, #1
 8005938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800593a:	210f      	movs	r1, #15
 800593c:	f04f 30ff 	mov.w	r0, #4294967295
 8005940:	f7ff ff8e 	bl	8005860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005944:	4b05      	ldr	r3, [pc, #20]	; (800595c <SysTick_Config+0x40>)
 8005946:	2200      	movs	r2, #0
 8005948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800594a:	4b04      	ldr	r3, [pc, #16]	; (800595c <SysTick_Config+0x40>)
 800594c:	2207      	movs	r2, #7
 800594e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	e000e010 	.word	0xe000e010

08005960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f7ff ff29 	bl	80057c0 <__NVIC_SetPriorityGrouping>
}
 800596e:	bf00      	nop
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005976:	b580      	push	{r7, lr}
 8005978:	b086      	sub	sp, #24
 800597a:	af00      	add	r7, sp, #0
 800597c:	4603      	mov	r3, r0
 800597e:	60b9      	str	r1, [r7, #8]
 8005980:	607a      	str	r2, [r7, #4]
 8005982:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005984:	f7ff ff40 	bl	8005808 <__NVIC_GetPriorityGrouping>
 8005988:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	6978      	ldr	r0, [r7, #20]
 8005990:	f7ff ff90 	bl	80058b4 <NVIC_EncodePriority>
 8005994:	4602      	mov	r2, r0
 8005996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599a:	4611      	mov	r1, r2
 800599c:	4618      	mov	r0, r3
 800599e:	f7ff ff5f 	bl	8005860 <__NVIC_SetPriority>
}
 80059a2:	bf00      	nop
 80059a4:	3718      	adds	r7, #24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b082      	sub	sp, #8
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	4603      	mov	r3, r0
 80059b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7ff ff33 	bl	8005824 <__NVIC_EnableIRQ>
}
 80059be:	bf00      	nop
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b082      	sub	sp, #8
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f7ff ffa4 	bl	800591c <SysTick_Config>
 80059d4:	4603      	mov	r3, r0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b082      	sub	sp, #8
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d101      	bne.n	80059f0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e014      	b.n	8005a1a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	791b      	ldrb	r3, [r3, #4]
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d105      	bne.n	8005a06 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7fc fd45 	bl	8002490 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b082      	sub	sp, #8
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	795b      	ldrb	r3, [r3, #5]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <HAL_DAC_Start+0x16>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e043      	b.n	8005ac0 <HAL_DAC_Start+0x9e>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2202      	movs	r2, #2
 8005a42:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6819      	ldr	r1, [r3, #0]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	f003 0310 	and.w	r3, r3, #16
 8005a50:	2201      	movs	r2, #1
 8005a52:	409a      	lsls	r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	f7fd f90b 	bl	8002c78 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10f      	bne.n	8005a88 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d11d      	bne.n	8005ab2 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	605a      	str	r2, [r3, #4]
 8005a86:	e014      	b.n	8005ab2 <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	f003 0310 	and.w	r3, r3, #16
 8005a98:	2102      	movs	r1, #2
 8005a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d107      	bne.n	8005ab2 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f042 0202 	orr.w	r2, r2, #2
 8005ab0:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
 8005ad4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d105      	bne.n	8005af8 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4413      	add	r3, r2
 8005af2:	3308      	adds	r3, #8
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	e004      	b.n	8005b02 <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4413      	add	r3, r2
 8005afe:	3314      	adds	r3, #20
 8005b00:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	461a      	mov	r2, r3
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	371c      	adds	r7, #28
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08a      	sub	sp, #40	; 0x28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	795b      	ldrb	r3, [r3, #5]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d101      	bne.n	8005b30 <HAL_DAC_ConfigChannel+0x18>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	e192      	b.n	8005e56 <HAL_DAC_ConfigChannel+0x33e>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2201      	movs	r2, #1
 8005b34:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2202      	movs	r2, #2
 8005b3a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d174      	bne.n	8005c2e <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b44:	f7fd f88c 	bl	8002c60 <HAL_GetTick>
 8005b48:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d134      	bne.n	8005bba <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b50:	e011      	b.n	8005b76 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b52:	f7fd f885 	bl	8002c60 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d90a      	bls.n	8005b76 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	f043 0208 	orr.w	r2, r3, #8
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2203      	movs	r2, #3
 8005b70:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e16f      	b.n	8005e56 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e6      	bne.n	8005b52 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8005b84:	2001      	movs	r0, #1
 8005b86:	f7fd f877 	bl	8002c78 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b92:	641a      	str	r2, [r3, #64]	; 0x40
 8005b94:	e01e      	b.n	8005bd4 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b96:	f7fd f863 	bl	8002c60 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d90a      	bls.n	8005bba <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	f043 0208 	orr.w	r2, r3, #8
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2203      	movs	r2, #3
 8005bb4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e14d      	b.n	8005e56 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	dbe8      	blt.n	8005b96 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	f7fd f857 	bl	8002c78 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005bd2:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f003 0310 	and.w	r3, r3, #16
 8005be0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005be4:	fa01 f303 	lsl.w	r3, r1, r3
 8005be8:	43db      	mvns	r3, r3
 8005bea:	ea02 0103 	and.w	r1, r2, r3
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f003 0310 	and.w	r3, r3, #16
 8005c0e:	21ff      	movs	r1, #255	; 0xff
 8005c10:	fa01 f303 	lsl.w	r3, r1, r3
 8005c14:	43db      	mvns	r3, r3
 8005c16:	ea02 0103 	and.w	r1, r2, r3
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f003 0310 	and.w	r3, r3, #16
 8005c24:	409a      	lsls	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d11d      	bne.n	8005c72 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f003 0310 	and.w	r3, r3, #16
 8005c44:	221f      	movs	r2, #31
 8005c46:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4a:	43db      	mvns	r3, r3
 8005c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c4e:	4013      	ands	r3, r2
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f003 0310 	and.w	r3, r3, #16
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	fa02 f303 	lsl.w	r3, r2, r3
 8005c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c66:	4313      	orrs	r3, r2
 8005c68:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c70:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c78:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f003 0310 	and.w	r3, r3, #16
 8005c80:	2207      	movs	r2, #7
 8005c82:	fa02 f303 	lsl.w	r3, r2, r3
 8005c86:	43db      	mvns	r3, r3
 8005c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d102      	bne.n	8005c9c <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8005c96:	2300      	movs	r3, #0
 8005c98:	623b      	str	r3, [r7, #32]
 8005c9a:	e00f      	b.n	8005cbc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d102      	bne.n	8005caa <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	623b      	str	r3, [r7, #32]
 8005ca8:	e008      	b.n	8005cbc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d102      	bne.n	8005cb8 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	623b      	str	r3, [r7, #32]
 8005cb6:	e001      	b.n	8005cbc <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	6a3a      	ldr	r2, [r7, #32]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f003 0310 	and.w	r3, r3, #16
 8005cd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cda:	43db      	mvns	r3, r3
 8005cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cde:	4013      	ands	r3, r2
 8005ce0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	791b      	ldrb	r3, [r3, #4]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d102      	bne.n	8005cf0 <HAL_DAC_ConfigChannel+0x1d8>
 8005cea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cee:	e000      	b.n	8005cf2 <HAL_DAC_ConfigChannel+0x1da>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f003 0310 	and.w	r3, r3, #16
 8005cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d02:	fa02 f303 	lsl.w	r3, r2, r3
 8005d06:	43db      	mvns	r3, r3
 8005d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	795b      	ldrb	r3, [r3, #5]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d102      	bne.n	8005d1c <HAL_DAC_ConfigChannel+0x204>
 8005d16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d1a:	e000      	b.n	8005d1e <HAL_DAC_ConfigChannel+0x206>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	69ba      	ldr	r2, [r7, #24]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005d2a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d114      	bne.n	8005d5e <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005d34:	f001 fa64 	bl	8007200 <HAL_RCC_GetHCLKFreq>
 8005d38:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	4a48      	ldr	r2, [pc, #288]	; (8005e60 <HAL_DAC_ConfigChannel+0x348>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d904      	bls.n	8005d4c <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d48:	627b      	str	r3, [r7, #36]	; 0x24
 8005d4a:	e00f      	b.n	8005d6c <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	4a45      	ldr	r2, [pc, #276]	; (8005e64 <HAL_DAC_ConfigChannel+0x34c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d90a      	bls.n	8005d6a <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5c:	e006      	b.n	8005d6c <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d64:	4313      	orrs	r3, r2
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
 8005d68:	e000      	b.n	8005d6c <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005d6a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f003 0310 	and.w	r3, r3, #16
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6819      	ldr	r1, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f003 0310 	and.w	r3, r3, #16
 8005d92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	43da      	mvns	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	400a      	ands	r2, r1
 8005da2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f003 0310 	and.w	r3, r3, #16
 8005db2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	43db      	mvns	r3, r3
 8005dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f003 0310 	and.w	r3, r3, #16
 8005dce:	69ba      	ldr	r2, [r7, #24]
 8005dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6819      	ldr	r1, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f003 0310 	and.w	r3, r3, #16
 8005dee:	22c0      	movs	r2, #192	; 0xc0
 8005df0:	fa02 f303 	lsl.w	r3, r2, r3
 8005df4:	43da      	mvns	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	400a      	ands	r2, r1
 8005dfc:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	089b      	lsrs	r3, r3, #2
 8005e04:	f003 030f 	and.w	r3, r3, #15
 8005e08:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	089b      	lsrs	r3, r3, #2
 8005e10:	021b      	lsls	r3, r3, #8
 8005e12:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f003 0310 	and.w	r3, r3, #16
 8005e28:	f640 710f 	movw	r1, #3855	; 0xf0f
 8005e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e30:	43db      	mvns	r3, r3
 8005e32:	ea02 0103 	and.w	r1, r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f003 0310 	and.w	r3, r3, #16
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	409a      	lsls	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3728      	adds	r7, #40	; 0x28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	09896800 	.word	0x09896800
 8005e64:	04c4b400 	.word	0x04c4b400

08005e68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e08d      	b.n	8005f96 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	4b47      	ldr	r3, [pc, #284]	; (8005fa0 <HAL_DMA_Init+0x138>)
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d80f      	bhi.n	8005ea6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	4b45      	ldr	r3, [pc, #276]	; (8005fa4 <HAL_DMA_Init+0x13c>)
 8005e8e:	4413      	add	r3, r2
 8005e90:	4a45      	ldr	r2, [pc, #276]	; (8005fa8 <HAL_DMA_Init+0x140>)
 8005e92:	fba2 2303 	umull	r2, r3, r2, r3
 8005e96:	091b      	lsrs	r3, r3, #4
 8005e98:	009a      	lsls	r2, r3, #2
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a42      	ldr	r2, [pc, #264]	; (8005fac <HAL_DMA_Init+0x144>)
 8005ea2:	641a      	str	r2, [r3, #64]	; 0x40
 8005ea4:	e00e      	b.n	8005ec4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	4b40      	ldr	r3, [pc, #256]	; (8005fb0 <HAL_DMA_Init+0x148>)
 8005eae:	4413      	add	r3, r2
 8005eb0:	4a3d      	ldr	r2, [pc, #244]	; (8005fa8 <HAL_DMA_Init+0x140>)
 8005eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb6:	091b      	lsrs	r3, r3, #4
 8005eb8:	009a      	lsls	r2, r3, #2
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a3c      	ldr	r2, [pc, #240]	; (8005fb4 <HAL_DMA_Init+0x14c>)
 8005ec2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005ee8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ef4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f9b6 	bl	8006288 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f24:	d102      	bne.n	8005f2c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005f40:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d010      	beq.n	8005f6c <HAL_DMA_Init+0x104>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	d80c      	bhi.n	8005f6c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f9d6 	bl	8006304 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	e008      	b.n	8005f7e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40020407 	.word	0x40020407
 8005fa4:	bffdfff8 	.word	0xbffdfff8
 8005fa8:	cccccccd 	.word	0xcccccccd
 8005fac:	40020000 	.word	0x40020000
 8005fb0:	bffdfbf8 	.word	0xbffdfbf8
 8005fb4:	40020400 	.word	0x40020400

08005fb8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b086      	sub	sp, #24
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_DMA_Start_IT+0x20>
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	e066      	b.n	80060a6 <HAL_DMA_Start_IT+0xee>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d155      	bne.n	8006098 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0201 	bic.w	r2, r2, #1
 8006008:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	68b9      	ldr	r1, [r7, #8]
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f8fb 	bl	800620c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601a:	2b00      	cmp	r3, #0
 800601c:	d008      	beq.n	8006030 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f042 020e 	orr.w	r2, r2, #14
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	e00f      	b.n	8006050 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0204 	bic.w	r2, r2, #4
 800603e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 020a 	orr.w	r2, r2, #10
 800604e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d007      	beq.n	800606e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006068:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800606c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006080:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006084:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f042 0201 	orr.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	e005      	b.n	80060a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80060a0:	2302      	movs	r3, #2
 80060a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80060a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3718      	adds	r7, #24
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ca:	f003 031f 	and.w	r3, r3, #31
 80060ce:	2204      	movs	r2, #4
 80060d0:	409a      	lsls	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	4013      	ands	r3, r2
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d026      	beq.n	8006128 <HAL_DMA_IRQHandler+0x7a>
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	f003 0304 	and.w	r3, r3, #4
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d021      	beq.n	8006128 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d107      	bne.n	8006102 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 0204 	bic.w	r2, r2, #4
 8006100:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006106:	f003 021f 	and.w	r2, r3, #31
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610e:	2104      	movs	r1, #4
 8006110:	fa01 f202 	lsl.w	r2, r1, r2
 8006114:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800611a:	2b00      	cmp	r3, #0
 800611c:	d071      	beq.n	8006202 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006126:	e06c      	b.n	8006202 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800612c:	f003 031f 	and.w	r3, r3, #31
 8006130:	2202      	movs	r2, #2
 8006132:	409a      	lsls	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	4013      	ands	r3, r2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d02e      	beq.n	800619a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d029      	beq.n	800619a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0320 	and.w	r3, r3, #32
 8006150:	2b00      	cmp	r3, #0
 8006152:	d10b      	bne.n	800616c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 020a 	bic.w	r2, r2, #10
 8006162:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006170:	f003 021f 	and.w	r2, r3, #31
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	2102      	movs	r1, #2
 800617a:	fa01 f202 	lsl.w	r2, r1, r2
 800617e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d038      	beq.n	8006202 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006198:	e033      	b.n	8006202 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800619e:	f003 031f 	and.w	r3, r3, #31
 80061a2:	2208      	movs	r2, #8
 80061a4:	409a      	lsls	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4013      	ands	r3, r2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d02a      	beq.n	8006204 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d025      	beq.n	8006204 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 020e 	bic.w	r2, r2, #14
 80061c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061cc:	f003 021f 	and.w	r2, r3, #31
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d4:	2101      	movs	r1, #1
 80061d6:	fa01 f202 	lsl.w	r2, r1, r2
 80061da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d004      	beq.n	8006204 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006202:	bf00      	nop
 8006204:	bf00      	nop
}
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
 8006218:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006222:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006228:	2b00      	cmp	r3, #0
 800622a:	d004      	beq.n	8006236 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006234:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623a:	f003 021f 	and.w	r2, r3, #31
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006242:	2101      	movs	r1, #1
 8006244:	fa01 f202 	lsl.w	r2, r1, r2
 8006248:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	2b10      	cmp	r3, #16
 8006258:	d108      	bne.n	800626c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800626a:	e007      	b.n	800627c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	60da      	str	r2, [r3, #12]
}
 800627c:	bf00      	nop
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006288:	b480      	push	{r7}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	4b16      	ldr	r3, [pc, #88]	; (80062f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006298:	429a      	cmp	r2, r3
 800629a:	d802      	bhi.n	80062a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800629c:	4b15      	ldr	r3, [pc, #84]	; (80062f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800629e:	617b      	str	r3, [r7, #20]
 80062a0:	e001      	b.n	80062a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80062a2:	4b15      	ldr	r3, [pc, #84]	; (80062f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062a4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	3b08      	subs	r3, #8
 80062b2:	4a12      	ldr	r2, [pc, #72]	; (80062fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062b4:	fba2 2303 	umull	r2, r3, r2, r3
 80062b8:	091b      	lsrs	r3, r3, #4
 80062ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c0:	089b      	lsrs	r3, r3, #2
 80062c2:	009a      	lsls	r2, r3, #2
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	4413      	add	r3, r2
 80062c8:	461a      	mov	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a0b      	ldr	r2, [pc, #44]	; (8006300 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80062d2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f003 031f 	and.w	r3, r3, #31
 80062da:	2201      	movs	r2, #1
 80062dc:	409a      	lsls	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80062e2:	bf00      	nop
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40020407 	.word	0x40020407
 80062f4:	40020800 	.word	0x40020800
 80062f8:	40020820 	.word	0x40020820
 80062fc:	cccccccd 	.word	0xcccccccd
 8006300:	40020880 	.word	0x40020880

08006304 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006304:	b480      	push	{r7}
 8006306:	b085      	sub	sp, #20
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	b2db      	uxtb	r3, r3
 8006312:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	4b0b      	ldr	r3, [pc, #44]	; (8006344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	461a      	mov	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a08      	ldr	r2, [pc, #32]	; (8006348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006326:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	3b01      	subs	r3, #1
 800632c:	f003 031f 	and.w	r3, r3, #31
 8006330:	2201      	movs	r2, #1
 8006332:	409a      	lsls	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006338:	bf00      	nop
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	1000823f 	.word	0x1000823f
 8006348:	40020940 	.word	0x40020940

0800634c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800635a:	e15a      	b.n	8006612 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	2101      	movs	r1, #1
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	fa01 f303 	lsl.w	r3, r1, r3
 8006368:	4013      	ands	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 814c 	beq.w	800660c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f003 0303 	and.w	r3, r3, #3
 800637c:	2b01      	cmp	r3, #1
 800637e:	d005      	beq.n	800638c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006388:	2b02      	cmp	r3, #2
 800638a:	d130      	bne.n	80063ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	2203      	movs	r2, #3
 8006398:	fa02 f303 	lsl.w	r3, r2, r3
 800639c:	43db      	mvns	r3, r3
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4013      	ands	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063c2:	2201      	movs	r2, #1
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ca:	43db      	mvns	r3, r3
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4013      	ands	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	091b      	lsrs	r3, r3, #4
 80063d8:	f003 0201 	and.w	r2, r3, #1
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	fa02 f303 	lsl.w	r3, r2, r3
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f003 0303 	and.w	r3, r3, #3
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	d017      	beq.n	800642a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	005b      	lsls	r3, r3, #1
 8006404:	2203      	movs	r2, #3
 8006406:	fa02 f303 	lsl.w	r3, r2, r3
 800640a:	43db      	mvns	r3, r3
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	4013      	ands	r3, r2
 8006410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	689a      	ldr	r2, [r3, #8]
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4313      	orrs	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	2b02      	cmp	r3, #2
 8006434:	d123      	bne.n	800647e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	08da      	lsrs	r2, r3, #3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	3208      	adds	r2, #8
 800643e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006442:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f003 0307 	and.w	r3, r3, #7
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	220f      	movs	r2, #15
 800644e:	fa02 f303 	lsl.w	r3, r2, r3
 8006452:	43db      	mvns	r3, r3
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	4013      	ands	r3, r2
 8006458:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f003 0307 	and.w	r3, r3, #7
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	fa02 f303 	lsl.w	r3, r2, r3
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	08da      	lsrs	r2, r3, #3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3208      	adds	r2, #8
 8006478:	6939      	ldr	r1, [r7, #16]
 800647a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	005b      	lsls	r3, r3, #1
 8006488:	2203      	movs	r2, #3
 800648a:	fa02 f303 	lsl.w	r3, r2, r3
 800648e:	43db      	mvns	r3, r3
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	4013      	ands	r3, r2
 8006494:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f003 0203 	and.w	r2, r3, #3
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	005b      	lsls	r3, r3, #1
 80064a2:	fa02 f303 	lsl.w	r3, r2, r3
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 80a6 	beq.w	800660c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064c0:	4b5b      	ldr	r3, [pc, #364]	; (8006630 <HAL_GPIO_Init+0x2e4>)
 80064c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064c4:	4a5a      	ldr	r2, [pc, #360]	; (8006630 <HAL_GPIO_Init+0x2e4>)
 80064c6:	f043 0301 	orr.w	r3, r3, #1
 80064ca:	6613      	str	r3, [r2, #96]	; 0x60
 80064cc:	4b58      	ldr	r3, [pc, #352]	; (8006630 <HAL_GPIO_Init+0x2e4>)
 80064ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	60bb      	str	r3, [r7, #8]
 80064d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064d8:	4a56      	ldr	r2, [pc, #344]	; (8006634 <HAL_GPIO_Init+0x2e8>)
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	089b      	lsrs	r3, r3, #2
 80064de:	3302      	adds	r3, #2
 80064e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f003 0303 	and.w	r3, r3, #3
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	220f      	movs	r2, #15
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	43db      	mvns	r3, r3
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4013      	ands	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006502:	d01f      	beq.n	8006544 <HAL_GPIO_Init+0x1f8>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a4c      	ldr	r2, [pc, #304]	; (8006638 <HAL_GPIO_Init+0x2ec>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d019      	beq.n	8006540 <HAL_GPIO_Init+0x1f4>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a4b      	ldr	r2, [pc, #300]	; (800663c <HAL_GPIO_Init+0x2f0>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d013      	beq.n	800653c <HAL_GPIO_Init+0x1f0>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a4a      	ldr	r2, [pc, #296]	; (8006640 <HAL_GPIO_Init+0x2f4>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00d      	beq.n	8006538 <HAL_GPIO_Init+0x1ec>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a49      	ldr	r2, [pc, #292]	; (8006644 <HAL_GPIO_Init+0x2f8>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d007      	beq.n	8006534 <HAL_GPIO_Init+0x1e8>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a48      	ldr	r2, [pc, #288]	; (8006648 <HAL_GPIO_Init+0x2fc>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d101      	bne.n	8006530 <HAL_GPIO_Init+0x1e4>
 800652c:	2305      	movs	r3, #5
 800652e:	e00a      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 8006530:	2306      	movs	r3, #6
 8006532:	e008      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 8006534:	2304      	movs	r3, #4
 8006536:	e006      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 8006538:	2303      	movs	r3, #3
 800653a:	e004      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 800653c:	2302      	movs	r3, #2
 800653e:	e002      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 8006540:	2301      	movs	r3, #1
 8006542:	e000      	b.n	8006546 <HAL_GPIO_Init+0x1fa>
 8006544:	2300      	movs	r3, #0
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	f002 0203 	and.w	r2, r2, #3
 800654c:	0092      	lsls	r2, r2, #2
 800654e:	4093      	lsls	r3, r2
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4313      	orrs	r3, r2
 8006554:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006556:	4937      	ldr	r1, [pc, #220]	; (8006634 <HAL_GPIO_Init+0x2e8>)
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	089b      	lsrs	r3, r3, #2
 800655c:	3302      	adds	r3, #2
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006564:	4b39      	ldr	r3, [pc, #228]	; (800664c <HAL_GPIO_Init+0x300>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	43db      	mvns	r3, r3
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	4013      	ands	r3, r2
 8006572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d003      	beq.n	8006588 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	4313      	orrs	r3, r2
 8006586:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006588:	4a30      	ldr	r2, [pc, #192]	; (800664c <HAL_GPIO_Init+0x300>)
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800658e:	4b2f      	ldr	r3, [pc, #188]	; (800664c <HAL_GPIO_Init+0x300>)
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	43db      	mvns	r3, r3
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	4013      	ands	r3, r2
 800659c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d003      	beq.n	80065b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80065b2:	4a26      	ldr	r2, [pc, #152]	; (800664c <HAL_GPIO_Init+0x300>)
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80065b8:	4b24      	ldr	r3, [pc, #144]	; (800664c <HAL_GPIO_Init+0x300>)
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	43db      	mvns	r3, r3
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	4013      	ands	r3, r2
 80065c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80065dc:	4a1b      	ldr	r2, [pc, #108]	; (800664c <HAL_GPIO_Init+0x300>)
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80065e2:	4b1a      	ldr	r3, [pc, #104]	; (800664c <HAL_GPIO_Init+0x300>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	43db      	mvns	r3, r3
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	4013      	ands	r3, r2
 80065f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d003      	beq.n	8006606 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	4313      	orrs	r3, r2
 8006604:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006606:	4a11      	ldr	r2, [pc, #68]	; (800664c <HAL_GPIO_Init+0x300>)
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	3301      	adds	r3, #1
 8006610:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	fa22 f303 	lsr.w	r3, r2, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	f47f ae9d 	bne.w	800635c <HAL_GPIO_Init+0x10>
  }
}
 8006622:	bf00      	nop
 8006624:	bf00      	nop
 8006626:	371c      	adds	r7, #28
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	40021000 	.word	0x40021000
 8006634:	40010000 	.word	0x40010000
 8006638:	48000400 	.word	0x48000400
 800663c:	48000800 	.word	0x48000800
 8006640:	48000c00 	.word	0x48000c00
 8006644:	48001000 	.word	0x48001000
 8006648:	48001400 	.word	0x48001400
 800664c:	40010400 	.word	0x40010400

08006650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	4013      	ands	r3, r2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006668:	2301      	movs	r3, #1
 800666a:	73fb      	strb	r3, [r7, #15]
 800666c:	e001      	b.n	8006672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006672:	7bfb      	ldrb	r3, [r7, #15]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	460b      	mov	r3, r1
 800668a:	807b      	strh	r3, [r7, #2]
 800668c:	4613      	mov	r3, r2
 800668e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006690:	787b      	ldrb	r3, [r7, #1]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006696:	887a      	ldrh	r2, [r7, #2]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800669c:	e002      	b.n	80066a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800669e:	887a      	ldrh	r2, [r7, #2]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80066c2:	887a      	ldrh	r2, [r7, #2]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4013      	ands	r3, r2
 80066c8:	041a      	lsls	r2, r3, #16
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	43d9      	mvns	r1, r3
 80066ce:	887b      	ldrh	r3, [r7, #2]
 80066d0:	400b      	ands	r3, r1
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	619a      	str	r2, [r3, #24]
}
 80066d8:	bf00      	nop
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80066ee:	4b08      	ldr	r3, [pc, #32]	; (8006710 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066f0:	695a      	ldr	r2, [r3, #20]
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d006      	beq.n	8006708 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066fa:	4a05      	ldr	r2, [pc, #20]	; (8006710 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066fc:	88fb      	ldrh	r3, [r7, #6]
 80066fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006700:	88fb      	ldrh	r3, [r7, #6]
 8006702:	4618      	mov	r0, r3
 8006704:	f000 f806 	bl	8006714 <HAL_GPIO_EXTI_Callback>
  }
}
 8006708:	bf00      	nop
 800670a:	3708      	adds	r7, #8
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40010400 	.word	0x40010400

08006714 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	4603      	mov	r3, r0
 800671c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800671e:	bf00      	nop
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
	...

0800672c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d141      	bne.n	80067be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800673a:	4b4b      	ldr	r3, [pc, #300]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006746:	d131      	bne.n	80067ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006748:	4b47      	ldr	r3, [pc, #284]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800674a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800674e:	4a46      	ldr	r2, [pc, #280]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006754:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006758:	4b43      	ldr	r3, [pc, #268]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006760:	4a41      	ldr	r2, [pc, #260]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006766:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006768:	4b40      	ldr	r3, [pc, #256]	; (800686c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2232      	movs	r2, #50	; 0x32
 800676e:	fb02 f303 	mul.w	r3, r2, r3
 8006772:	4a3f      	ldr	r2, [pc, #252]	; (8006870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006774:	fba2 2303 	umull	r2, r3, r2, r3
 8006778:	0c9b      	lsrs	r3, r3, #18
 800677a:	3301      	adds	r3, #1
 800677c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800677e:	e002      	b.n	8006786 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	3b01      	subs	r3, #1
 8006784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006786:	4b38      	ldr	r3, [pc, #224]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800678e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006792:	d102      	bne.n	800679a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1f2      	bne.n	8006780 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800679a:	4b33      	ldr	r3, [pc, #204]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067a6:	d158      	bne.n	800685a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e057      	b.n	800685c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067ac:	4b2e      	ldr	r3, [pc, #184]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067b2:	4a2d      	ldr	r2, [pc, #180]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80067bc:	e04d      	b.n	800685a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067c4:	d141      	bne.n	800684a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067c6:	4b28      	ldr	r3, [pc, #160]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067d2:	d131      	bne.n	8006838 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067d4:	4b24      	ldr	r3, [pc, #144]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067da:	4a23      	ldr	r2, [pc, #140]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067e4:	4b20      	ldr	r3, [pc, #128]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80067ec:	4a1e      	ldr	r2, [pc, #120]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067f4:	4b1d      	ldr	r3, [pc, #116]	; (800686c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2232      	movs	r2, #50	; 0x32
 80067fa:	fb02 f303 	mul.w	r3, r2, r3
 80067fe:	4a1c      	ldr	r2, [pc, #112]	; (8006870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006800:	fba2 2303 	umull	r2, r3, r2, r3
 8006804:	0c9b      	lsrs	r3, r3, #18
 8006806:	3301      	adds	r3, #1
 8006808:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800680a:	e002      	b.n	8006812 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3b01      	subs	r3, #1
 8006810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006812:	4b15      	ldr	r3, [pc, #84]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800681a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800681e:	d102      	bne.n	8006826 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1f2      	bne.n	800680c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006826:	4b10      	ldr	r3, [pc, #64]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006832:	d112      	bne.n	800685a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e011      	b.n	800685c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006838:	4b0b      	ldr	r3, [pc, #44]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800683a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800683e:	4a0a      	ldr	r2, [pc, #40]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006844:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006848:	e007      	b.n	800685a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800684a:	4b07      	ldr	r3, [pc, #28]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006852:	4a05      	ldr	r2, [pc, #20]	; (8006868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006854:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006858:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	40007000 	.word	0x40007000
 800686c:	20000000 	.word	0x20000000
 8006870:	431bde83 	.word	0x431bde83

08006874 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006874:	b480      	push	{r7}
 8006876:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006878:	4b05      	ldr	r3, [pc, #20]	; (8006890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	4a04      	ldr	r2, [pc, #16]	; (8006890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800687e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006882:	6093      	str	r3, [r2, #8]
}
 8006884:	bf00      	nop
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40007000 	.word	0x40007000

08006894 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b088      	sub	sp, #32
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e306      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d075      	beq.n	800699e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068b2:	4b97      	ldr	r3, [pc, #604]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 030c 	and.w	r3, r3, #12
 80068ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068bc:	4b94      	ldr	r3, [pc, #592]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	f003 0303 	and.w	r3, r3, #3
 80068c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	2b0c      	cmp	r3, #12
 80068ca:	d102      	bne.n	80068d2 <HAL_RCC_OscConfig+0x3e>
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d002      	beq.n	80068d8 <HAL_RCC_OscConfig+0x44>
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	2b08      	cmp	r3, #8
 80068d6:	d10b      	bne.n	80068f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d8:	4b8d      	ldr	r3, [pc, #564]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d05b      	beq.n	800699c <HAL_RCC_OscConfig+0x108>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d157      	bne.n	800699c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e2e1      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068f8:	d106      	bne.n	8006908 <HAL_RCC_OscConfig+0x74>
 80068fa:	4b85      	ldr	r3, [pc, #532]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a84      	ldr	r2, [pc, #528]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	e01d      	b.n	8006944 <HAL_RCC_OscConfig+0xb0>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0x98>
 8006912:	4b7f      	ldr	r3, [pc, #508]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a7e      	ldr	r2, [pc, #504]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4b7c      	ldr	r3, [pc, #496]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a7b      	ldr	r2, [pc, #492]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	e00b      	b.n	8006944 <HAL_RCC_OscConfig+0xb0>
 800692c:	4b78      	ldr	r3, [pc, #480]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a77      	ldr	r2, [pc, #476]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	4b75      	ldr	r3, [pc, #468]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a74      	ldr	r2, [pc, #464]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 800693e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d013      	beq.n	8006974 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694c:	f7fc f988 	bl	8002c60 <HAL_GetTick>
 8006950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006952:	e008      	b.n	8006966 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006954:	f7fc f984 	bl	8002c60 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	2b64      	cmp	r3, #100	; 0x64
 8006960:	d901      	bls.n	8006966 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e2a6      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006966:	4b6a      	ldr	r3, [pc, #424]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0f0      	beq.n	8006954 <HAL_RCC_OscConfig+0xc0>
 8006972:	e014      	b.n	800699e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006974:	f7fc f974 	bl	8002c60 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800697c:	f7fc f970 	bl	8002c60 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b64      	cmp	r3, #100	; 0x64
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e292      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800698e:	4b60      	ldr	r3, [pc, #384]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1f0      	bne.n	800697c <HAL_RCC_OscConfig+0xe8>
 800699a:	e000      	b.n	800699e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800699c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d075      	beq.n	8006a96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069aa:	4b59      	ldr	r3, [pc, #356]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 030c 	and.w	r3, r3, #12
 80069b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069b4:	4b56      	ldr	r3, [pc, #344]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f003 0303 	and.w	r3, r3, #3
 80069bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	2b0c      	cmp	r3, #12
 80069c2:	d102      	bne.n	80069ca <HAL_RCC_OscConfig+0x136>
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d002      	beq.n	80069d0 <HAL_RCC_OscConfig+0x13c>
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d11f      	bne.n	8006a10 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069d0:	4b4f      	ldr	r3, [pc, #316]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d005      	beq.n	80069e8 <HAL_RCC_OscConfig+0x154>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d101      	bne.n	80069e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e265      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069e8:	4b49      	ldr	r3, [pc, #292]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	061b      	lsls	r3, r3, #24
 80069f6:	4946      	ldr	r1, [pc, #280]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80069fc:	4b45      	ldr	r3, [pc, #276]	; (8006b14 <HAL_RCC_OscConfig+0x280>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4618      	mov	r0, r3
 8006a02:	f7fc f8e1 	bl	8002bc8 <HAL_InitTick>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d043      	beq.n	8006a94 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e251      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d023      	beq.n	8006a60 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a18:	4b3d      	ldr	r3, [pc, #244]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a3c      	ldr	r2, [pc, #240]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a24:	f7fc f91c 	bl	8002c60 <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a2c:	f7fc f918 	bl	8002c60 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e23a      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a3e:	4b34      	ldr	r3, [pc, #208]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a4a:	4b31      	ldr	r3, [pc, #196]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	061b      	lsls	r3, r3, #24
 8006a58:	492d      	ldr	r1, [pc, #180]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	604b      	str	r3, [r1, #4]
 8006a5e:	e01a      	b.n	8006a96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a60:	4b2b      	ldr	r3, [pc, #172]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a2a      	ldr	r2, [pc, #168]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a6c:	f7fc f8f8 	bl	8002c60 <HAL_GetTick>
 8006a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a72:	e008      	b.n	8006a86 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a74:	f7fc f8f4 	bl	8002c60 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d901      	bls.n	8006a86 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e216      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a86:	4b22      	ldr	r3, [pc, #136]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1f0      	bne.n	8006a74 <HAL_RCC_OscConfig+0x1e0>
 8006a92:	e000      	b.n	8006a96 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0308 	and.w	r3, r3, #8
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d041      	beq.n	8006b26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d01c      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aaa:	4b19      	ldr	r3, [pc, #100]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ab0:	4a17      	ldr	r2, [pc, #92]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006ab2:	f043 0301 	orr.w	r3, r3, #1
 8006ab6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aba:	f7fc f8d1 	bl	8002c60 <HAL_GetTick>
 8006abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ac0:	e008      	b.n	8006ad4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ac2:	f7fc f8cd 	bl	8002c60 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d901      	bls.n	8006ad4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e1ef      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ad4:	4b0e      	ldr	r3, [pc, #56]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ada:	f003 0302 	and.w	r3, r3, #2
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0ef      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x22e>
 8006ae2:	e020      	b.n	8006b26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ae4:	4b0a      	ldr	r3, [pc, #40]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aea:	4a09      	ldr	r2, [pc, #36]	; (8006b10 <HAL_RCC_OscConfig+0x27c>)
 8006aec:	f023 0301 	bic.w	r3, r3, #1
 8006af0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af4:	f7fc f8b4 	bl	8002c60 <HAL_GetTick>
 8006af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006afa:	e00d      	b.n	8006b18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006afc:	f7fc f8b0 	bl	8002c60 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d906      	bls.n	8006b18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e1d2      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
 8006b0e:	bf00      	nop
 8006b10:	40021000 	.word	0x40021000
 8006b14:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b18:	4b8c      	ldr	r3, [pc, #560]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1ea      	bne.n	8006afc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0304 	and.w	r3, r3, #4
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 80a6 	beq.w	8006c80 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b34:	2300      	movs	r3, #0
 8006b36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b38:	4b84      	ldr	r3, [pc, #528]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_RCC_OscConfig+0x2b4>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e000      	b.n	8006b4a <HAL_RCC_OscConfig+0x2b6>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00d      	beq.n	8006b6a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b4e:	4b7f      	ldr	r3, [pc, #508]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b52:	4a7e      	ldr	r2, [pc, #504]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b58:	6593      	str	r3, [r2, #88]	; 0x58
 8006b5a:	4b7c      	ldr	r3, [pc, #496]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b66:	2301      	movs	r3, #1
 8006b68:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b6a:	4b79      	ldr	r3, [pc, #484]	; (8006d50 <HAL_RCC_OscConfig+0x4bc>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d118      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b76:	4b76      	ldr	r3, [pc, #472]	; (8006d50 <HAL_RCC_OscConfig+0x4bc>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a75      	ldr	r2, [pc, #468]	; (8006d50 <HAL_RCC_OscConfig+0x4bc>)
 8006b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b82:	f7fc f86d 	bl	8002c60 <HAL_GetTick>
 8006b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b88:	e008      	b.n	8006b9c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b8a:	f7fc f869 	bl	8002c60 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e18b      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b9c:	4b6c      	ldr	r3, [pc, #432]	; (8006d50 <HAL_RCC_OscConfig+0x4bc>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0f0      	beq.n	8006b8a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d108      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x32e>
 8006bb0:	4b66      	ldr	r3, [pc, #408]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb6:	4a65      	ldr	r2, [pc, #404]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bb8:	f043 0301 	orr.w	r3, r3, #1
 8006bbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bc0:	e024      	b.n	8006c0c <HAL_RCC_OscConfig+0x378>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	2b05      	cmp	r3, #5
 8006bc8:	d110      	bne.n	8006bec <HAL_RCC_OscConfig+0x358>
 8006bca:	4b60      	ldr	r3, [pc, #384]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd0:	4a5e      	ldr	r2, [pc, #376]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bd2:	f043 0304 	orr.w	r3, r3, #4
 8006bd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bda:	4b5c      	ldr	r3, [pc, #368]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006be0:	4a5a      	ldr	r2, [pc, #360]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bea:	e00f      	b.n	8006c0c <HAL_RCC_OscConfig+0x378>
 8006bec:	4b57      	ldr	r3, [pc, #348]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bf2:	4a56      	ldr	r2, [pc, #344]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bf4:	f023 0301 	bic.w	r3, r3, #1
 8006bf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bfc:	4b53      	ldr	r3, [pc, #332]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c02:	4a52      	ldr	r2, [pc, #328]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c04:	f023 0304 	bic.w	r3, r3, #4
 8006c08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d016      	beq.n	8006c42 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c14:	f7fc f824 	bl	8002c60 <HAL_GetTick>
 8006c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c1a:	e00a      	b.n	8006c32 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c1c:	f7fc f820 	bl	8002c60 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e140      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c32:	4b46      	ldr	r3, [pc, #280]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0ed      	beq.n	8006c1c <HAL_RCC_OscConfig+0x388>
 8006c40:	e015      	b.n	8006c6e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c42:	f7fc f80d 	bl	8002c60 <HAL_GetTick>
 8006c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c48:	e00a      	b.n	8006c60 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c4a:	f7fc f809 	bl	8002c60 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d901      	bls.n	8006c60 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	e129      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c60:	4b3a      	ldr	r3, [pc, #232]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1ed      	bne.n	8006c4a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c6e:	7ffb      	ldrb	r3, [r7, #31]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d105      	bne.n	8006c80 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c74:	4b35      	ldr	r3, [pc, #212]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c78:	4a34      	ldr	r2, [pc, #208]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c7e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0320 	and.w	r3, r3, #32
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d03c      	beq.n	8006d06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d01c      	beq.n	8006cce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c94:	4b2d      	ldr	r3, [pc, #180]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c9a:	4a2c      	ldr	r2, [pc, #176]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006c9c:	f043 0301 	orr.w	r3, r3, #1
 8006ca0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca4:	f7fb ffdc 	bl	8002c60 <HAL_GetTick>
 8006ca8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006caa:	e008      	b.n	8006cbe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cac:	f7fb ffd8 	bl	8002c60 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d901      	bls.n	8006cbe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e0fa      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cbe:	4b23      	ldr	r3, [pc, #140]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006cc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cc4:	f003 0302 	and.w	r3, r3, #2
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d0ef      	beq.n	8006cac <HAL_RCC_OscConfig+0x418>
 8006ccc:	e01b      	b.n	8006d06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006cce:	4b1f      	ldr	r3, [pc, #124]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cd4:	4a1d      	ldr	r2, [pc, #116]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006cd6:	f023 0301 	bic.w	r3, r3, #1
 8006cda:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cde:	f7fb ffbf 	bl	8002c60 <HAL_GetTick>
 8006ce2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ce4:	e008      	b.n	8006cf8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ce6:	f7fb ffbb 	bl	8002c60 <HAL_GetTick>
 8006cea:	4602      	mov	r2, r0
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d901      	bls.n	8006cf8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e0dd      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cf8:	4b14      	ldr	r3, [pc, #80]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006cfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1ef      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	69db      	ldr	r3, [r3, #28]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 80d1 	beq.w	8006eb2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d10:	4b0e      	ldr	r3, [pc, #56]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f003 030c 	and.w	r3, r3, #12
 8006d18:	2b0c      	cmp	r3, #12
 8006d1a:	f000 808b 	beq.w	8006e34 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d15e      	bne.n	8006de4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d26:	4b09      	ldr	r3, [pc, #36]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a08      	ldr	r2, [pc, #32]	; (8006d4c <HAL_RCC_OscConfig+0x4b8>)
 8006d2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d32:	f7fb ff95 	bl	8002c60 <HAL_GetTick>
 8006d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d38:	e00c      	b.n	8006d54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d3a:	f7fb ff91 	bl	8002c60 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d905      	bls.n	8006d54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e0b3      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d54:	4b59      	ldr	r3, [pc, #356]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1ec      	bne.n	8006d3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d60:	4b56      	ldr	r3, [pc, #344]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	4b56      	ldr	r3, [pc, #344]	; (8006ec0 <HAL_RCC_OscConfig+0x62c>)
 8006d66:	4013      	ands	r3, r2
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6a11      	ldr	r1, [r2, #32]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d70:	3a01      	subs	r2, #1
 8006d72:	0112      	lsls	r2, r2, #4
 8006d74:	4311      	orrs	r1, r2
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006d7a:	0212      	lsls	r2, r2, #8
 8006d7c:	4311      	orrs	r1, r2
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d82:	0852      	lsrs	r2, r2, #1
 8006d84:	3a01      	subs	r2, #1
 8006d86:	0552      	lsls	r2, r2, #21
 8006d88:	4311      	orrs	r1, r2
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d8e:	0852      	lsrs	r2, r2, #1
 8006d90:	3a01      	subs	r2, #1
 8006d92:	0652      	lsls	r2, r2, #25
 8006d94:	4311      	orrs	r1, r2
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d9a:	06d2      	lsls	r2, r2, #27
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	4947      	ldr	r1, [pc, #284]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006da4:	4b45      	ldr	r3, [pc, #276]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a44      	ldr	r2, [pc, #272]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006db0:	4b42      	ldr	r3, [pc, #264]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	4a41      	ldr	r2, [pc, #260]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dbc:	f7fb ff50 	bl	8002c60 <HAL_GetTick>
 8006dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dc2:	e008      	b.n	8006dd6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dc4:	f7fb ff4c 	bl	8002c60 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e06e      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dd6:	4b39      	ldr	r3, [pc, #228]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d0f0      	beq.n	8006dc4 <HAL_RCC_OscConfig+0x530>
 8006de2:	e066      	b.n	8006eb2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006de4:	4b35      	ldr	r3, [pc, #212]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a34      	ldr	r2, [pc, #208]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006dea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dee:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006df0:	4b32      	ldr	r3, [pc, #200]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	4a31      	ldr	r2, [pc, #196]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006df6:	f023 0303 	bic.w	r3, r3, #3
 8006dfa:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006dfc:	4b2f      	ldr	r3, [pc, #188]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	4a2e      	ldr	r2, [pc, #184]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006e02:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0c:	f7fb ff28 	bl	8002c60 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e14:	f7fb ff24 	bl	8002c60 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e046      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e26:	4b25      	ldr	r3, [pc, #148]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f0      	bne.n	8006e14 <HAL_RCC_OscConfig+0x580>
 8006e32:	e03e      	b.n	8006eb2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d101      	bne.n	8006e40 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e039      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e40:	4b1e      	ldr	r3, [pc, #120]	; (8006ebc <HAL_RCC_OscConfig+0x628>)
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	f003 0203 	and.w	r2, r3, #3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d12c      	bne.n	8006eae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d123      	bne.n	8006eae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d11b      	bne.n	8006eae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d113      	bne.n	8006eae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	3b01      	subs	r3, #1
 8006e94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d109      	bne.n	8006eae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea4:	085b      	lsrs	r3, r3, #1
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d001      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e000      	b.n	8006eb4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3720      	adds	r7, #32
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	40021000 	.word	0x40021000
 8006ec0:	019f800c 	.word	0x019f800c

08006ec4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e11e      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006edc:	4b91      	ldr	r3, [pc, #580]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 030f 	and.w	r3, r3, #15
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d910      	bls.n	8006f0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eea:	4b8e      	ldr	r3, [pc, #568]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f023 020f 	bic.w	r2, r3, #15
 8006ef2:	498c      	ldr	r1, [pc, #560]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006efa:	4b8a      	ldr	r3, [pc, #552]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d001      	beq.n	8006f0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e106      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d073      	beq.n	8007000 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	2b03      	cmp	r3, #3
 8006f1e:	d129      	bne.n	8006f74 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f20:	4b81      	ldr	r3, [pc, #516]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e0f4      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006f30:	f000 f99e 	bl	8007270 <RCC_GetSysClockFreqFromPLLSource>
 8006f34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	4a7c      	ldr	r2, [pc, #496]	; (800712c <HAL_RCC_ClockConfig+0x268>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d93f      	bls.n	8006fbe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f3e:	4b7a      	ldr	r3, [pc, #488]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d009      	beq.n	8006f5e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d033      	beq.n	8006fbe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d12f      	bne.n	8006fbe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f5e:	4b72      	ldr	r3, [pc, #456]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f66:	4a70      	ldr	r2, [pc, #448]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006f6e:	2380      	movs	r3, #128	; 0x80
 8006f70:	617b      	str	r3, [r7, #20]
 8006f72:	e024      	b.n	8006fbe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d107      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f7c:	4b6a      	ldr	r3, [pc, #424]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e0c6      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f8c:	4b66      	ldr	r3, [pc, #408]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e0be      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006f9c:	f000 f8ce 	bl	800713c <HAL_RCC_GetSysClockFreq>
 8006fa0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	4a61      	ldr	r2, [pc, #388]	; (800712c <HAL_RCC_ClockConfig+0x268>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d909      	bls.n	8006fbe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006faa:	4b5f      	ldr	r3, [pc, #380]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fb2:	4a5d      	ldr	r2, [pc, #372]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006fba:	2380      	movs	r3, #128	; 0x80
 8006fbc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006fbe:	4b5a      	ldr	r3, [pc, #360]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f023 0203 	bic.w	r2, r3, #3
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	4957      	ldr	r1, [pc, #348]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fd0:	f7fb fe46 	bl	8002c60 <HAL_GetTick>
 8006fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fd6:	e00a      	b.n	8006fee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fd8:	f7fb fe42 	bl	8002c60 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d901      	bls.n	8006fee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e095      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fee:	4b4e      	ldr	r3, [pc, #312]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f003 020c 	and.w	r2, r3, #12
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d1eb      	bne.n	8006fd8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0302 	and.w	r3, r3, #2
 8007008:	2b00      	cmp	r3, #0
 800700a:	d023      	beq.n	8007054 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0304 	and.w	r3, r3, #4
 8007014:	2b00      	cmp	r3, #0
 8007016:	d005      	beq.n	8007024 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007018:	4b43      	ldr	r3, [pc, #268]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	4a42      	ldr	r2, [pc, #264]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 800701e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007022:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0308 	and.w	r3, r3, #8
 800702c:	2b00      	cmp	r3, #0
 800702e:	d007      	beq.n	8007040 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007030:	4b3d      	ldr	r3, [pc, #244]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007038:	4a3b      	ldr	r2, [pc, #236]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 800703a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800703e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007040:	4b39      	ldr	r3, [pc, #228]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	4936      	ldr	r1, [pc, #216]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 800704e:	4313      	orrs	r3, r2
 8007050:	608b      	str	r3, [r1, #8]
 8007052:	e008      	b.n	8007066 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	2b80      	cmp	r3, #128	; 0x80
 8007058:	d105      	bne.n	8007066 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800705a:	4b33      	ldr	r3, [pc, #204]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	4a32      	ldr	r2, [pc, #200]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 8007060:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007064:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007066:	4b2f      	ldr	r3, [pc, #188]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 030f 	and.w	r3, r3, #15
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	429a      	cmp	r2, r3
 8007072:	d21d      	bcs.n	80070b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007074:	4b2b      	ldr	r3, [pc, #172]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f023 020f 	bic.w	r2, r3, #15
 800707c:	4929      	ldr	r1, [pc, #164]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	4313      	orrs	r3, r2
 8007082:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007084:	f7fb fdec 	bl	8002c60 <HAL_GetTick>
 8007088:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800708a:	e00a      	b.n	80070a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800708c:	f7fb fde8 	bl	8002c60 <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	f241 3288 	movw	r2, #5000	; 0x1388
 800709a:	4293      	cmp	r3, r2
 800709c:	d901      	bls.n	80070a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e03b      	b.n	800711a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070a2:	4b20      	ldr	r3, [pc, #128]	; (8007124 <HAL_RCC_ClockConfig+0x260>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	683a      	ldr	r2, [r7, #0]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1ed      	bne.n	800708c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d008      	beq.n	80070ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070bc:	4b1a      	ldr	r3, [pc, #104]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	4917      	ldr	r1, [pc, #92]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0308 	and.w	r3, r3, #8
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d009      	beq.n	80070ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070da:	4b13      	ldr	r3, [pc, #76]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	00db      	lsls	r3, r3, #3
 80070e8:	490f      	ldr	r1, [pc, #60]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070ee:	f000 f825 	bl	800713c <HAL_RCC_GetSysClockFreq>
 80070f2:	4602      	mov	r2, r0
 80070f4:	4b0c      	ldr	r3, [pc, #48]	; (8007128 <HAL_RCC_ClockConfig+0x264>)
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	091b      	lsrs	r3, r3, #4
 80070fa:	f003 030f 	and.w	r3, r3, #15
 80070fe:	490c      	ldr	r1, [pc, #48]	; (8007130 <HAL_RCC_ClockConfig+0x26c>)
 8007100:	5ccb      	ldrb	r3, [r1, r3]
 8007102:	f003 031f 	and.w	r3, r3, #31
 8007106:	fa22 f303 	lsr.w	r3, r2, r3
 800710a:	4a0a      	ldr	r2, [pc, #40]	; (8007134 <HAL_RCC_ClockConfig+0x270>)
 800710c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800710e:	4b0a      	ldr	r3, [pc, #40]	; (8007138 <HAL_RCC_ClockConfig+0x274>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4618      	mov	r0, r3
 8007114:	f7fb fd58 	bl	8002bc8 <HAL_InitTick>
 8007118:	4603      	mov	r3, r0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3718      	adds	r7, #24
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	40022000 	.word	0x40022000
 8007128:	40021000 	.word	0x40021000
 800712c:	04c4b400 	.word	0x04c4b400
 8007130:	0800aec8 	.word	0x0800aec8
 8007134:	20000000 	.word	0x20000000
 8007138:	20000004 	.word	0x20000004

0800713c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007142:	4b2c      	ldr	r3, [pc, #176]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 030c 	and.w	r3, r3, #12
 800714a:	2b04      	cmp	r3, #4
 800714c:	d102      	bne.n	8007154 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800714e:	4b2a      	ldr	r3, [pc, #168]	; (80071f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	e047      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007154:	4b27      	ldr	r3, [pc, #156]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f003 030c 	and.w	r3, r3, #12
 800715c:	2b08      	cmp	r3, #8
 800715e:	d102      	bne.n	8007166 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007160:	4b26      	ldr	r3, [pc, #152]	; (80071fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	e03e      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007166:	4b23      	ldr	r3, [pc, #140]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 030c 	and.w	r3, r3, #12
 800716e:	2b0c      	cmp	r3, #12
 8007170:	d136      	bne.n	80071e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007172:	4b20      	ldr	r3, [pc, #128]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	f003 0303 	and.w	r3, r3, #3
 800717a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800717c:	4b1d      	ldr	r3, [pc, #116]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	091b      	lsrs	r3, r3, #4
 8007182:	f003 030f 	and.w	r3, r3, #15
 8007186:	3301      	adds	r3, #1
 8007188:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2b03      	cmp	r3, #3
 800718e:	d10c      	bne.n	80071aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007190:	4a1a      	ldr	r2, [pc, #104]	; (80071fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	fbb2 f3f3 	udiv	r3, r2, r3
 8007198:	4a16      	ldr	r2, [pc, #88]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800719a:	68d2      	ldr	r2, [r2, #12]
 800719c:	0a12      	lsrs	r2, r2, #8
 800719e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80071a2:	fb02 f303 	mul.w	r3, r2, r3
 80071a6:	617b      	str	r3, [r7, #20]
      break;
 80071a8:	e00c      	b.n	80071c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071aa:	4a13      	ldr	r2, [pc, #76]	; (80071f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80071b2:	4a10      	ldr	r2, [pc, #64]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071b4:	68d2      	ldr	r2, [r2, #12]
 80071b6:	0a12      	lsrs	r2, r2, #8
 80071b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80071bc:	fb02 f303 	mul.w	r3, r2, r3
 80071c0:	617b      	str	r3, [r7, #20]
      break;
 80071c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80071c4:	4b0b      	ldr	r3, [pc, #44]	; (80071f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	0e5b      	lsrs	r3, r3, #25
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	3301      	adds	r3, #1
 80071d0:	005b      	lsls	r3, r3, #1
 80071d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80071d4:	697a      	ldr	r2, [r7, #20]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071dc:	613b      	str	r3, [r7, #16]
 80071de:	e001      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80071e4:	693b      	ldr	r3, [r7, #16]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	371c      	adds	r7, #28
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	40021000 	.word	0x40021000
 80071f8:	00f42400 	.word	0x00f42400
 80071fc:	016e3600 	.word	0x016e3600

08007200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007200:	b480      	push	{r7}
 8007202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007204:	4b03      	ldr	r3, [pc, #12]	; (8007214 <HAL_RCC_GetHCLKFreq+0x14>)
 8007206:	681b      	ldr	r3, [r3, #0]
}
 8007208:	4618      	mov	r0, r3
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	20000000 	.word	0x20000000

08007218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800721c:	f7ff fff0 	bl	8007200 <HAL_RCC_GetHCLKFreq>
 8007220:	4602      	mov	r2, r0
 8007222:	4b06      	ldr	r3, [pc, #24]	; (800723c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	0a1b      	lsrs	r3, r3, #8
 8007228:	f003 0307 	and.w	r3, r3, #7
 800722c:	4904      	ldr	r1, [pc, #16]	; (8007240 <HAL_RCC_GetPCLK1Freq+0x28>)
 800722e:	5ccb      	ldrb	r3, [r1, r3]
 8007230:	f003 031f 	and.w	r3, r3, #31
 8007234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007238:	4618      	mov	r0, r3
 800723a:	bd80      	pop	{r7, pc}
 800723c:	40021000 	.word	0x40021000
 8007240:	0800aed8 	.word	0x0800aed8

08007244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007248:	f7ff ffda 	bl	8007200 <HAL_RCC_GetHCLKFreq>
 800724c:	4602      	mov	r2, r0
 800724e:	4b06      	ldr	r3, [pc, #24]	; (8007268 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	0adb      	lsrs	r3, r3, #11
 8007254:	f003 0307 	and.w	r3, r3, #7
 8007258:	4904      	ldr	r1, [pc, #16]	; (800726c <HAL_RCC_GetPCLK2Freq+0x28>)
 800725a:	5ccb      	ldrb	r3, [r1, r3]
 800725c:	f003 031f 	and.w	r3, r3, #31
 8007260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007264:	4618      	mov	r0, r3
 8007266:	bd80      	pop	{r7, pc}
 8007268:	40021000 	.word	0x40021000
 800726c:	0800aed8 	.word	0x0800aed8

08007270 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007270:	b480      	push	{r7}
 8007272:	b087      	sub	sp, #28
 8007274:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007276:	4b1e      	ldr	r3, [pc, #120]	; (80072f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f003 0303 	and.w	r3, r3, #3
 800727e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007280:	4b1b      	ldr	r3, [pc, #108]	; (80072f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	091b      	lsrs	r3, r3, #4
 8007286:	f003 030f 	and.w	r3, r3, #15
 800728a:	3301      	adds	r3, #1
 800728c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	2b03      	cmp	r3, #3
 8007292:	d10c      	bne.n	80072ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007294:	4a17      	ldr	r2, [pc, #92]	; (80072f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	fbb2 f3f3 	udiv	r3, r2, r3
 800729c:	4a14      	ldr	r2, [pc, #80]	; (80072f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800729e:	68d2      	ldr	r2, [r2, #12]
 80072a0:	0a12      	lsrs	r2, r2, #8
 80072a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80072a6:	fb02 f303 	mul.w	r3, r2, r3
 80072aa:	617b      	str	r3, [r7, #20]
    break;
 80072ac:	e00c      	b.n	80072c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80072ae:	4a12      	ldr	r2, [pc, #72]	; (80072f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b6:	4a0e      	ldr	r2, [pc, #56]	; (80072f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072b8:	68d2      	ldr	r2, [r2, #12]
 80072ba:	0a12      	lsrs	r2, r2, #8
 80072bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80072c0:	fb02 f303 	mul.w	r3, r2, r3
 80072c4:	617b      	str	r3, [r7, #20]
    break;
 80072c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80072c8:	4b09      	ldr	r3, [pc, #36]	; (80072f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	0e5b      	lsrs	r3, r3, #25
 80072ce:	f003 0303 	and.w	r3, r3, #3
 80072d2:	3301      	adds	r3, #1
 80072d4:	005b      	lsls	r3, r3, #1
 80072d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80072d8:	697a      	ldr	r2, [r7, #20]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80072e2:	687b      	ldr	r3, [r7, #4]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	371c      	adds	r7, #28
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr
 80072f0:	40021000 	.word	0x40021000
 80072f4:	016e3600 	.word	0x016e3600
 80072f8:	00f42400 	.word	0x00f42400

080072fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007304:	2300      	movs	r3, #0
 8007306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007308:	2300      	movs	r3, #0
 800730a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 8098 	beq.w	800744a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800731a:	2300      	movs	r3, #0
 800731c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800731e:	4b43      	ldr	r3, [pc, #268]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10d      	bne.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800732a:	4b40      	ldr	r3, [pc, #256]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800732c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800732e:	4a3f      	ldr	r2, [pc, #252]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007334:	6593      	str	r3, [r2, #88]	; 0x58
 8007336:	4b3d      	ldr	r3, [pc, #244]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800733e:	60bb      	str	r3, [r7, #8]
 8007340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007342:	2301      	movs	r3, #1
 8007344:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007346:	4b3a      	ldr	r3, [pc, #232]	; (8007430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a39      	ldr	r2, [pc, #228]	; (8007430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800734c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007350:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007352:	f7fb fc85 	bl	8002c60 <HAL_GetTick>
 8007356:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007358:	e009      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800735a:	f7fb fc81 	bl	8002c60 <HAL_GetTick>
 800735e:	4602      	mov	r2, r0
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	2b02      	cmp	r3, #2
 8007366:	d902      	bls.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	74fb      	strb	r3, [r7, #19]
        break;
 800736c:	e005      	b.n	800737a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800736e:	4b30      	ldr	r3, [pc, #192]	; (8007430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007376:	2b00      	cmp	r3, #0
 8007378:	d0ef      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800737a:	7cfb      	ldrb	r3, [r7, #19]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d159      	bne.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007380:	4b2a      	ldr	r3, [pc, #168]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800738a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d01e      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007396:	697a      	ldr	r2, [r7, #20]
 8007398:	429a      	cmp	r2, r3
 800739a:	d019      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800739c:	4b23      	ldr	r3, [pc, #140]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800739e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073a8:	4b20      	ldr	r3, [pc, #128]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ae:	4a1f      	ldr	r2, [pc, #124]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073b8:	4b1c      	ldr	r3, [pc, #112]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073be:	4a1b      	ldr	r2, [pc, #108]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073c8:	4a18      	ldr	r2, [pc, #96]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d016      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073da:	f7fb fc41 	bl	8002c60 <HAL_GetTick>
 80073de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073e0:	e00b      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073e2:	f7fb fc3d 	bl	8002c60 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d902      	bls.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	74fb      	strb	r3, [r7, #19]
            break;
 80073f8:	e006      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073fa:	4b0c      	ldr	r3, [pc, #48]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007400:	f003 0302 	and.w	r3, r3, #2
 8007404:	2b00      	cmp	r3, #0
 8007406:	d0ec      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10b      	bne.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800740e:	4b07      	ldr	r3, [pc, #28]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007414:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800741c:	4903      	ldr	r1, [pc, #12]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800741e:	4313      	orrs	r3, r2
 8007420:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007424:	e008      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007426:	7cfb      	ldrb	r3, [r7, #19]
 8007428:	74bb      	strb	r3, [r7, #18]
 800742a:	e005      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800742c:	40021000 	.word	0x40021000
 8007430:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007434:	7cfb      	ldrb	r3, [r7, #19]
 8007436:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007438:	7c7b      	ldrb	r3, [r7, #17]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d105      	bne.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800743e:	4ba7      	ldr	r3, [pc, #668]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007442:	4aa6      	ldr	r2, [pc, #664]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007448:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00a      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007456:	4ba1      	ldr	r3, [pc, #644]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745c:	f023 0203 	bic.w	r2, r3, #3
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	499d      	ldr	r1, [pc, #628]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007466:	4313      	orrs	r3, r2
 8007468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00a      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007478:	4b98      	ldr	r3, [pc, #608]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800747a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747e:	f023 020c 	bic.w	r2, r3, #12
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	4995      	ldr	r1, [pc, #596]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007488:	4313      	orrs	r3, r2
 800748a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f003 0304 	and.w	r3, r3, #4
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00a      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800749a:	4b90      	ldr	r3, [pc, #576]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800749c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	498c      	ldr	r1, [pc, #560]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0308 	and.w	r3, r3, #8
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00a      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80074bc:	4b87      	ldr	r3, [pc, #540]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	4984      	ldr	r1, [pc, #528]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074cc:	4313      	orrs	r3, r2
 80074ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0310 	and.w	r3, r3, #16
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80074de:	4b7f      	ldr	r3, [pc, #508]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	497b      	ldr	r1, [pc, #492]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ee:	4313      	orrs	r3, r2
 80074f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0320 	and.w	r3, r3, #32
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00a      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007500:	4b76      	ldr	r3, [pc, #472]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007506:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	4973      	ldr	r1, [pc, #460]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007510:	4313      	orrs	r3, r2
 8007512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007522:	4b6e      	ldr	r3, [pc, #440]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007528:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	496a      	ldr	r1, [pc, #424]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007532:	4313      	orrs	r3, r2
 8007534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00a      	beq.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007544:	4b65      	ldr	r3, [pc, #404]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800754a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a1b      	ldr	r3, [r3, #32]
 8007552:	4962      	ldr	r1, [pc, #392]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007554:	4313      	orrs	r3, r2
 8007556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00a      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007566:	4b5d      	ldr	r3, [pc, #372]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800756c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	4959      	ldr	r1, [pc, #356]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007576:	4313      	orrs	r3, r2
 8007578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00a      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007588:	4b54      	ldr	r3, [pc, #336]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800758a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800758e:	f023 0203 	bic.w	r2, r3, #3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007596:	4951      	ldr	r1, [pc, #324]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007598:	4313      	orrs	r3, r2
 800759a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00a      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075aa:	4b4c      	ldr	r3, [pc, #304]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b8:	4948      	ldr	r1, [pc, #288]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d015      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80075cc:	4b43      	ldr	r3, [pc, #268]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075da:	4940      	ldr	r1, [pc, #256]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075dc:	4313      	orrs	r3, r2
 80075de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075ea:	d105      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ec:	4b3b      	ldr	r3, [pc, #236]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	4a3a      	ldr	r2, [pc, #232]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007600:	2b00      	cmp	r3, #0
 8007602:	d015      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007604:	4b35      	ldr	r3, [pc, #212]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007612:	4932      	ldr	r1, [pc, #200]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007614:	4313      	orrs	r3, r2
 8007616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800761e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007622:	d105      	bne.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007624:	4b2d      	ldr	r3, [pc, #180]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	4a2c      	ldr	r2, [pc, #176]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800762a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800762e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007638:	2b00      	cmp	r3, #0
 800763a:	d015      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800763c:	4b27      	ldr	r3, [pc, #156]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800763e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007642:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764a:	4924      	ldr	r1, [pc, #144]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800764c:	4313      	orrs	r3, r2
 800764e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007656:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800765a:	d105      	bne.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800765c:	4b1f      	ldr	r3, [pc, #124]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	4a1e      	ldr	r2, [pc, #120]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007662:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007666:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d015      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007674:	4b19      	ldr	r3, [pc, #100]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800767a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007682:	4916      	ldr	r1, [pc, #88]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007684:	4313      	orrs	r3, r2
 8007686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007692:	d105      	bne.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007694:	4b11      	ldr	r3, [pc, #68]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	4a10      	ldr	r2, [pc, #64]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800769a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800769e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d019      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076ac:	4b0b      	ldr	r3, [pc, #44]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ba:	4908      	ldr	r1, [pc, #32]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076bc:	4313      	orrs	r3, r2
 80076be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076ca:	d109      	bne.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076cc:	4b03      	ldr	r3, [pc, #12]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	4a02      	ldr	r2, [pc, #8]	; (80076dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076d6:	60d3      	str	r3, [r2, #12]
 80076d8:	e002      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80076da:	bf00      	nop
 80076dc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d015      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80076ec:	4b29      	ldr	r3, [pc, #164]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076fa:	4926      	ldr	r1, [pc, #152]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076fc:	4313      	orrs	r3, r2
 80076fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007706:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800770a:	d105      	bne.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800770c:	4b21      	ldr	r3, [pc, #132]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	4a20      	ldr	r2, [pc, #128]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007716:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d015      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007724:	4b1b      	ldr	r3, [pc, #108]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800772a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007732:	4918      	ldr	r1, [pc, #96]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007734:	4313      	orrs	r3, r2
 8007736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800773e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007742:	d105      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007744:	4b13      	ldr	r3, [pc, #76]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	4a12      	ldr	r2, [pc, #72]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800774a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800774e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007758:	2b00      	cmp	r3, #0
 800775a:	d015      	beq.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800775c:	4b0d      	ldr	r3, [pc, #52]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800775e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007762:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800776a:	490a      	ldr	r1, [pc, #40]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800776c:	4313      	orrs	r3, r2
 800776e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007776:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800777a:	d105      	bne.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800777c:	4b05      	ldr	r3, [pc, #20]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	4a04      	ldr	r2, [pc, #16]	; (8007794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007786:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007788:	7cbb      	ldrb	r3, [r7, #18]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	40021000 	.word	0x40021000

08007798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e049      	b.n	800783e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d106      	bne.n	80077c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f7fa ffac 	bl	800271c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2202      	movs	r2, #2
 80077c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	3304      	adds	r3, #4
 80077d4:	4619      	mov	r1, r3
 80077d6:	4610      	mov	r0, r2
 80077d8:	f000 fe08 	bl	80083ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3708      	adds	r7, #8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
	...

08007848 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b01      	cmp	r3, #1
 800785a:	d001      	beq.n	8007860 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e04c      	b.n	80078fa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2202      	movs	r2, #2
 8007864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a26      	ldr	r2, [pc, #152]	; (8007908 <HAL_TIM_Base_Start+0xc0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d022      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800787a:	d01d      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a22      	ldr	r2, [pc, #136]	; (800790c <HAL_TIM_Base_Start+0xc4>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d018      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a21      	ldr	r2, [pc, #132]	; (8007910 <HAL_TIM_Base_Start+0xc8>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d013      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a1f      	ldr	r2, [pc, #124]	; (8007914 <HAL_TIM_Base_Start+0xcc>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00e      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a1e      	ldr	r2, [pc, #120]	; (8007918 <HAL_TIM_Base_Start+0xd0>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d009      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a1c      	ldr	r2, [pc, #112]	; (800791c <HAL_TIM_Base_Start+0xd4>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d004      	beq.n	80078b8 <HAL_TIM_Base_Start+0x70>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a1b      	ldr	r2, [pc, #108]	; (8007920 <HAL_TIM_Base_Start+0xd8>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d115      	bne.n	80078e4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	689a      	ldr	r2, [r3, #8]
 80078be:	4b19      	ldr	r3, [pc, #100]	; (8007924 <HAL_TIM_Base_Start+0xdc>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b06      	cmp	r3, #6
 80078c8:	d015      	beq.n	80078f6 <HAL_TIM_Base_Start+0xae>
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078d0:	d011      	beq.n	80078f6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f042 0201 	orr.w	r2, r2, #1
 80078e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078e2:	e008      	b.n	80078f6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f042 0201 	orr.w	r2, r2, #1
 80078f2:	601a      	str	r2, [r3, #0]
 80078f4:	e000      	b.n	80078f8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40012c00 	.word	0x40012c00
 800790c:	40000400 	.word	0x40000400
 8007910:	40000800 	.word	0x40000800
 8007914:	40000c00 	.word	0x40000c00
 8007918:	40013400 	.word	0x40013400
 800791c:	40014000 	.word	0x40014000
 8007920:	40015000 	.word	0x40015000
 8007924:	00010007 	.word	0x00010007

08007928 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007936:	b2db      	uxtb	r3, r3
 8007938:	2b01      	cmp	r3, #1
 800793a:	d001      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e054      	b.n	80079ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2202      	movs	r2, #2
 8007944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f042 0201 	orr.w	r2, r2, #1
 8007956:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a26      	ldr	r2, [pc, #152]	; (80079f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d022      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800796a:	d01d      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a22      	ldr	r2, [pc, #136]	; (80079fc <HAL_TIM_Base_Start_IT+0xd4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d018      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a21      	ldr	r2, [pc, #132]	; (8007a00 <HAL_TIM_Base_Start_IT+0xd8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d013      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a1f      	ldr	r2, [pc, #124]	; (8007a04 <HAL_TIM_Base_Start_IT+0xdc>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d00e      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a1e      	ldr	r2, [pc, #120]	; (8007a08 <HAL_TIM_Base_Start_IT+0xe0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d009      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a1c      	ldr	r2, [pc, #112]	; (8007a0c <HAL_TIM_Base_Start_IT+0xe4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d004      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x80>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a1b      	ldr	r2, [pc, #108]	; (8007a10 <HAL_TIM_Base_Start_IT+0xe8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d115      	bne.n	80079d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689a      	ldr	r2, [r3, #8]
 80079ae:	4b19      	ldr	r3, [pc, #100]	; (8007a14 <HAL_TIM_Base_Start_IT+0xec>)
 80079b0:	4013      	ands	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b06      	cmp	r3, #6
 80079b8:	d015      	beq.n	80079e6 <HAL_TIM_Base_Start_IT+0xbe>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079c0:	d011      	beq.n	80079e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 0201 	orr.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079d2:	e008      	b.n	80079e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f042 0201 	orr.w	r2, r2, #1
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e000      	b.n	80079e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	40012c00 	.word	0x40012c00
 80079fc:	40000400 	.word	0x40000400
 8007a00:	40000800 	.word	0x40000800
 8007a04:	40000c00 	.word	0x40000c00
 8007a08:	40013400 	.word	0x40013400
 8007a0c:	40014000 	.word	0x40014000
 8007a10:	40015000 	.word	0x40015000
 8007a14:	00010007 	.word	0x00010007

08007a18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e049      	b.n	8007abe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d106      	bne.n	8007a44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7fa fdec 	bl	800261c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2202      	movs	r2, #2
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	3304      	adds	r3, #4
 8007a54:	4619      	mov	r1, r3
 8007a56:	4610      	mov	r0, r2
 8007a58:	f000 fcc8 	bl	80083ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3708      	adds	r7, #8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
	...

08007ac8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d109      	bne.n	8007aec <HAL_TIM_PWM_Start+0x24>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	bf14      	ite	ne
 8007ae4:	2301      	movne	r3, #1
 8007ae6:	2300      	moveq	r3, #0
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	e03c      	b.n	8007b66 <HAL_TIM_PWM_Start+0x9e>
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	2b04      	cmp	r3, #4
 8007af0:	d109      	bne.n	8007b06 <HAL_TIM_PWM_Start+0x3e>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	bf14      	ite	ne
 8007afe:	2301      	movne	r3, #1
 8007b00:	2300      	moveq	r3, #0
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	e02f      	b.n	8007b66 <HAL_TIM_PWM_Start+0x9e>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d109      	bne.n	8007b20 <HAL_TIM_PWM_Start+0x58>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	bf14      	ite	ne
 8007b18:	2301      	movne	r3, #1
 8007b1a:	2300      	moveq	r3, #0
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	e022      	b.n	8007b66 <HAL_TIM_PWM_Start+0x9e>
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	2b0c      	cmp	r3, #12
 8007b24:	d109      	bne.n	8007b3a <HAL_TIM_PWM_Start+0x72>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	bf14      	ite	ne
 8007b32:	2301      	movne	r3, #1
 8007b34:	2300      	moveq	r3, #0
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	e015      	b.n	8007b66 <HAL_TIM_PWM_Start+0x9e>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b10      	cmp	r3, #16
 8007b3e:	d109      	bne.n	8007b54 <HAL_TIM_PWM_Start+0x8c>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	bf14      	ite	ne
 8007b4c:	2301      	movne	r3, #1
 8007b4e:	2300      	moveq	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	e008      	b.n	8007b66 <HAL_TIM_PWM_Start+0x9e>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	bf14      	ite	ne
 8007b60:	2301      	movne	r3, #1
 8007b62:	2300      	moveq	r3, #0
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d001      	beq.n	8007b6e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e0a6      	b.n	8007cbc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d104      	bne.n	8007b7e <HAL_TIM_PWM_Start+0xb6>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2202      	movs	r2, #2
 8007b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b7c:	e023      	b.n	8007bc6 <HAL_TIM_PWM_Start+0xfe>
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	2b04      	cmp	r3, #4
 8007b82:	d104      	bne.n	8007b8e <HAL_TIM_PWM_Start+0xc6>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b8c:	e01b      	b.n	8007bc6 <HAL_TIM_PWM_Start+0xfe>
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	2b08      	cmp	r3, #8
 8007b92:	d104      	bne.n	8007b9e <HAL_TIM_PWM_Start+0xd6>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2202      	movs	r2, #2
 8007b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b9c:	e013      	b.n	8007bc6 <HAL_TIM_PWM_Start+0xfe>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b0c      	cmp	r3, #12
 8007ba2:	d104      	bne.n	8007bae <HAL_TIM_PWM_Start+0xe6>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007bac:	e00b      	b.n	8007bc6 <HAL_TIM_PWM_Start+0xfe>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b10      	cmp	r3, #16
 8007bb2:	d104      	bne.n	8007bbe <HAL_TIM_PWM_Start+0xf6>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2202      	movs	r2, #2
 8007bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bbc:	e003      	b.n	8007bc6 <HAL_TIM_PWM_Start+0xfe>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	6839      	ldr	r1, [r7, #0]
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f001 f908 	bl	8008de4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a3a      	ldr	r2, [pc, #232]	; (8007cc4 <HAL_TIM_PWM_Start+0x1fc>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d018      	beq.n	8007c10 <HAL_TIM_PWM_Start+0x148>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a39      	ldr	r2, [pc, #228]	; (8007cc8 <HAL_TIM_PWM_Start+0x200>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d013      	beq.n	8007c10 <HAL_TIM_PWM_Start+0x148>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a37      	ldr	r2, [pc, #220]	; (8007ccc <HAL_TIM_PWM_Start+0x204>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00e      	beq.n	8007c10 <HAL_TIM_PWM_Start+0x148>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a36      	ldr	r2, [pc, #216]	; (8007cd0 <HAL_TIM_PWM_Start+0x208>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d009      	beq.n	8007c10 <HAL_TIM_PWM_Start+0x148>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a34      	ldr	r2, [pc, #208]	; (8007cd4 <HAL_TIM_PWM_Start+0x20c>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d004      	beq.n	8007c10 <HAL_TIM_PWM_Start+0x148>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a33      	ldr	r2, [pc, #204]	; (8007cd8 <HAL_TIM_PWM_Start+0x210>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d101      	bne.n	8007c14 <HAL_TIM_PWM_Start+0x14c>
 8007c10:	2301      	movs	r3, #1
 8007c12:	e000      	b.n	8007c16 <HAL_TIM_PWM_Start+0x14e>
 8007c14:	2300      	movs	r3, #0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d007      	beq.n	8007c2a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a25      	ldr	r2, [pc, #148]	; (8007cc4 <HAL_TIM_PWM_Start+0x1fc>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d022      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c3c:	d01d      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a26      	ldr	r2, [pc, #152]	; (8007cdc <HAL_TIM_PWM_Start+0x214>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d018      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a24      	ldr	r2, [pc, #144]	; (8007ce0 <HAL_TIM_PWM_Start+0x218>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d013      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a23      	ldr	r2, [pc, #140]	; (8007ce4 <HAL_TIM_PWM_Start+0x21c>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d00e      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a19      	ldr	r2, [pc, #100]	; (8007cc8 <HAL_TIM_PWM_Start+0x200>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d009      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a18      	ldr	r2, [pc, #96]	; (8007ccc <HAL_TIM_PWM_Start+0x204>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d004      	beq.n	8007c7a <HAL_TIM_PWM_Start+0x1b2>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a18      	ldr	r2, [pc, #96]	; (8007cd8 <HAL_TIM_PWM_Start+0x210>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d115      	bne.n	8007ca6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	4b19      	ldr	r3, [pc, #100]	; (8007ce8 <HAL_TIM_PWM_Start+0x220>)
 8007c82:	4013      	ands	r3, r2
 8007c84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b06      	cmp	r3, #6
 8007c8a:	d015      	beq.n	8007cb8 <HAL_TIM_PWM_Start+0x1f0>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c92:	d011      	beq.n	8007cb8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f042 0201 	orr.w	r2, r2, #1
 8007ca2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ca4:	e008      	b.n	8007cb8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f042 0201 	orr.w	r2, r2, #1
 8007cb4:	601a      	str	r2, [r3, #0]
 8007cb6:	e000      	b.n	8007cba <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cb8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	40012c00 	.word	0x40012c00
 8007cc8:	40013400 	.word	0x40013400
 8007ccc:	40014000 	.word	0x40014000
 8007cd0:	40014400 	.word	0x40014400
 8007cd4:	40014800 	.word	0x40014800
 8007cd8:	40015000 	.word	0x40015000
 8007cdc:	40000400 	.word	0x40000400
 8007ce0:	40000800 	.word	0x40000800
 8007ce4:	40000c00 	.word	0x40000c00
 8007ce8:	00010007 	.word	0x00010007

08007cec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e049      	b.n	8007d92 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7fa fca2 	bl	800265c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3304      	adds	r3, #4
 8007d28:	4619      	mov	r1, r3
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	f000 fb5e 	bl	80083ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
	...

08007d9c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d104      	bne.n	8007dba <HAL_TIM_IC_Start_IT+0x1e>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	e023      	b.n	8007e02 <HAL_TIM_IC_Start_IT+0x66>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	2b04      	cmp	r3, #4
 8007dbe:	d104      	bne.n	8007dca <HAL_TIM_IC_Start_IT+0x2e>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	e01b      	b.n	8007e02 <HAL_TIM_IC_Start_IT+0x66>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	2b08      	cmp	r3, #8
 8007dce:	d104      	bne.n	8007dda <HAL_TIM_IC_Start_IT+0x3e>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	e013      	b.n	8007e02 <HAL_TIM_IC_Start_IT+0x66>
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2b0c      	cmp	r3, #12
 8007dde:	d104      	bne.n	8007dea <HAL_TIM_IC_Start_IT+0x4e>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	e00b      	b.n	8007e02 <HAL_TIM_IC_Start_IT+0x66>
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b10      	cmp	r3, #16
 8007dee:	d104      	bne.n	8007dfa <HAL_TIM_IC_Start_IT+0x5e>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	e003      	b.n	8007e02 <HAL_TIM_IC_Start_IT+0x66>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d104      	bne.n	8007e14 <HAL_TIM_IC_Start_IT+0x78>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	e013      	b.n	8007e3c <HAL_TIM_IC_Start_IT+0xa0>
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	d104      	bne.n	8007e24 <HAL_TIM_IC_Start_IT+0x88>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	e00b      	b.n	8007e3c <HAL_TIM_IC_Start_IT+0xa0>
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d104      	bne.n	8007e34 <HAL_TIM_IC_Start_IT+0x98>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	e003      	b.n	8007e3c <HAL_TIM_IC_Start_IT+0xa0>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e3e:	7bbb      	ldrb	r3, [r7, #14]
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d102      	bne.n	8007e4a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e44:	7b7b      	ldrb	r3, [r7, #13]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d001      	beq.n	8007e4e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e0e2      	b.n	8008014 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d104      	bne.n	8007e5e <HAL_TIM_IC_Start_IT+0xc2>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2202      	movs	r2, #2
 8007e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e5c:	e023      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x10a>
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d104      	bne.n	8007e6e <HAL_TIM_IC_Start_IT+0xd2>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2202      	movs	r2, #2
 8007e68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e6c:	e01b      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x10a>
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	2b08      	cmp	r3, #8
 8007e72:	d104      	bne.n	8007e7e <HAL_TIM_IC_Start_IT+0xe2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e7c:	e013      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x10a>
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	2b0c      	cmp	r3, #12
 8007e82:	d104      	bne.n	8007e8e <HAL_TIM_IC_Start_IT+0xf2>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2202      	movs	r2, #2
 8007e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e8c:	e00b      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x10a>
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	2b10      	cmp	r3, #16
 8007e92:	d104      	bne.n	8007e9e <HAL_TIM_IC_Start_IT+0x102>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2202      	movs	r2, #2
 8007e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e9c:	e003      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x10a>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2202      	movs	r2, #2
 8007ea2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d104      	bne.n	8007eb6 <HAL_TIM_IC_Start_IT+0x11a>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007eb4:	e013      	b.n	8007ede <HAL_TIM_IC_Start_IT+0x142>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b04      	cmp	r3, #4
 8007eba:	d104      	bne.n	8007ec6 <HAL_TIM_IC_Start_IT+0x12a>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ec4:	e00b      	b.n	8007ede <HAL_TIM_IC_Start_IT+0x142>
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d104      	bne.n	8007ed6 <HAL_TIM_IC_Start_IT+0x13a>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2202      	movs	r2, #2
 8007ed0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007ed4:	e003      	b.n	8007ede <HAL_TIM_IC_Start_IT+0x142>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2202      	movs	r2, #2
 8007eda:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	2b0c      	cmp	r3, #12
 8007ee2:	d841      	bhi.n	8007f68 <HAL_TIM_IC_Start_IT+0x1cc>
 8007ee4:	a201      	add	r2, pc, #4	; (adr r2, 8007eec <HAL_TIM_IC_Start_IT+0x150>)
 8007ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eea:	bf00      	nop
 8007eec:	08007f21 	.word	0x08007f21
 8007ef0:	08007f69 	.word	0x08007f69
 8007ef4:	08007f69 	.word	0x08007f69
 8007ef8:	08007f69 	.word	0x08007f69
 8007efc:	08007f33 	.word	0x08007f33
 8007f00:	08007f69 	.word	0x08007f69
 8007f04:	08007f69 	.word	0x08007f69
 8007f08:	08007f69 	.word	0x08007f69
 8007f0c:	08007f45 	.word	0x08007f45
 8007f10:	08007f69 	.word	0x08007f69
 8007f14:	08007f69 	.word	0x08007f69
 8007f18:	08007f69 	.word	0x08007f69
 8007f1c:	08007f57 	.word	0x08007f57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	68da      	ldr	r2, [r3, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0202 	orr.w	r2, r2, #2
 8007f2e:	60da      	str	r2, [r3, #12]
      break;
 8007f30:	e01d      	b.n	8007f6e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	68da      	ldr	r2, [r3, #12]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f042 0204 	orr.w	r2, r2, #4
 8007f40:	60da      	str	r2, [r3, #12]
      break;
 8007f42:	e014      	b.n	8007f6e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	68da      	ldr	r2, [r3, #12]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f042 0208 	orr.w	r2, r2, #8
 8007f52:	60da      	str	r2, [r3, #12]
      break;
 8007f54:	e00b      	b.n	8007f6e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f042 0210 	orr.w	r2, r2, #16
 8007f64:	60da      	str	r2, [r3, #12]
      break;
 8007f66:	e002      	b.n	8007f6e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d14e      	bne.n	8008012 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	6839      	ldr	r1, [r7, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 ff31 	bl	8008de4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a25      	ldr	r2, [pc, #148]	; (800801c <HAL_TIM_IC_Start_IT+0x280>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d022      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f94:	d01d      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a21      	ldr	r2, [pc, #132]	; (8008020 <HAL_TIM_IC_Start_IT+0x284>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d018      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a1f      	ldr	r2, [pc, #124]	; (8008024 <HAL_TIM_IC_Start_IT+0x288>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d013      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a1e      	ldr	r2, [pc, #120]	; (8008028 <HAL_TIM_IC_Start_IT+0x28c>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d00e      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a1c      	ldr	r2, [pc, #112]	; (800802c <HAL_TIM_IC_Start_IT+0x290>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d009      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a1b      	ldr	r2, [pc, #108]	; (8008030 <HAL_TIM_IC_Start_IT+0x294>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d004      	beq.n	8007fd2 <HAL_TIM_IC_Start_IT+0x236>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a19      	ldr	r2, [pc, #100]	; (8008034 <HAL_TIM_IC_Start_IT+0x298>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d115      	bne.n	8007ffe <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689a      	ldr	r2, [r3, #8]
 8007fd8:	4b17      	ldr	r3, [pc, #92]	; (8008038 <HAL_TIM_IC_Start_IT+0x29c>)
 8007fda:	4013      	ands	r3, r2
 8007fdc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b06      	cmp	r3, #6
 8007fe2:	d015      	beq.n	8008010 <HAL_TIM_IC_Start_IT+0x274>
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fea:	d011      	beq.n	8008010 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f042 0201 	orr.w	r2, r2, #1
 8007ffa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ffc:	e008      	b.n	8008010 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f042 0201 	orr.w	r2, r2, #1
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	e000      	b.n	8008012 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008010:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008012:	7bfb      	ldrb	r3, [r7, #15]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	40012c00 	.word	0x40012c00
 8008020:	40000400 	.word	0x40000400
 8008024:	40000800 	.word	0x40000800
 8008028:	40000c00 	.word	0x40000c00
 800802c:	40013400 	.word	0x40013400
 8008030:	40014000 	.word	0x40014000
 8008034:	40015000 	.word	0x40015000
 8008038:	00010007 	.word	0x00010007

0800803c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008052:	2b01      	cmp	r3, #1
 8008054:	d101      	bne.n	800805a <HAL_TIM_IC_ConfigChannel+0x1e>
 8008056:	2302      	movs	r3, #2
 8008058:	e088      	b.n	800816c <HAL_TIM_IC_ConfigChannel+0x130>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d11b      	bne.n	80080a0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6818      	ldr	r0, [r3, #0]
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	6819      	ldr	r1, [r3, #0]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	f000 fd8a 	bl	8008b90 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	699a      	ldr	r2, [r3, #24]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f022 020c 	bic.w	r2, r2, #12
 800808a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6999      	ldr	r1, [r3, #24]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	689a      	ldr	r2, [r3, #8]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	430a      	orrs	r2, r1
 800809c:	619a      	str	r2, [r3, #24]
 800809e:	e060      	b.n	8008162 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2b04      	cmp	r3, #4
 80080a4:	d11c      	bne.n	80080e0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	6819      	ldr	r1, [r3, #0]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	685a      	ldr	r2, [r3, #4]
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	f000 fddf 	bl	8008c78 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	699a      	ldr	r2, [r3, #24]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80080c8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	6999      	ldr	r1, [r3, #24]
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	021a      	lsls	r2, r3, #8
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	619a      	str	r2, [r3, #24]
 80080de:	e040      	b.n	8008162 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b08      	cmp	r3, #8
 80080e4:	d11b      	bne.n	800811e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6818      	ldr	r0, [r3, #0]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6819      	ldr	r1, [r3, #0]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	f000 fdfc 	bl	8008cf2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	69da      	ldr	r2, [r3, #28]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f022 020c 	bic.w	r2, r2, #12
 8008108:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	69d9      	ldr	r1, [r3, #28]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	689a      	ldr	r2, [r3, #8]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	430a      	orrs	r2, r1
 800811a:	61da      	str	r2, [r3, #28]
 800811c:	e021      	b.n	8008162 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2b0c      	cmp	r3, #12
 8008122:	d11c      	bne.n	800815e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6818      	ldr	r0, [r3, #0]
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	6819      	ldr	r1, [r3, #0]
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	685a      	ldr	r2, [r3, #4]
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	f000 fe19 	bl	8008d6a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	69da      	ldr	r2, [r3, #28]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008146:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69d9      	ldr	r1, [r3, #28]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	021a      	lsls	r2, r3, #8
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	61da      	str	r2, [r3, #28]
 800815c:	e001      	b.n	8008162 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800816a:	7dfb      	ldrb	r3, [r7, #23]
}
 800816c:	4618      	mov	r0, r3
 800816e:	3718      	adds	r7, #24
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008180:	2300      	movs	r3, #0
 8008182:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800818a:	2b01      	cmp	r3, #1
 800818c:	d101      	bne.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800818e:	2302      	movs	r3, #2
 8008190:	e0ff      	b.n	8008392 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2b14      	cmp	r3, #20
 800819e:	f200 80f0 	bhi.w	8008382 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80081a2:	a201      	add	r2, pc, #4	; (adr r2, 80081a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80081a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a8:	080081fd 	.word	0x080081fd
 80081ac:	08008383 	.word	0x08008383
 80081b0:	08008383 	.word	0x08008383
 80081b4:	08008383 	.word	0x08008383
 80081b8:	0800823d 	.word	0x0800823d
 80081bc:	08008383 	.word	0x08008383
 80081c0:	08008383 	.word	0x08008383
 80081c4:	08008383 	.word	0x08008383
 80081c8:	0800827f 	.word	0x0800827f
 80081cc:	08008383 	.word	0x08008383
 80081d0:	08008383 	.word	0x08008383
 80081d4:	08008383 	.word	0x08008383
 80081d8:	080082bf 	.word	0x080082bf
 80081dc:	08008383 	.word	0x08008383
 80081e0:	08008383 	.word	0x08008383
 80081e4:	08008383 	.word	0x08008383
 80081e8:	08008301 	.word	0x08008301
 80081ec:	08008383 	.word	0x08008383
 80081f0:	08008383 	.word	0x08008383
 80081f4:	08008383 	.word	0x08008383
 80081f8:	08008341 	.word	0x08008341
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68b9      	ldr	r1, [r7, #8]
 8008202:	4618      	mov	r0, r3
 8008204:	f000 f99a 	bl	800853c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	699a      	ldr	r2, [r3, #24]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f042 0208 	orr.w	r2, r2, #8
 8008216:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	699a      	ldr	r2, [r3, #24]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f022 0204 	bic.w	r2, r2, #4
 8008226:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	6999      	ldr	r1, [r3, #24]
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	691a      	ldr	r2, [r3, #16]
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	430a      	orrs	r2, r1
 8008238:	619a      	str	r2, [r3, #24]
      break;
 800823a:	e0a5      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68b9      	ldr	r1, [r7, #8]
 8008242:	4618      	mov	r0, r3
 8008244:	f000 fa14 	bl	8008670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	699a      	ldr	r2, [r3, #24]
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008256:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	699a      	ldr	r2, [r3, #24]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008266:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6999      	ldr	r1, [r3, #24]
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	691b      	ldr	r3, [r3, #16]
 8008272:	021a      	lsls	r2, r3, #8
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	430a      	orrs	r2, r1
 800827a:	619a      	str	r2, [r3, #24]
      break;
 800827c:	e084      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68b9      	ldr	r1, [r7, #8]
 8008284:	4618      	mov	r0, r3
 8008286:	f000 fa87 	bl	8008798 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69da      	ldr	r2, [r3, #28]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f042 0208 	orr.w	r2, r2, #8
 8008298:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	69da      	ldr	r2, [r3, #28]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f022 0204 	bic.w	r2, r2, #4
 80082a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	69d9      	ldr	r1, [r3, #28]
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	691a      	ldr	r2, [r3, #16]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	430a      	orrs	r2, r1
 80082ba:	61da      	str	r2, [r3, #28]
      break;
 80082bc:	e064      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68b9      	ldr	r1, [r7, #8]
 80082c4:	4618      	mov	r0, r3
 80082c6:	f000 faf9 	bl	80088bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	69da      	ldr	r2, [r3, #28]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	69da      	ldr	r2, [r3, #28]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	69d9      	ldr	r1, [r3, #28]
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	691b      	ldr	r3, [r3, #16]
 80082f4:	021a      	lsls	r2, r3, #8
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	61da      	str	r2, [r3, #28]
      break;
 80082fe:	e043      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68b9      	ldr	r1, [r7, #8]
 8008306:	4618      	mov	r0, r3
 8008308:	f000 fb6c 	bl	80089e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0208 	orr.w	r2, r2, #8
 800831a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 0204 	bic.w	r2, r2, #4
 800832a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	691a      	ldr	r2, [r3, #16]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800833e:	e023      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68b9      	ldr	r1, [r7, #8]
 8008346:	4618      	mov	r0, r3
 8008348:	f000 fbb6 	bl	8008ab8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800835a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800836a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	021a      	lsls	r2, r3, #8
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	430a      	orrs	r2, r1
 800837e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008380:	e002      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	75fb      	strb	r3, [r7, #23]
      break;
 8008386:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008390:	7dfb      	ldrb	r3, [r7, #23]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3718      	adds	r7, #24
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop

0800839c <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_TIM_GenerateEvent+0x18>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e014      	b.n	80083de <HAL_TIM_GenerateEvent+0x42>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2202      	movs	r2, #2
 80083c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	683a      	ldr	r2, [r7, #0]
 80083ca:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	370c      	adds	r7, #12
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
	...

080083ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a46      	ldr	r2, [pc, #280]	; (8008518 <TIM_Base_SetConfig+0x12c>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d017      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800840a:	d013      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a43      	ldr	r2, [pc, #268]	; (800851c <TIM_Base_SetConfig+0x130>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d00f      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a42      	ldr	r2, [pc, #264]	; (8008520 <TIM_Base_SetConfig+0x134>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d00b      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a41      	ldr	r2, [pc, #260]	; (8008524 <TIM_Base_SetConfig+0x138>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d007      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a40      	ldr	r2, [pc, #256]	; (8008528 <TIM_Base_SetConfig+0x13c>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d003      	beq.n	8008434 <TIM_Base_SetConfig+0x48>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a3f      	ldr	r2, [pc, #252]	; (800852c <TIM_Base_SetConfig+0x140>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d108      	bne.n	8008446 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800843a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	4313      	orrs	r3, r2
 8008444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a33      	ldr	r2, [pc, #204]	; (8008518 <TIM_Base_SetConfig+0x12c>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d023      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008454:	d01f      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a30      	ldr	r2, [pc, #192]	; (800851c <TIM_Base_SetConfig+0x130>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d01b      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a2f      	ldr	r2, [pc, #188]	; (8008520 <TIM_Base_SetConfig+0x134>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d017      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a2e      	ldr	r2, [pc, #184]	; (8008524 <TIM_Base_SetConfig+0x138>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d013      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a2d      	ldr	r2, [pc, #180]	; (8008528 <TIM_Base_SetConfig+0x13c>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d00f      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a2d      	ldr	r2, [pc, #180]	; (8008530 <TIM_Base_SetConfig+0x144>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d00b      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a2c      	ldr	r2, [pc, #176]	; (8008534 <TIM_Base_SetConfig+0x148>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d007      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	4a2b      	ldr	r2, [pc, #172]	; (8008538 <TIM_Base_SetConfig+0x14c>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d003      	beq.n	8008496 <TIM_Base_SetConfig+0xaa>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a26      	ldr	r2, [pc, #152]	; (800852c <TIM_Base_SetConfig+0x140>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d108      	bne.n	80084a8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800849c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	695b      	ldr	r3, [r3, #20]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	689a      	ldr	r2, [r3, #8]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	4a12      	ldr	r2, [pc, #72]	; (8008518 <TIM_Base_SetConfig+0x12c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d013      	beq.n	80084fc <TIM_Base_SetConfig+0x110>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a14      	ldr	r2, [pc, #80]	; (8008528 <TIM_Base_SetConfig+0x13c>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d00f      	beq.n	80084fc <TIM_Base_SetConfig+0x110>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a14      	ldr	r2, [pc, #80]	; (8008530 <TIM_Base_SetConfig+0x144>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d00b      	beq.n	80084fc <TIM_Base_SetConfig+0x110>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a13      	ldr	r2, [pc, #76]	; (8008534 <TIM_Base_SetConfig+0x148>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d007      	beq.n	80084fc <TIM_Base_SetConfig+0x110>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a12      	ldr	r2, [pc, #72]	; (8008538 <TIM_Base_SetConfig+0x14c>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d003      	beq.n	80084fc <TIM_Base_SetConfig+0x110>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4a0d      	ldr	r2, [pc, #52]	; (800852c <TIM_Base_SetConfig+0x140>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d103      	bne.n	8008504 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	691a      	ldr	r2, [r3, #16]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	615a      	str	r2, [r3, #20]
}
 800850a:	bf00      	nop
 800850c:	3714      	adds	r7, #20
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop
 8008518:	40012c00 	.word	0x40012c00
 800851c:	40000400 	.word	0x40000400
 8008520:	40000800 	.word	0x40000800
 8008524:	40000c00 	.word	0x40000c00
 8008528:	40013400 	.word	0x40013400
 800852c:	40015000 	.word	0x40015000
 8008530:	40014000 	.word	0x40014000
 8008534:	40014400 	.word	0x40014400
 8008538:	40014800 	.word	0x40014800

0800853c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800853c:	b480      	push	{r7}
 800853e:	b087      	sub	sp, #28
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	f023 0201 	bic.w	r2, r3, #1
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6a1b      	ldr	r3, [r3, #32]
 8008556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800856a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800856e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f023 0303 	bic.w	r3, r3, #3
 8008576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	4313      	orrs	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	f023 0302 	bic.w	r3, r3, #2
 8008588:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	4313      	orrs	r3, r2
 8008592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a30      	ldr	r2, [pc, #192]	; (8008658 <TIM_OC1_SetConfig+0x11c>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d013      	beq.n	80085c4 <TIM_OC1_SetConfig+0x88>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a2f      	ldr	r2, [pc, #188]	; (800865c <TIM_OC1_SetConfig+0x120>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d00f      	beq.n	80085c4 <TIM_OC1_SetConfig+0x88>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a2e      	ldr	r2, [pc, #184]	; (8008660 <TIM_OC1_SetConfig+0x124>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d00b      	beq.n	80085c4 <TIM_OC1_SetConfig+0x88>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a2d      	ldr	r2, [pc, #180]	; (8008664 <TIM_OC1_SetConfig+0x128>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d007      	beq.n	80085c4 <TIM_OC1_SetConfig+0x88>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a2c      	ldr	r2, [pc, #176]	; (8008668 <TIM_OC1_SetConfig+0x12c>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d003      	beq.n	80085c4 <TIM_OC1_SetConfig+0x88>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	4a2b      	ldr	r2, [pc, #172]	; (800866c <TIM_OC1_SetConfig+0x130>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d10c      	bne.n	80085de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	f023 0308 	bic.w	r3, r3, #8
 80085ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	697a      	ldr	r2, [r7, #20]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f023 0304 	bic.w	r3, r3, #4
 80085dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a1d      	ldr	r2, [pc, #116]	; (8008658 <TIM_OC1_SetConfig+0x11c>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d013      	beq.n	800860e <TIM_OC1_SetConfig+0xd2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a1c      	ldr	r2, [pc, #112]	; (800865c <TIM_OC1_SetConfig+0x120>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d00f      	beq.n	800860e <TIM_OC1_SetConfig+0xd2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a1b      	ldr	r2, [pc, #108]	; (8008660 <TIM_OC1_SetConfig+0x124>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d00b      	beq.n	800860e <TIM_OC1_SetConfig+0xd2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a1a      	ldr	r2, [pc, #104]	; (8008664 <TIM_OC1_SetConfig+0x128>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d007      	beq.n	800860e <TIM_OC1_SetConfig+0xd2>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a19      	ldr	r2, [pc, #100]	; (8008668 <TIM_OC1_SetConfig+0x12c>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d003      	beq.n	800860e <TIM_OC1_SetConfig+0xd2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a18      	ldr	r2, [pc, #96]	; (800866c <TIM_OC1_SetConfig+0x130>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d111      	bne.n	8008632 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800861c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	4313      	orrs	r3, r2
 8008630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	621a      	str	r2, [r3, #32]
}
 800864c:	bf00      	nop
 800864e:	371c      	adds	r7, #28
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr
 8008658:	40012c00 	.word	0x40012c00
 800865c:	40013400 	.word	0x40013400
 8008660:	40014000 	.word	0x40014000
 8008664:	40014400 	.word	0x40014400
 8008668:	40014800 	.word	0x40014800
 800866c:	40015000 	.word	0x40015000

08008670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008670:	b480      	push	{r7}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	f023 0210 	bic.w	r2, r3, #16
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6a1b      	ldr	r3, [r3, #32]
 800868a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	699b      	ldr	r3, [r3, #24]
 8008696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800869e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	021b      	lsls	r3, r3, #8
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	4313      	orrs	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	f023 0320 	bic.w	r3, r3, #32
 80086be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	011b      	lsls	r3, r3, #4
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a2c      	ldr	r2, [pc, #176]	; (8008780 <TIM_OC2_SetConfig+0x110>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d007      	beq.n	80086e4 <TIM_OC2_SetConfig+0x74>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a2b      	ldr	r2, [pc, #172]	; (8008784 <TIM_OC2_SetConfig+0x114>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d003      	beq.n	80086e4 <TIM_OC2_SetConfig+0x74>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a2a      	ldr	r2, [pc, #168]	; (8008788 <TIM_OC2_SetConfig+0x118>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d10d      	bne.n	8008700 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	011b      	lsls	r3, r3, #4
 80086f2:	697a      	ldr	r2, [r7, #20]
 80086f4:	4313      	orrs	r3, r2
 80086f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a1f      	ldr	r2, [pc, #124]	; (8008780 <TIM_OC2_SetConfig+0x110>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d013      	beq.n	8008730 <TIM_OC2_SetConfig+0xc0>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a1e      	ldr	r2, [pc, #120]	; (8008784 <TIM_OC2_SetConfig+0x114>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d00f      	beq.n	8008730 <TIM_OC2_SetConfig+0xc0>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a1e      	ldr	r2, [pc, #120]	; (800878c <TIM_OC2_SetConfig+0x11c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d00b      	beq.n	8008730 <TIM_OC2_SetConfig+0xc0>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a1d      	ldr	r2, [pc, #116]	; (8008790 <TIM_OC2_SetConfig+0x120>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d007      	beq.n	8008730 <TIM_OC2_SetConfig+0xc0>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a1c      	ldr	r2, [pc, #112]	; (8008794 <TIM_OC2_SetConfig+0x124>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d003      	beq.n	8008730 <TIM_OC2_SetConfig+0xc0>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a17      	ldr	r2, [pc, #92]	; (8008788 <TIM_OC2_SetConfig+0x118>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d113      	bne.n	8008758 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008736:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800873e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	695b      	ldr	r3, [r3, #20]
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	693a      	ldr	r2, [r7, #16]
 8008748:	4313      	orrs	r3, r2
 800874a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	693a      	ldr	r2, [r7, #16]
 8008754:	4313      	orrs	r3, r2
 8008756:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	685a      	ldr	r2, [r3, #4]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	621a      	str	r2, [r3, #32]
}
 8008772:	bf00      	nop
 8008774:	371c      	adds	r7, #28
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	40012c00 	.word	0x40012c00
 8008784:	40013400 	.word	0x40013400
 8008788:	40015000 	.word	0x40015000
 800878c:	40014000 	.word	0x40014000
 8008790:	40014400 	.word	0x40014400
 8008794:	40014800 	.word	0x40014800

08008798 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008798:	b480      	push	{r7}
 800879a:	b087      	sub	sp, #28
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
 80087a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a1b      	ldr	r3, [r3, #32]
 80087b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	69db      	ldr	r3, [r3, #28]
 80087be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f023 0303 	bic.w	r3, r3, #3
 80087d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	4313      	orrs	r3, r2
 80087dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	021b      	lsls	r3, r3, #8
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a2b      	ldr	r2, [pc, #172]	; (80088a4 <TIM_OC3_SetConfig+0x10c>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d007      	beq.n	800880a <TIM_OC3_SetConfig+0x72>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a2a      	ldr	r2, [pc, #168]	; (80088a8 <TIM_OC3_SetConfig+0x110>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d003      	beq.n	800880a <TIM_OC3_SetConfig+0x72>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a29      	ldr	r2, [pc, #164]	; (80088ac <TIM_OC3_SetConfig+0x114>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d10d      	bne.n	8008826 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	021b      	lsls	r3, r3, #8
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	4313      	orrs	r3, r2
 800881c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	4a1e      	ldr	r2, [pc, #120]	; (80088a4 <TIM_OC3_SetConfig+0x10c>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d013      	beq.n	8008856 <TIM_OC3_SetConfig+0xbe>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	4a1d      	ldr	r2, [pc, #116]	; (80088a8 <TIM_OC3_SetConfig+0x110>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d00f      	beq.n	8008856 <TIM_OC3_SetConfig+0xbe>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	4a1d      	ldr	r2, [pc, #116]	; (80088b0 <TIM_OC3_SetConfig+0x118>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d00b      	beq.n	8008856 <TIM_OC3_SetConfig+0xbe>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	4a1c      	ldr	r2, [pc, #112]	; (80088b4 <TIM_OC3_SetConfig+0x11c>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d007      	beq.n	8008856 <TIM_OC3_SetConfig+0xbe>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a1b      	ldr	r2, [pc, #108]	; (80088b8 <TIM_OC3_SetConfig+0x120>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d003      	beq.n	8008856 <TIM_OC3_SetConfig+0xbe>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	4a16      	ldr	r2, [pc, #88]	; (80088ac <TIM_OC3_SetConfig+0x114>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d113      	bne.n	800887e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800885c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	695b      	ldr	r3, [r3, #20]
 800886a:	011b      	lsls	r3, r3, #4
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	4313      	orrs	r3, r2
 8008870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	693a      	ldr	r2, [r7, #16]
 800887a:	4313      	orrs	r3, r2
 800887c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	693a      	ldr	r2, [r7, #16]
 8008882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	621a      	str	r2, [r3, #32]
}
 8008898:	bf00      	nop
 800889a:	371c      	adds	r7, #28
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr
 80088a4:	40012c00 	.word	0x40012c00
 80088a8:	40013400 	.word	0x40013400
 80088ac:	40015000 	.word	0x40015000
 80088b0:	40014000 	.word	0x40014000
 80088b4:	40014400 	.word	0x40014400
 80088b8:	40014800 	.word	0x40014800

080088bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	69db      	ldr	r3, [r3, #28]
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	021b      	lsls	r3, r3, #8
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	4313      	orrs	r3, r2
 8008902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800890a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	031b      	lsls	r3, r3, #12
 8008912:	697a      	ldr	r2, [r7, #20]
 8008914:	4313      	orrs	r3, r2
 8008916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a2c      	ldr	r2, [pc, #176]	; (80089cc <TIM_OC4_SetConfig+0x110>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d007      	beq.n	8008930 <TIM_OC4_SetConfig+0x74>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a2b      	ldr	r2, [pc, #172]	; (80089d0 <TIM_OC4_SetConfig+0x114>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d003      	beq.n	8008930 <TIM_OC4_SetConfig+0x74>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a2a      	ldr	r2, [pc, #168]	; (80089d4 <TIM_OC4_SetConfig+0x118>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d10d      	bne.n	800894c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	031b      	lsls	r3, r3, #12
 800893e:	697a      	ldr	r2, [r7, #20]
 8008940:	4313      	orrs	r3, r2
 8008942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800894a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	4a1f      	ldr	r2, [pc, #124]	; (80089cc <TIM_OC4_SetConfig+0x110>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d013      	beq.n	800897c <TIM_OC4_SetConfig+0xc0>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a1e      	ldr	r2, [pc, #120]	; (80089d0 <TIM_OC4_SetConfig+0x114>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d00f      	beq.n	800897c <TIM_OC4_SetConfig+0xc0>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a1e      	ldr	r2, [pc, #120]	; (80089d8 <TIM_OC4_SetConfig+0x11c>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d00b      	beq.n	800897c <TIM_OC4_SetConfig+0xc0>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a1d      	ldr	r2, [pc, #116]	; (80089dc <TIM_OC4_SetConfig+0x120>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d007      	beq.n	800897c <TIM_OC4_SetConfig+0xc0>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a1c      	ldr	r2, [pc, #112]	; (80089e0 <TIM_OC4_SetConfig+0x124>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d003      	beq.n	800897c <TIM_OC4_SetConfig+0xc0>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a17      	ldr	r2, [pc, #92]	; (80089d4 <TIM_OC4_SetConfig+0x118>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d113      	bne.n	80089a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008982:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800898a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	695b      	ldr	r3, [r3, #20]
 8008990:	019b      	lsls	r3, r3, #6
 8008992:	693a      	ldr	r2, [r7, #16]
 8008994:	4313      	orrs	r3, r2
 8008996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	019b      	lsls	r3, r3, #6
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68fa      	ldr	r2, [r7, #12]
 80089ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	697a      	ldr	r2, [r7, #20]
 80089bc:	621a      	str	r2, [r3, #32]
}
 80089be:	bf00      	nop
 80089c0:	371c      	adds	r7, #28
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	40012c00 	.word	0x40012c00
 80089d0:	40013400 	.word	0x40013400
 80089d4:	40015000 	.word	0x40015000
 80089d8:	40014000 	.word	0x40014000
 80089dc:	40014400 	.word	0x40014400
 80089e0:	40014800 	.word	0x40014800

080089e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6a1b      	ldr	r3, [r3, #32]
 80089f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	041b      	lsls	r3, r3, #16
 8008a30:	693a      	ldr	r2, [r7, #16]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a19      	ldr	r2, [pc, #100]	; (8008aa0 <TIM_OC5_SetConfig+0xbc>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d013      	beq.n	8008a66 <TIM_OC5_SetConfig+0x82>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a18      	ldr	r2, [pc, #96]	; (8008aa4 <TIM_OC5_SetConfig+0xc0>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d00f      	beq.n	8008a66 <TIM_OC5_SetConfig+0x82>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a17      	ldr	r2, [pc, #92]	; (8008aa8 <TIM_OC5_SetConfig+0xc4>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d00b      	beq.n	8008a66 <TIM_OC5_SetConfig+0x82>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a16      	ldr	r2, [pc, #88]	; (8008aac <TIM_OC5_SetConfig+0xc8>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d007      	beq.n	8008a66 <TIM_OC5_SetConfig+0x82>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a15      	ldr	r2, [pc, #84]	; (8008ab0 <TIM_OC5_SetConfig+0xcc>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d003      	beq.n	8008a66 <TIM_OC5_SetConfig+0x82>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4a14      	ldr	r2, [pc, #80]	; (8008ab4 <TIM_OC5_SetConfig+0xd0>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d109      	bne.n	8008a7a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	021b      	lsls	r3, r3, #8
 8008a74:	697a      	ldr	r2, [r7, #20]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	693a      	ldr	r2, [r7, #16]
 8008a92:	621a      	str	r2, [r3, #32]
}
 8008a94:	bf00      	nop
 8008a96:	371c      	adds	r7, #28
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr
 8008aa0:	40012c00 	.word	0x40012c00
 8008aa4:	40013400 	.word	0x40013400
 8008aa8:	40014000 	.word	0x40014000
 8008aac:	40014400 	.word	0x40014400
 8008ab0:	40014800 	.word	0x40014800
 8008ab4:	40015000 	.word	0x40015000

08008ab8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b087      	sub	sp, #28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6a1b      	ldr	r3, [r3, #32]
 8008ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	021b      	lsls	r3, r3, #8
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008afe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	051b      	lsls	r3, r3, #20
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	4a1a      	ldr	r2, [pc, #104]	; (8008b78 <TIM_OC6_SetConfig+0xc0>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d013      	beq.n	8008b3c <TIM_OC6_SetConfig+0x84>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a19      	ldr	r2, [pc, #100]	; (8008b7c <TIM_OC6_SetConfig+0xc4>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d00f      	beq.n	8008b3c <TIM_OC6_SetConfig+0x84>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a18      	ldr	r2, [pc, #96]	; (8008b80 <TIM_OC6_SetConfig+0xc8>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00b      	beq.n	8008b3c <TIM_OC6_SetConfig+0x84>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a17      	ldr	r2, [pc, #92]	; (8008b84 <TIM_OC6_SetConfig+0xcc>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d007      	beq.n	8008b3c <TIM_OC6_SetConfig+0x84>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a16      	ldr	r2, [pc, #88]	; (8008b88 <TIM_OC6_SetConfig+0xd0>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d003      	beq.n	8008b3c <TIM_OC6_SetConfig+0x84>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a15      	ldr	r2, [pc, #84]	; (8008b8c <TIM_OC6_SetConfig+0xd4>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d109      	bne.n	8008b50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	695b      	ldr	r3, [r3, #20]
 8008b48:	029b      	lsls	r3, r3, #10
 8008b4a:	697a      	ldr	r2, [r7, #20]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	697a      	ldr	r2, [r7, #20]
 8008b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	621a      	str	r2, [r3, #32]
}
 8008b6a:	bf00      	nop
 8008b6c:	371c      	adds	r7, #28
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	40012c00 	.word	0x40012c00
 8008b7c:	40013400 	.word	0x40013400
 8008b80:	40014000 	.word	0x40014000
 8008b84:	40014400 	.word	0x40014400
 8008b88:	40014800 	.word	0x40014800
 8008b8c:	40015000 	.word	0x40015000

08008b90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b087      	sub	sp, #28
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	607a      	str	r2, [r7, #4]
 8008b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6a1b      	ldr	r3, [r3, #32]
 8008ba2:	f023 0201 	bic.w	r2, r3, #1
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	699b      	ldr	r3, [r3, #24]
 8008bae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6a1b      	ldr	r3, [r3, #32]
 8008bb4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	4a28      	ldr	r2, [pc, #160]	; (8008c5c <TIM_TI1_SetConfig+0xcc>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d01b      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bc4:	d017      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	4a25      	ldr	r2, [pc, #148]	; (8008c60 <TIM_TI1_SetConfig+0xd0>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d013      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	4a24      	ldr	r2, [pc, #144]	; (8008c64 <TIM_TI1_SetConfig+0xd4>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d00f      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	4a23      	ldr	r2, [pc, #140]	; (8008c68 <TIM_TI1_SetConfig+0xd8>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d00b      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4a22      	ldr	r2, [pc, #136]	; (8008c6c <TIM_TI1_SetConfig+0xdc>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d007      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4a21      	ldr	r2, [pc, #132]	; (8008c70 <TIM_TI1_SetConfig+0xe0>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d003      	beq.n	8008bf6 <TIM_TI1_SetConfig+0x66>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	4a20      	ldr	r2, [pc, #128]	; (8008c74 <TIM_TI1_SetConfig+0xe4>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d101      	bne.n	8008bfa <TIM_TI1_SetConfig+0x6a>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	e000      	b.n	8008bfc <TIM_TI1_SetConfig+0x6c>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d008      	beq.n	8008c12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	f023 0303 	bic.w	r3, r3, #3
 8008c06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	617b      	str	r3, [r7, #20]
 8008c10:	e003      	b.n	8008c1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	f043 0301 	orr.w	r3, r3, #1
 8008c18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	011b      	lsls	r3, r3, #4
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	697a      	ldr	r2, [r7, #20]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	f023 030a 	bic.w	r3, r3, #10
 8008c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	f003 030a 	and.w	r3, r3, #10
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	621a      	str	r2, [r3, #32]
}
 8008c4e:	bf00      	nop
 8008c50:	371c      	adds	r7, #28
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	40012c00 	.word	0x40012c00
 8008c60:	40000400 	.word	0x40000400
 8008c64:	40000800 	.word	0x40000800
 8008c68:	40000c00 	.word	0x40000c00
 8008c6c:	40013400 	.word	0x40013400
 8008c70:	40014000 	.word	0x40014000
 8008c74:	40015000 	.word	0x40015000

08008c78 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b087      	sub	sp, #28
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	607a      	str	r2, [r7, #4]
 8008c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	f023 0210 	bic.w	r2, r3, #16
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6a1b      	ldr	r3, [r3, #32]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ca4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	021b      	lsls	r3, r3, #8
 8008caa:	697a      	ldr	r2, [r7, #20]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008cb6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	031b      	lsls	r3, r3, #12
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008cca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	621a      	str	r2, [r3, #32]
}
 8008ce6:	bf00      	nop
 8008ce8:	371c      	adds	r7, #28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b087      	sub	sp, #28
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	60f8      	str	r0, [r7, #12]
 8008cfa:	60b9      	str	r1, [r7, #8]
 8008cfc:	607a      	str	r2, [r7, #4]
 8008cfe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6a1b      	ldr	r3, [r3, #32]
 8008d04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f023 0303 	bic.w	r3, r3, #3
 8008d1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008d20:	697a      	ldr	r2, [r7, #20]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d2e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	011b      	lsls	r3, r3, #4
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	697a      	ldr	r2, [r7, #20]
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008d42:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	021b      	lsls	r3, r3, #8
 8008d48:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	621a      	str	r2, [r3, #32]
}
 8008d5e:	bf00      	nop
 8008d60:	371c      	adds	r7, #28
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b087      	sub	sp, #28
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	60f8      	str	r0, [r7, #12]
 8008d72:	60b9      	str	r1, [r7, #8]
 8008d74:	607a      	str	r2, [r7, #4]
 8008d76:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6a1b      	ldr	r3, [r3, #32]
 8008d7c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	69db      	ldr	r3, [r3, #28]
 8008d88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d96:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	021b      	lsls	r3, r3, #8
 8008d9c:	697a      	ldr	r2, [r7, #20]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008da8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	031b      	lsls	r3, r3, #12
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	697a      	ldr	r2, [r7, #20]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008dbc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	031b      	lsls	r3, r3, #12
 8008dc2:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008dc6:	693a      	ldr	r2, [r7, #16]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	621a      	str	r2, [r3, #32]
}
 8008dd8:	bf00      	nop
 8008dda:	371c      	adds	r7, #28
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b087      	sub	sp, #28
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	60b9      	str	r1, [r7, #8]
 8008dee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	f003 031f 	and.w	r3, r3, #31
 8008df6:	2201      	movs	r2, #1
 8008df8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6a1a      	ldr	r2, [r3, #32]
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	43db      	mvns	r3, r3
 8008e06:	401a      	ands	r2, r3
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6a1a      	ldr	r2, [r3, #32]
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	f003 031f 	and.w	r3, r3, #31
 8008e16:	6879      	ldr	r1, [r7, #4]
 8008e18:	fa01 f303 	lsl.w	r3, r1, r3
 8008e1c:	431a      	orrs	r2, r3
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	621a      	str	r2, [r3, #32]
}
 8008e22:	bf00      	nop
 8008e24:	371c      	adds	r7, #28
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
	...

08008e30 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d109      	bne.n	8008e54 <HAL_TIMEx_PWMN_Start+0x24>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	bf14      	ite	ne
 8008e4c:	2301      	movne	r3, #1
 8008e4e:	2300      	moveq	r3, #0
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	e022      	b.n	8008e9a <HAL_TIMEx_PWMN_Start+0x6a>
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	2b04      	cmp	r3, #4
 8008e58:	d109      	bne.n	8008e6e <HAL_TIMEx_PWMN_Start+0x3e>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	bf14      	ite	ne
 8008e66:	2301      	movne	r3, #1
 8008e68:	2300      	moveq	r3, #0
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	e015      	b.n	8008e9a <HAL_TIMEx_PWMN_Start+0x6a>
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b08      	cmp	r3, #8
 8008e72:	d109      	bne.n	8008e88 <HAL_TIMEx_PWMN_Start+0x58>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	bf14      	ite	ne
 8008e80:	2301      	movne	r3, #1
 8008e82:	2300      	moveq	r3, #0
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	e008      	b.n	8008e9a <HAL_TIMEx_PWMN_Start+0x6a>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	bf14      	ite	ne
 8008e94:	2301      	movne	r3, #1
 8008e96:	2300      	moveq	r3, #0
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e073      	b.n	8008f8a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d104      	bne.n	8008eb2 <HAL_TIMEx_PWMN_Start+0x82>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2202      	movs	r2, #2
 8008eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008eb0:	e013      	b.n	8008eda <HAL_TIMEx_PWMN_Start+0xaa>
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2b04      	cmp	r3, #4
 8008eb6:	d104      	bne.n	8008ec2 <HAL_TIMEx_PWMN_Start+0x92>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2202      	movs	r2, #2
 8008ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ec0:	e00b      	b.n	8008eda <HAL_TIMEx_PWMN_Start+0xaa>
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	2b08      	cmp	r3, #8
 8008ec6:	d104      	bne.n	8008ed2 <HAL_TIMEx_PWMN_Start+0xa2>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2202      	movs	r2, #2
 8008ecc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008ed0:	e003      	b.n	8008eda <HAL_TIMEx_PWMN_Start+0xaa>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2202      	movs	r2, #2
 8008ed6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2204      	movs	r2, #4
 8008ee0:	6839      	ldr	r1, [r7, #0]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f000 f9ae 	bl	8009244 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ef6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a25      	ldr	r2, [pc, #148]	; (8008f94 <HAL_TIMEx_PWMN_Start+0x164>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d022      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f0a:	d01d      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a21      	ldr	r2, [pc, #132]	; (8008f98 <HAL_TIMEx_PWMN_Start+0x168>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d018      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a20      	ldr	r2, [pc, #128]	; (8008f9c <HAL_TIMEx_PWMN_Start+0x16c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d013      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a1e      	ldr	r2, [pc, #120]	; (8008fa0 <HAL_TIMEx_PWMN_Start+0x170>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d00e      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a1d      	ldr	r2, [pc, #116]	; (8008fa4 <HAL_TIMEx_PWMN_Start+0x174>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d009      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a1b      	ldr	r2, [pc, #108]	; (8008fa8 <HAL_TIMEx_PWMN_Start+0x178>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d004      	beq.n	8008f48 <HAL_TIMEx_PWMN_Start+0x118>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a1a      	ldr	r2, [pc, #104]	; (8008fac <HAL_TIMEx_PWMN_Start+0x17c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d115      	bne.n	8008f74 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	689a      	ldr	r2, [r3, #8]
 8008f4e:	4b18      	ldr	r3, [pc, #96]	; (8008fb0 <HAL_TIMEx_PWMN_Start+0x180>)
 8008f50:	4013      	ands	r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2b06      	cmp	r3, #6
 8008f58:	d015      	beq.n	8008f86 <HAL_TIMEx_PWMN_Start+0x156>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f60:	d011      	beq.n	8008f86 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f042 0201 	orr.w	r2, r2, #1
 8008f70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f72:	e008      	b.n	8008f86 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f042 0201 	orr.w	r2, r2, #1
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	e000      	b.n	8008f88 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	40012c00 	.word	0x40012c00
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800
 8008fa0:	40000c00 	.word	0x40000c00
 8008fa4:	40013400 	.word	0x40013400
 8008fa8:	40014000 	.word	0x40014000
 8008fac:	40015000 	.word	0x40015000
 8008fb0:	00010007 	.word	0x00010007

08008fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d101      	bne.n	8008fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fc8:	2302      	movs	r3, #2
 8008fca:	e074      	b.n	80090b6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a34      	ldr	r2, [pc, #208]	; (80090c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d009      	beq.n	800900a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a33      	ldr	r2, [pc, #204]	; (80090c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d004      	beq.n	800900a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a31      	ldr	r2, [pc, #196]	; (80090cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d108      	bne.n	800901c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009010:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	4313      	orrs	r3, r2
 800901a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009026:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	4313      	orrs	r3, r2
 8009030:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a21      	ldr	r2, [pc, #132]	; (80090c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d022      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800904c:	d01d      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a1f      	ldr	r2, [pc, #124]	; (80090d0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d018      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a1d      	ldr	r2, [pc, #116]	; (80090d4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d013      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a1c      	ldr	r2, [pc, #112]	; (80090d8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d00e      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a15      	ldr	r2, [pc, #84]	; (80090c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d009      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a18      	ldr	r2, [pc, #96]	; (80090dc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d004      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a11      	ldr	r2, [pc, #68]	; (80090cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d10c      	bne.n	80090a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009090:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	4313      	orrs	r3, r2
 800909a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3714      	adds	r7, #20
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	40012c00 	.word	0x40012c00
 80090c8:	40013400 	.word	0x40013400
 80090cc:	40015000 	.word	0x40015000
 80090d0:	40000400 	.word	0x40000400
 80090d4:	40000800 	.word	0x40000800
 80090d8:	40000c00 	.word	0x40000c00
 80090dc:	40014000 	.word	0x40014000

080090e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b085      	sub	sp, #20
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80090ea:	2300      	movs	r3, #0
 80090ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d101      	bne.n	80090fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090f8:	2302      	movs	r3, #2
 80090fa:	e096      	b.n	800922a <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	68db      	ldr	r3, [r3, #12]
 800910e:	4313      	orrs	r3, r2
 8009110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	4313      	orrs	r3, r2
 800911e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	4313      	orrs	r3, r2
 800912c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4313      	orrs	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	691b      	ldr	r3, [r3, #16]
 8009146:	4313      	orrs	r3, r2
 8009148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	4313      	orrs	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009162:	4313      	orrs	r3, r2
 8009164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	041b      	lsls	r3, r3, #16
 8009172:	4313      	orrs	r3, r2
 8009174:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a2f      	ldr	r2, [pc, #188]	; (8009238 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d009      	beq.n	8009194 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a2d      	ldr	r2, [pc, #180]	; (800923c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d004      	beq.n	8009194 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a2c      	ldr	r2, [pc, #176]	; (8009240 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d106      	bne.n	80091a2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	69db      	ldr	r3, [r3, #28]
 800919e:	4313      	orrs	r3, r2
 80091a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a24      	ldr	r2, [pc, #144]	; (8009238 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d009      	beq.n	80091c0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a22      	ldr	r2, [pc, #136]	; (800923c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d004      	beq.n	80091c0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a21      	ldr	r2, [pc, #132]	; (8009240 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d12b      	bne.n	8009218 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ca:	051b      	lsls	r3, r3, #20
 80091cc:	4313      	orrs	r3, r2
 80091ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	6a1b      	ldr	r3, [r3, #32]
 80091da:	4313      	orrs	r3, r2
 80091dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e8:	4313      	orrs	r3, r2
 80091ea:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a11      	ldr	r2, [pc, #68]	; (8009238 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d009      	beq.n	800920a <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a10      	ldr	r2, [pc, #64]	; (800923c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d004      	beq.n	800920a <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a0e      	ldr	r2, [pc, #56]	; (8009240 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d106      	bne.n	8009218 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009214:	4313      	orrs	r3, r2
 8009216:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009228:	2300      	movs	r3, #0
}
 800922a:	4618      	mov	r0, r3
 800922c:	3714      	adds	r7, #20
 800922e:	46bd      	mov	sp, r7
 8009230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009234:	4770      	bx	lr
 8009236:	bf00      	nop
 8009238:	40012c00 	.word	0x40012c00
 800923c:	40013400 	.word	0x40013400
 8009240:	40015000 	.word	0x40015000

08009244 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009244:	b480      	push	{r7}
 8009246:	b087      	sub	sp, #28
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f003 031f 	and.w	r3, r3, #31
 8009256:	2204      	movs	r2, #4
 8009258:	fa02 f303 	lsl.w	r3, r2, r3
 800925c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	6a1a      	ldr	r2, [r3, #32]
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	43db      	mvns	r3, r3
 8009266:	401a      	ands	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	6a1a      	ldr	r2, [r3, #32]
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	f003 031f 	and.w	r3, r3, #31
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	fa01 f303 	lsl.w	r3, r1, r3
 800927c:	431a      	orrs	r2, r3
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	621a      	str	r2, [r3, #32]
}
 8009282:	bf00      	nop
 8009284:	371c      	adds	r7, #28
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr

0800928e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b082      	sub	sp, #8
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d101      	bne.n	80092a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e042      	b.n	8009326 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d106      	bne.n	80092b8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f7f9 f95a 	bl	800256c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2224      	movs	r2, #36	; 0x24
 80092bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f022 0201 	bic.w	r2, r2, #1
 80092ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f82d 	bl	8009330 <UART_SetConfig>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d101      	bne.n	80092e0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e022      	b.n	8009326 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d002      	beq.n	80092ee <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 fb1d 	bl	8009928 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80092fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	689a      	ldr	r2, [r3, #8]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800930c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f042 0201 	orr.w	r2, r2, #1
 800931c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fba4 	bl	8009a6c <UART_CheckIdleState>
 8009324:	4603      	mov	r3, r0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3708      	adds	r7, #8
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
	...

08009330 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009334:	b08c      	sub	sp, #48	; 0x30
 8009336:	af00      	add	r7, sp, #0
 8009338:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800933a:	2300      	movs	r3, #0
 800933c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	689a      	ldr	r2, [r3, #8]
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	431a      	orrs	r2, r3
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	695b      	ldr	r3, [r3, #20]
 800934e:	431a      	orrs	r2, r3
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	69db      	ldr	r3, [r3, #28]
 8009354:	4313      	orrs	r3, r2
 8009356:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	4baa      	ldr	r3, [pc, #680]	; (8009608 <UART_SetConfig+0x2d8>)
 8009360:	4013      	ands	r3, r2
 8009362:	697a      	ldr	r2, [r7, #20]
 8009364:	6812      	ldr	r2, [r2, #0]
 8009366:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009368:	430b      	orrs	r3, r1
 800936a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	68da      	ldr	r2, [r3, #12]
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	430a      	orrs	r2, r1
 8009380:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a9f      	ldr	r2, [pc, #636]	; (800960c <UART_SetConfig+0x2dc>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d004      	beq.n	800939c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009398:	4313      	orrs	r3, r2
 800939a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80093a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80093aa:	697a      	ldr	r2, [r7, #20]
 80093ac:	6812      	ldr	r2, [r2, #0]
 80093ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80093b0:	430b      	orrs	r3, r1
 80093b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ba:	f023 010f 	bic.w	r1, r3, #15
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a90      	ldr	r2, [pc, #576]	; (8009610 <UART_SetConfig+0x2e0>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d125      	bne.n	8009420 <UART_SetConfig+0xf0>
 80093d4:	4b8f      	ldr	r3, [pc, #572]	; (8009614 <UART_SetConfig+0x2e4>)
 80093d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093da:	f003 0303 	and.w	r3, r3, #3
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d81a      	bhi.n	8009418 <UART_SetConfig+0xe8>
 80093e2:	a201      	add	r2, pc, #4	; (adr r2, 80093e8 <UART_SetConfig+0xb8>)
 80093e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e8:	080093f9 	.word	0x080093f9
 80093ec:	08009409 	.word	0x08009409
 80093f0:	08009401 	.word	0x08009401
 80093f4:	08009411 	.word	0x08009411
 80093f8:	2301      	movs	r3, #1
 80093fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80093fe:	e116      	b.n	800962e <UART_SetConfig+0x2fe>
 8009400:	2302      	movs	r3, #2
 8009402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009406:	e112      	b.n	800962e <UART_SetConfig+0x2fe>
 8009408:	2304      	movs	r3, #4
 800940a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800940e:	e10e      	b.n	800962e <UART_SetConfig+0x2fe>
 8009410:	2308      	movs	r3, #8
 8009412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009416:	e10a      	b.n	800962e <UART_SetConfig+0x2fe>
 8009418:	2310      	movs	r3, #16
 800941a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800941e:	e106      	b.n	800962e <UART_SetConfig+0x2fe>
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a7c      	ldr	r2, [pc, #496]	; (8009618 <UART_SetConfig+0x2e8>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d138      	bne.n	800949c <UART_SetConfig+0x16c>
 800942a:	4b7a      	ldr	r3, [pc, #488]	; (8009614 <UART_SetConfig+0x2e4>)
 800942c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009430:	f003 030c 	and.w	r3, r3, #12
 8009434:	2b0c      	cmp	r3, #12
 8009436:	d82d      	bhi.n	8009494 <UART_SetConfig+0x164>
 8009438:	a201      	add	r2, pc, #4	; (adr r2, 8009440 <UART_SetConfig+0x110>)
 800943a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943e:	bf00      	nop
 8009440:	08009475 	.word	0x08009475
 8009444:	08009495 	.word	0x08009495
 8009448:	08009495 	.word	0x08009495
 800944c:	08009495 	.word	0x08009495
 8009450:	08009485 	.word	0x08009485
 8009454:	08009495 	.word	0x08009495
 8009458:	08009495 	.word	0x08009495
 800945c:	08009495 	.word	0x08009495
 8009460:	0800947d 	.word	0x0800947d
 8009464:	08009495 	.word	0x08009495
 8009468:	08009495 	.word	0x08009495
 800946c:	08009495 	.word	0x08009495
 8009470:	0800948d 	.word	0x0800948d
 8009474:	2300      	movs	r3, #0
 8009476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800947a:	e0d8      	b.n	800962e <UART_SetConfig+0x2fe>
 800947c:	2302      	movs	r3, #2
 800947e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009482:	e0d4      	b.n	800962e <UART_SetConfig+0x2fe>
 8009484:	2304      	movs	r3, #4
 8009486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800948a:	e0d0      	b.n	800962e <UART_SetConfig+0x2fe>
 800948c:	2308      	movs	r3, #8
 800948e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009492:	e0cc      	b.n	800962e <UART_SetConfig+0x2fe>
 8009494:	2310      	movs	r3, #16
 8009496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800949a:	e0c8      	b.n	800962e <UART_SetConfig+0x2fe>
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a5e      	ldr	r2, [pc, #376]	; (800961c <UART_SetConfig+0x2ec>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d125      	bne.n	80094f2 <UART_SetConfig+0x1c2>
 80094a6:	4b5b      	ldr	r3, [pc, #364]	; (8009614 <UART_SetConfig+0x2e4>)
 80094a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80094b0:	2b30      	cmp	r3, #48	; 0x30
 80094b2:	d016      	beq.n	80094e2 <UART_SetConfig+0x1b2>
 80094b4:	2b30      	cmp	r3, #48	; 0x30
 80094b6:	d818      	bhi.n	80094ea <UART_SetConfig+0x1ba>
 80094b8:	2b20      	cmp	r3, #32
 80094ba:	d00a      	beq.n	80094d2 <UART_SetConfig+0x1a2>
 80094bc:	2b20      	cmp	r3, #32
 80094be:	d814      	bhi.n	80094ea <UART_SetConfig+0x1ba>
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d002      	beq.n	80094ca <UART_SetConfig+0x19a>
 80094c4:	2b10      	cmp	r3, #16
 80094c6:	d008      	beq.n	80094da <UART_SetConfig+0x1aa>
 80094c8:	e00f      	b.n	80094ea <UART_SetConfig+0x1ba>
 80094ca:	2300      	movs	r3, #0
 80094cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094d0:	e0ad      	b.n	800962e <UART_SetConfig+0x2fe>
 80094d2:	2302      	movs	r3, #2
 80094d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094d8:	e0a9      	b.n	800962e <UART_SetConfig+0x2fe>
 80094da:	2304      	movs	r3, #4
 80094dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094e0:	e0a5      	b.n	800962e <UART_SetConfig+0x2fe>
 80094e2:	2308      	movs	r3, #8
 80094e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094e8:	e0a1      	b.n	800962e <UART_SetConfig+0x2fe>
 80094ea:	2310      	movs	r3, #16
 80094ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094f0:	e09d      	b.n	800962e <UART_SetConfig+0x2fe>
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a4a      	ldr	r2, [pc, #296]	; (8009620 <UART_SetConfig+0x2f0>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d125      	bne.n	8009548 <UART_SetConfig+0x218>
 80094fc:	4b45      	ldr	r3, [pc, #276]	; (8009614 <UART_SetConfig+0x2e4>)
 80094fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009502:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009506:	2bc0      	cmp	r3, #192	; 0xc0
 8009508:	d016      	beq.n	8009538 <UART_SetConfig+0x208>
 800950a:	2bc0      	cmp	r3, #192	; 0xc0
 800950c:	d818      	bhi.n	8009540 <UART_SetConfig+0x210>
 800950e:	2b80      	cmp	r3, #128	; 0x80
 8009510:	d00a      	beq.n	8009528 <UART_SetConfig+0x1f8>
 8009512:	2b80      	cmp	r3, #128	; 0x80
 8009514:	d814      	bhi.n	8009540 <UART_SetConfig+0x210>
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <UART_SetConfig+0x1f0>
 800951a:	2b40      	cmp	r3, #64	; 0x40
 800951c:	d008      	beq.n	8009530 <UART_SetConfig+0x200>
 800951e:	e00f      	b.n	8009540 <UART_SetConfig+0x210>
 8009520:	2300      	movs	r3, #0
 8009522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009526:	e082      	b.n	800962e <UART_SetConfig+0x2fe>
 8009528:	2302      	movs	r3, #2
 800952a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800952e:	e07e      	b.n	800962e <UART_SetConfig+0x2fe>
 8009530:	2304      	movs	r3, #4
 8009532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009536:	e07a      	b.n	800962e <UART_SetConfig+0x2fe>
 8009538:	2308      	movs	r3, #8
 800953a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800953e:	e076      	b.n	800962e <UART_SetConfig+0x2fe>
 8009540:	2310      	movs	r3, #16
 8009542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009546:	e072      	b.n	800962e <UART_SetConfig+0x2fe>
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a35      	ldr	r2, [pc, #212]	; (8009624 <UART_SetConfig+0x2f4>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d12a      	bne.n	80095a8 <UART_SetConfig+0x278>
 8009552:	4b30      	ldr	r3, [pc, #192]	; (8009614 <UART_SetConfig+0x2e4>)
 8009554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800955c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009560:	d01a      	beq.n	8009598 <UART_SetConfig+0x268>
 8009562:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009566:	d81b      	bhi.n	80095a0 <UART_SetConfig+0x270>
 8009568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800956c:	d00c      	beq.n	8009588 <UART_SetConfig+0x258>
 800956e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009572:	d815      	bhi.n	80095a0 <UART_SetConfig+0x270>
 8009574:	2b00      	cmp	r3, #0
 8009576:	d003      	beq.n	8009580 <UART_SetConfig+0x250>
 8009578:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800957c:	d008      	beq.n	8009590 <UART_SetConfig+0x260>
 800957e:	e00f      	b.n	80095a0 <UART_SetConfig+0x270>
 8009580:	2300      	movs	r3, #0
 8009582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009586:	e052      	b.n	800962e <UART_SetConfig+0x2fe>
 8009588:	2302      	movs	r3, #2
 800958a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800958e:	e04e      	b.n	800962e <UART_SetConfig+0x2fe>
 8009590:	2304      	movs	r3, #4
 8009592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009596:	e04a      	b.n	800962e <UART_SetConfig+0x2fe>
 8009598:	2308      	movs	r3, #8
 800959a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800959e:	e046      	b.n	800962e <UART_SetConfig+0x2fe>
 80095a0:	2310      	movs	r3, #16
 80095a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095a6:	e042      	b.n	800962e <UART_SetConfig+0x2fe>
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a17      	ldr	r2, [pc, #92]	; (800960c <UART_SetConfig+0x2dc>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d13a      	bne.n	8009628 <UART_SetConfig+0x2f8>
 80095b2:	4b18      	ldr	r3, [pc, #96]	; (8009614 <UART_SetConfig+0x2e4>)
 80095b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80095bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80095c0:	d01a      	beq.n	80095f8 <UART_SetConfig+0x2c8>
 80095c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80095c6:	d81b      	bhi.n	8009600 <UART_SetConfig+0x2d0>
 80095c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095cc:	d00c      	beq.n	80095e8 <UART_SetConfig+0x2b8>
 80095ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095d2:	d815      	bhi.n	8009600 <UART_SetConfig+0x2d0>
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d003      	beq.n	80095e0 <UART_SetConfig+0x2b0>
 80095d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095dc:	d008      	beq.n	80095f0 <UART_SetConfig+0x2c0>
 80095de:	e00f      	b.n	8009600 <UART_SetConfig+0x2d0>
 80095e0:	2300      	movs	r3, #0
 80095e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095e6:	e022      	b.n	800962e <UART_SetConfig+0x2fe>
 80095e8:	2302      	movs	r3, #2
 80095ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095ee:	e01e      	b.n	800962e <UART_SetConfig+0x2fe>
 80095f0:	2304      	movs	r3, #4
 80095f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095f6:	e01a      	b.n	800962e <UART_SetConfig+0x2fe>
 80095f8:	2308      	movs	r3, #8
 80095fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095fe:	e016      	b.n	800962e <UART_SetConfig+0x2fe>
 8009600:	2310      	movs	r3, #16
 8009602:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009606:	e012      	b.n	800962e <UART_SetConfig+0x2fe>
 8009608:	cfff69f3 	.word	0xcfff69f3
 800960c:	40008000 	.word	0x40008000
 8009610:	40013800 	.word	0x40013800
 8009614:	40021000 	.word	0x40021000
 8009618:	40004400 	.word	0x40004400
 800961c:	40004800 	.word	0x40004800
 8009620:	40004c00 	.word	0x40004c00
 8009624:	40005000 	.word	0x40005000
 8009628:	2310      	movs	r3, #16
 800962a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4aae      	ldr	r2, [pc, #696]	; (80098ec <UART_SetConfig+0x5bc>)
 8009634:	4293      	cmp	r3, r2
 8009636:	f040 8097 	bne.w	8009768 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800963a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800963e:	2b08      	cmp	r3, #8
 8009640:	d823      	bhi.n	800968a <UART_SetConfig+0x35a>
 8009642:	a201      	add	r2, pc, #4	; (adr r2, 8009648 <UART_SetConfig+0x318>)
 8009644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009648:	0800966d 	.word	0x0800966d
 800964c:	0800968b 	.word	0x0800968b
 8009650:	08009675 	.word	0x08009675
 8009654:	0800968b 	.word	0x0800968b
 8009658:	0800967b 	.word	0x0800967b
 800965c:	0800968b 	.word	0x0800968b
 8009660:	0800968b 	.word	0x0800968b
 8009664:	0800968b 	.word	0x0800968b
 8009668:	08009683 	.word	0x08009683
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800966c:	f7fd fdd4 	bl	8007218 <HAL_RCC_GetPCLK1Freq>
 8009670:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009672:	e010      	b.n	8009696 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009674:	4b9e      	ldr	r3, [pc, #632]	; (80098f0 <UART_SetConfig+0x5c0>)
 8009676:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009678:	e00d      	b.n	8009696 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800967a:	f7fd fd5f 	bl	800713c <HAL_RCC_GetSysClockFreq>
 800967e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009680:	e009      	b.n	8009696 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009686:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009688:	e005      	b.n	8009696 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800968a:	2300      	movs	r3, #0
 800968c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009694:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009698:	2b00      	cmp	r3, #0
 800969a:	f000 8130 	beq.w	80098fe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a2:	4a94      	ldr	r2, [pc, #592]	; (80098f4 <UART_SetConfig+0x5c4>)
 80096a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096a8:	461a      	mov	r2, r3
 80096aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80096b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	4613      	mov	r3, r2
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	4413      	add	r3, r2
 80096bc:	69ba      	ldr	r2, [r7, #24]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d305      	bcc.n	80096ce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096c8:	69ba      	ldr	r2, [r7, #24]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d903      	bls.n	80096d6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80096ce:	2301      	movs	r3, #1
 80096d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80096d4:	e113      	b.n	80098fe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d8:	2200      	movs	r2, #0
 80096da:	60bb      	str	r3, [r7, #8]
 80096dc:	60fa      	str	r2, [r7, #12]
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e2:	4a84      	ldr	r2, [pc, #528]	; (80098f4 <UART_SetConfig+0x5c4>)
 80096e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	2200      	movs	r2, #0
 80096ec:	603b      	str	r3, [r7, #0]
 80096ee:	607a      	str	r2, [r7, #4]
 80096f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80096f8:	f7f6 fd8e 	bl	8000218 <__aeabi_uldivmod>
 80096fc:	4602      	mov	r2, r0
 80096fe:	460b      	mov	r3, r1
 8009700:	4610      	mov	r0, r2
 8009702:	4619      	mov	r1, r3
 8009704:	f04f 0200 	mov.w	r2, #0
 8009708:	f04f 0300 	mov.w	r3, #0
 800970c:	020b      	lsls	r3, r1, #8
 800970e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009712:	0202      	lsls	r2, r0, #8
 8009714:	6979      	ldr	r1, [r7, #20]
 8009716:	6849      	ldr	r1, [r1, #4]
 8009718:	0849      	lsrs	r1, r1, #1
 800971a:	2000      	movs	r0, #0
 800971c:	460c      	mov	r4, r1
 800971e:	4605      	mov	r5, r0
 8009720:	eb12 0804 	adds.w	r8, r2, r4
 8009724:	eb43 0905 	adc.w	r9, r3, r5
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	2200      	movs	r2, #0
 800972e:	469a      	mov	sl, r3
 8009730:	4693      	mov	fp, r2
 8009732:	4652      	mov	r2, sl
 8009734:	465b      	mov	r3, fp
 8009736:	4640      	mov	r0, r8
 8009738:	4649      	mov	r1, r9
 800973a:	f7f6 fd6d 	bl	8000218 <__aeabi_uldivmod>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	4613      	mov	r3, r2
 8009744:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009746:	6a3b      	ldr	r3, [r7, #32]
 8009748:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800974c:	d308      	bcc.n	8009760 <UART_SetConfig+0x430>
 800974e:	6a3b      	ldr	r3, [r7, #32]
 8009750:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009754:	d204      	bcs.n	8009760 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6a3a      	ldr	r2, [r7, #32]
 800975c:	60da      	str	r2, [r3, #12]
 800975e:	e0ce      	b.n	80098fe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009766:	e0ca      	b.n	80098fe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009770:	d166      	bne.n	8009840 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009772:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009776:	2b08      	cmp	r3, #8
 8009778:	d827      	bhi.n	80097ca <UART_SetConfig+0x49a>
 800977a:	a201      	add	r2, pc, #4	; (adr r2, 8009780 <UART_SetConfig+0x450>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	080097a5 	.word	0x080097a5
 8009784:	080097ad 	.word	0x080097ad
 8009788:	080097b5 	.word	0x080097b5
 800978c:	080097cb 	.word	0x080097cb
 8009790:	080097bb 	.word	0x080097bb
 8009794:	080097cb 	.word	0x080097cb
 8009798:	080097cb 	.word	0x080097cb
 800979c:	080097cb 	.word	0x080097cb
 80097a0:	080097c3 	.word	0x080097c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097a4:	f7fd fd38 	bl	8007218 <HAL_RCC_GetPCLK1Freq>
 80097a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80097aa:	e014      	b.n	80097d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097ac:	f7fd fd4a 	bl	8007244 <HAL_RCC_GetPCLK2Freq>
 80097b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80097b2:	e010      	b.n	80097d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097b4:	4b4e      	ldr	r3, [pc, #312]	; (80098f0 <UART_SetConfig+0x5c0>)
 80097b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80097b8:	e00d      	b.n	80097d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097ba:	f7fd fcbf 	bl	800713c <HAL_RCC_GetSysClockFreq>
 80097be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80097c0:	e009      	b.n	80097d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80097c8:	e005      	b.n	80097d6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80097ca:	2300      	movs	r3, #0
 80097cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80097d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 8090 	beq.w	80098fe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e2:	4a44      	ldr	r2, [pc, #272]	; (80098f4 <UART_SetConfig+0x5c4>)
 80097e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097e8:	461a      	mov	r2, r3
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80097f0:	005a      	lsls	r2, r3, #1
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	085b      	lsrs	r3, r3, #1
 80097f8:	441a      	add	r2, r3
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009802:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	2b0f      	cmp	r3, #15
 8009808:	d916      	bls.n	8009838 <UART_SetConfig+0x508>
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009810:	d212      	bcs.n	8009838 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009812:	6a3b      	ldr	r3, [r7, #32]
 8009814:	b29b      	uxth	r3, r3
 8009816:	f023 030f 	bic.w	r3, r3, #15
 800981a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800981c:	6a3b      	ldr	r3, [r7, #32]
 800981e:	085b      	lsrs	r3, r3, #1
 8009820:	b29b      	uxth	r3, r3
 8009822:	f003 0307 	and.w	r3, r3, #7
 8009826:	b29a      	uxth	r2, r3
 8009828:	8bfb      	ldrh	r3, [r7, #30]
 800982a:	4313      	orrs	r3, r2
 800982c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	8bfa      	ldrh	r2, [r7, #30]
 8009834:	60da      	str	r2, [r3, #12]
 8009836:	e062      	b.n	80098fe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800983e:	e05e      	b.n	80098fe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009840:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009844:	2b08      	cmp	r3, #8
 8009846:	d828      	bhi.n	800989a <UART_SetConfig+0x56a>
 8009848:	a201      	add	r2, pc, #4	; (adr r2, 8009850 <UART_SetConfig+0x520>)
 800984a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800984e:	bf00      	nop
 8009850:	08009875 	.word	0x08009875
 8009854:	0800987d 	.word	0x0800987d
 8009858:	08009885 	.word	0x08009885
 800985c:	0800989b 	.word	0x0800989b
 8009860:	0800988b 	.word	0x0800988b
 8009864:	0800989b 	.word	0x0800989b
 8009868:	0800989b 	.word	0x0800989b
 800986c:	0800989b 	.word	0x0800989b
 8009870:	08009893 	.word	0x08009893
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009874:	f7fd fcd0 	bl	8007218 <HAL_RCC_GetPCLK1Freq>
 8009878:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800987a:	e014      	b.n	80098a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800987c:	f7fd fce2 	bl	8007244 <HAL_RCC_GetPCLK2Freq>
 8009880:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009882:	e010      	b.n	80098a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009884:	4b1a      	ldr	r3, [pc, #104]	; (80098f0 <UART_SetConfig+0x5c0>)
 8009886:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009888:	e00d      	b.n	80098a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800988a:	f7fd fc57 	bl	800713c <HAL_RCC_GetSysClockFreq>
 800988e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009890:	e009      	b.n	80098a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009896:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009898:	e005      	b.n	80098a6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800989a:	2300      	movs	r3, #0
 800989c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80098a4:	bf00      	nop
    }

    if (pclk != 0U)
 80098a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d028      	beq.n	80098fe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b0:	4a10      	ldr	r2, [pc, #64]	; (80098f4 <UART_SetConfig+0x5c4>)
 80098b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098b6:	461a      	mov	r2, r3
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	085b      	lsrs	r3, r3, #1
 80098c4:	441a      	add	r2, r3
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098d0:	6a3b      	ldr	r3, [r7, #32]
 80098d2:	2b0f      	cmp	r3, #15
 80098d4:	d910      	bls.n	80098f8 <UART_SetConfig+0x5c8>
 80098d6:	6a3b      	ldr	r3, [r7, #32]
 80098d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098dc:	d20c      	bcs.n	80098f8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80098de:	6a3b      	ldr	r3, [r7, #32]
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	60da      	str	r2, [r3, #12]
 80098e8:	e009      	b.n	80098fe <UART_SetConfig+0x5ce>
 80098ea:	bf00      	nop
 80098ec:	40008000 	.word	0x40008000
 80098f0:	00f42400 	.word	0x00f42400
 80098f4:	0800aee0 	.word	0x0800aee0
      }
      else
      {
        ret = HAL_ERROR;
 80098f8:	2301      	movs	r3, #1
 80098fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	2201      	movs	r2, #1
 8009902:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	2201      	movs	r2, #1
 800990a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	2200      	movs	r2, #0
 8009912:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	2200      	movs	r2, #0
 8009918:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800991a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800991e:	4618      	mov	r0, r3
 8009920:	3730      	adds	r7, #48	; 0x30
 8009922:	46bd      	mov	sp, r7
 8009924:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009928 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009928:	b480      	push	{r7}
 800992a:	b083      	sub	sp, #12
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00a      	beq.n	8009952 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	430a      	orrs	r2, r1
 8009950:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009956:	f003 0302 	and.w	r3, r3, #2
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00a      	beq.n	8009974 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	430a      	orrs	r2, r1
 8009972:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009978:	f003 0304 	and.w	r3, r3, #4
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00a      	beq.n	8009996 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	430a      	orrs	r2, r1
 8009994:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800999a:	f003 0308 	and.w	r3, r3, #8
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00a      	beq.n	80099b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	430a      	orrs	r2, r1
 80099b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099bc:	f003 0310 	and.w	r3, r3, #16
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00a      	beq.n	80099da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	430a      	orrs	r2, r1
 80099d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099de:	f003 0320 	and.w	r3, r3, #32
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d00a      	beq.n	80099fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	430a      	orrs	r2, r1
 80099fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d01a      	beq.n	8009a3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	430a      	orrs	r2, r1
 8009a1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a26:	d10a      	bne.n	8009a3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	430a      	orrs	r2, r1
 8009a3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00a      	beq.n	8009a60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	430a      	orrs	r2, r1
 8009a5e:	605a      	str	r2, [r3, #4]
  }
}
 8009a60:	bf00      	nop
 8009a62:	370c      	adds	r7, #12
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b086      	sub	sp, #24
 8009a70:	af02      	add	r7, sp, #8
 8009a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a7c:	f7f9 f8f0 	bl	8002c60 <HAL_GetTick>
 8009a80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f003 0308 	and.w	r3, r3, #8
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	d10e      	bne.n	8009aae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a94:	9300      	str	r3, [sp, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 f82f 	bl	8009b02 <UART_WaitOnFlagUntilTimeout>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d001      	beq.n	8009aae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aaa:	2303      	movs	r3, #3
 8009aac:	e025      	b.n	8009afa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f003 0304 	and.w	r3, r3, #4
 8009ab8:	2b04      	cmp	r3, #4
 8009aba:	d10e      	bne.n	8009ada <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009abc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009ac0:	9300      	str	r3, [sp, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 f819 	bl	8009b02 <UART_WaitOnFlagUntilTimeout>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	e00f      	b.n	8009afa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2220      	movs	r2, #32
 8009ae6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b09c      	sub	sp, #112	; 0x70
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	60f8      	str	r0, [r7, #12]
 8009b0a:	60b9      	str	r1, [r7, #8]
 8009b0c:	603b      	str	r3, [r7, #0]
 8009b0e:	4613      	mov	r3, r2
 8009b10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b12:	e0a9      	b.n	8009c68 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1a:	f000 80a5 	beq.w	8009c68 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b1e:	f7f9 f89f 	bl	8002c60 <HAL_GetTick>
 8009b22:	4602      	mov	r2, r0
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d302      	bcc.n	8009b34 <UART_WaitOnFlagUntilTimeout+0x32>
 8009b2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d140      	bne.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b3c:	e853 3f00 	ldrex	r3, [r3]
 8009b40:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009b42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b44:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009b48:	667b      	str	r3, [r7, #100]	; 0x64
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b54:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e6      	bne.n	8009b34 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	3308      	adds	r3, #8
 8009b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b70:	e853 3f00 	ldrex	r3, [r3]
 8009b74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b78:	f023 0301 	bic.w	r3, r3, #1
 8009b7c:	663b      	str	r3, [r7, #96]	; 0x60
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	3308      	adds	r3, #8
 8009b84:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009b86:	64ba      	str	r2, [r7, #72]	; 0x48
 8009b88:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009b8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b8e:	e841 2300 	strex	r3, r2, [r1]
 8009b92:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009b94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d1e5      	bne.n	8009b66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2220      	movs	r2, #32
 8009b9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2220      	movs	r2, #32
 8009ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2200      	movs	r2, #0
 8009bae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	e069      	b.n	8009c8a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0304 	and.w	r3, r3, #4
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d051      	beq.n	8009c68 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009bce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009bd2:	d149      	bne.n	8009c68 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009bdc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be6:	e853 3f00 	ldrex	r3, [r3]
 8009bea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009bf2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8009bfe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c04:	e841 2300 	strex	r3, r2, [r1]
 8009c08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d1e6      	bne.n	8009bde <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	3308      	adds	r3, #8
 8009c16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	e853 3f00 	ldrex	r3, [r3]
 8009c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	f023 0301 	bic.w	r3, r3, #1
 8009c26:	66bb      	str	r3, [r7, #104]	; 0x68
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	3308      	adds	r3, #8
 8009c2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009c30:	623a      	str	r2, [r7, #32]
 8009c32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c34:	69f9      	ldr	r1, [r7, #28]
 8009c36:	6a3a      	ldr	r2, [r7, #32]
 8009c38:	e841 2300 	strex	r3, r2, [r1]
 8009c3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d1e5      	bne.n	8009c10 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2220      	movs	r2, #32
 8009c48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2220      	movs	r2, #32
 8009c50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2220      	movs	r2, #32
 8009c58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009c64:	2303      	movs	r3, #3
 8009c66:	e010      	b.n	8009c8a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	69da      	ldr	r2, [r3, #28]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	4013      	ands	r3, r2
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	bf0c      	ite	eq
 8009c78:	2301      	moveq	r3, #1
 8009c7a:	2300      	movne	r3, #0
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	461a      	mov	r2, r3
 8009c80:	79fb      	ldrb	r3, [r7, #7]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	f43f af46 	beq.w	8009b14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c88:	2300      	movs	r3, #0
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3770      	adds	r7, #112	; 0x70
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}

08009c92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c92:	b480      	push	{r7}
 8009c94:	b085      	sub	sp, #20
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d101      	bne.n	8009ca8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ca4:	2302      	movs	r3, #2
 8009ca6:	e027      	b.n	8009cf8 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2224      	movs	r2, #36	; 0x24
 8009cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f022 0201 	bic.w	r2, r2, #1
 8009cce:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009cd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2220      	movs	r2, #32
 8009cea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d101      	bne.n	8009d1c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d18:	2302      	movs	r3, #2
 8009d1a:	e02d      	b.n	8009d78 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2224      	movs	r2, #36	; 0x24
 8009d28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f022 0201 	bic.w	r2, r2, #1
 8009d42:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	683a      	ldr	r2, [r7, #0]
 8009d54:	430a      	orrs	r2, r1
 8009d56:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f000 f84f 	bl	8009dfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2220      	movs	r2, #32
 8009d6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3710      	adds	r7, #16
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d101      	bne.n	8009d98 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d94:	2302      	movs	r3, #2
 8009d96:	e02d      	b.n	8009df4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2224      	movs	r2, #36	; 0x24
 8009da4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 0201 	bic.w	r2, r2, #1
 8009dbe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	683a      	ldr	r2, [r7, #0]
 8009dd0:	430a      	orrs	r2, r1
 8009dd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 f811 	bl	8009dfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2220      	movs	r2, #32
 8009de6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3710      	adds	r7, #16
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d108      	bne.n	8009e1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2201      	movs	r2, #1
 8009e10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2201      	movs	r2, #1
 8009e18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e1c:	e031      	b.n	8009e82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e1e:	2308      	movs	r3, #8
 8009e20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e22:	2308      	movs	r3, #8
 8009e24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	0e5b      	lsrs	r3, r3, #25
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	f003 0307 	and.w	r3, r3, #7
 8009e34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	0f5b      	lsrs	r3, r3, #29
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	f003 0307 	and.w	r3, r3, #7
 8009e44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e46:	7bbb      	ldrb	r3, [r7, #14]
 8009e48:	7b3a      	ldrb	r2, [r7, #12]
 8009e4a:	4911      	ldr	r1, [pc, #68]	; (8009e90 <UARTEx_SetNbDataToProcess+0x94>)
 8009e4c:	5c8a      	ldrb	r2, [r1, r2]
 8009e4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e52:	7b3a      	ldrb	r2, [r7, #12]
 8009e54:	490f      	ldr	r1, [pc, #60]	; (8009e94 <UARTEx_SetNbDataToProcess+0x98>)
 8009e56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e58:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
 8009e66:	7b7a      	ldrb	r2, [r7, #13]
 8009e68:	4909      	ldr	r1, [pc, #36]	; (8009e90 <UARTEx_SetNbDataToProcess+0x94>)
 8009e6a:	5c8a      	ldrb	r2, [r1, r2]
 8009e6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009e70:	7b7a      	ldrb	r2, [r7, #13]
 8009e72:	4908      	ldr	r1, [pc, #32]	; (8009e94 <UARTEx_SetNbDataToProcess+0x98>)
 8009e74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e76:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009e82:	bf00      	nop
 8009e84:	3714      	adds	r7, #20
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr
 8009e8e:	bf00      	nop
 8009e90:	0800aef8 	.word	0x0800aef8
 8009e94:	0800af00 	.word	0x0800af00

08009e98 <__errno>:
 8009e98:	4b01      	ldr	r3, [pc, #4]	; (8009ea0 <__errno+0x8>)
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	2000000c 	.word	0x2000000c

08009ea4 <__libc_init_array>:
 8009ea4:	b570      	push	{r4, r5, r6, lr}
 8009ea6:	4d0d      	ldr	r5, [pc, #52]	; (8009edc <__libc_init_array+0x38>)
 8009ea8:	4c0d      	ldr	r4, [pc, #52]	; (8009ee0 <__libc_init_array+0x3c>)
 8009eaa:	1b64      	subs	r4, r4, r5
 8009eac:	10a4      	asrs	r4, r4, #2
 8009eae:	2600      	movs	r6, #0
 8009eb0:	42a6      	cmp	r6, r4
 8009eb2:	d109      	bne.n	8009ec8 <__libc_init_array+0x24>
 8009eb4:	4d0b      	ldr	r5, [pc, #44]	; (8009ee4 <__libc_init_array+0x40>)
 8009eb6:	4c0c      	ldr	r4, [pc, #48]	; (8009ee8 <__libc_init_array+0x44>)
 8009eb8:	f000 fffa 	bl	800aeb0 <_init>
 8009ebc:	1b64      	subs	r4, r4, r5
 8009ebe:	10a4      	asrs	r4, r4, #2
 8009ec0:	2600      	movs	r6, #0
 8009ec2:	42a6      	cmp	r6, r4
 8009ec4:	d105      	bne.n	8009ed2 <__libc_init_array+0x2e>
 8009ec6:	bd70      	pop	{r4, r5, r6, pc}
 8009ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ecc:	4798      	blx	r3
 8009ece:	3601      	adds	r6, #1
 8009ed0:	e7ee      	b.n	8009eb0 <__libc_init_array+0xc>
 8009ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ed6:	4798      	blx	r3
 8009ed8:	3601      	adds	r6, #1
 8009eda:	e7f2      	b.n	8009ec2 <__libc_init_array+0x1e>
 8009edc:	0800b320 	.word	0x0800b320
 8009ee0:	0800b320 	.word	0x0800b320
 8009ee4:	0800b320 	.word	0x0800b320
 8009ee8:	0800b324 	.word	0x0800b324

08009eec <memset>:
 8009eec:	4402      	add	r2, r0
 8009eee:	4603      	mov	r3, r0
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d100      	bne.n	8009ef6 <memset+0xa>
 8009ef4:	4770      	bx	lr
 8009ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8009efa:	e7f9      	b.n	8009ef0 <memset+0x4>

08009efc <cosf>:
 8009efc:	ee10 3a10 	vmov	r3, s0
 8009f00:	b507      	push	{r0, r1, r2, lr}
 8009f02:	4a1e      	ldr	r2, [pc, #120]	; (8009f7c <cosf+0x80>)
 8009f04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	dc06      	bgt.n	8009f1a <cosf+0x1e>
 8009f0c:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8009f80 <cosf+0x84>
 8009f10:	b003      	add	sp, #12
 8009f12:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f16:	f000 bb1d 	b.w	800a554 <__kernel_cosf>
 8009f1a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009f1e:	db04      	blt.n	8009f2a <cosf+0x2e>
 8009f20:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009f24:	b003      	add	sp, #12
 8009f26:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f2a:	4668      	mov	r0, sp
 8009f2c:	f000 f9d2 	bl	800a2d4 <__ieee754_rem_pio2f>
 8009f30:	f000 0003 	and.w	r0, r0, #3
 8009f34:	2801      	cmp	r0, #1
 8009f36:	d009      	beq.n	8009f4c <cosf+0x50>
 8009f38:	2802      	cmp	r0, #2
 8009f3a:	d010      	beq.n	8009f5e <cosf+0x62>
 8009f3c:	b9b0      	cbnz	r0, 8009f6c <cosf+0x70>
 8009f3e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009f42:	ed9d 0a00 	vldr	s0, [sp]
 8009f46:	f000 fb05 	bl	800a554 <__kernel_cosf>
 8009f4a:	e7eb      	b.n	8009f24 <cosf+0x28>
 8009f4c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009f50:	ed9d 0a00 	vldr	s0, [sp]
 8009f54:	f000 fdd4 	bl	800ab00 <__kernel_sinf>
 8009f58:	eeb1 0a40 	vneg.f32	s0, s0
 8009f5c:	e7e2      	b.n	8009f24 <cosf+0x28>
 8009f5e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009f62:	ed9d 0a00 	vldr	s0, [sp]
 8009f66:	f000 faf5 	bl	800a554 <__kernel_cosf>
 8009f6a:	e7f5      	b.n	8009f58 <cosf+0x5c>
 8009f6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009f70:	ed9d 0a00 	vldr	s0, [sp]
 8009f74:	2001      	movs	r0, #1
 8009f76:	f000 fdc3 	bl	800ab00 <__kernel_sinf>
 8009f7a:	e7d3      	b.n	8009f24 <cosf+0x28>
 8009f7c:	3f490fd8 	.word	0x3f490fd8
 8009f80:	00000000 	.word	0x00000000

08009f84 <sinf>:
 8009f84:	ee10 3a10 	vmov	r3, s0
 8009f88:	b507      	push	{r0, r1, r2, lr}
 8009f8a:	4a1f      	ldr	r2, [pc, #124]	; (800a008 <sinf+0x84>)
 8009f8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f90:	4293      	cmp	r3, r2
 8009f92:	dc07      	bgt.n	8009fa4 <sinf+0x20>
 8009f94:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a00c <sinf+0x88>
 8009f98:	2000      	movs	r0, #0
 8009f9a:	b003      	add	sp, #12
 8009f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fa0:	f000 bdae 	b.w	800ab00 <__kernel_sinf>
 8009fa4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009fa8:	db04      	blt.n	8009fb4 <sinf+0x30>
 8009faa:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009fae:	b003      	add	sp, #12
 8009fb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8009fb4:	4668      	mov	r0, sp
 8009fb6:	f000 f98d 	bl	800a2d4 <__ieee754_rem_pio2f>
 8009fba:	f000 0003 	and.w	r0, r0, #3
 8009fbe:	2801      	cmp	r0, #1
 8009fc0:	d00a      	beq.n	8009fd8 <sinf+0x54>
 8009fc2:	2802      	cmp	r0, #2
 8009fc4:	d00f      	beq.n	8009fe6 <sinf+0x62>
 8009fc6:	b9c0      	cbnz	r0, 8009ffa <sinf+0x76>
 8009fc8:	eddd 0a01 	vldr	s1, [sp, #4]
 8009fcc:	ed9d 0a00 	vldr	s0, [sp]
 8009fd0:	2001      	movs	r0, #1
 8009fd2:	f000 fd95 	bl	800ab00 <__kernel_sinf>
 8009fd6:	e7ea      	b.n	8009fae <sinf+0x2a>
 8009fd8:	eddd 0a01 	vldr	s1, [sp, #4]
 8009fdc:	ed9d 0a00 	vldr	s0, [sp]
 8009fe0:	f000 fab8 	bl	800a554 <__kernel_cosf>
 8009fe4:	e7e3      	b.n	8009fae <sinf+0x2a>
 8009fe6:	eddd 0a01 	vldr	s1, [sp, #4]
 8009fea:	ed9d 0a00 	vldr	s0, [sp]
 8009fee:	2001      	movs	r0, #1
 8009ff0:	f000 fd86 	bl	800ab00 <__kernel_sinf>
 8009ff4:	eeb1 0a40 	vneg.f32	s0, s0
 8009ff8:	e7d9      	b.n	8009fae <sinf+0x2a>
 8009ffa:	eddd 0a01 	vldr	s1, [sp, #4]
 8009ffe:	ed9d 0a00 	vldr	s0, [sp]
 800a002:	f000 faa7 	bl	800a554 <__kernel_cosf>
 800a006:	e7f5      	b.n	8009ff4 <sinf+0x70>
 800a008:	3f490fd8 	.word	0x3f490fd8
 800a00c:	00000000 	.word	0x00000000

0800a010 <atan2f>:
 800a010:	f000 b83e 	b.w	800a090 <__ieee754_atan2f>

0800a014 <fmodf>:
 800a014:	b508      	push	{r3, lr}
 800a016:	ed2d 8b02 	vpush	{d8}
 800a01a:	eef0 8a40 	vmov.f32	s17, s0
 800a01e:	eeb0 8a60 	vmov.f32	s16, s1
 800a022:	f000 f8d5 	bl	800a1d0 <__ieee754_fmodf>
 800a026:	eef4 8a48 	vcmp.f32	s17, s16
 800a02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a02e:	d60c      	bvs.n	800a04a <fmodf+0x36>
 800a030:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a050 <fmodf+0x3c>
 800a034:	eeb4 8a68 	vcmp.f32	s16, s17
 800a038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a03c:	d105      	bne.n	800a04a <fmodf+0x36>
 800a03e:	f7ff ff2b 	bl	8009e98 <__errno>
 800a042:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a046:	2321      	movs	r3, #33	; 0x21
 800a048:	6003      	str	r3, [r0, #0]
 800a04a:	ecbd 8b02 	vpop	{d8}
 800a04e:	bd08      	pop	{r3, pc}
 800a050:	00000000 	.word	0x00000000

0800a054 <sqrtf>:
 800a054:	b508      	push	{r3, lr}
 800a056:	ed2d 8b02 	vpush	{d8}
 800a05a:	eeb0 8a40 	vmov.f32	s16, s0
 800a05e:	f000 fa75 	bl	800a54c <__ieee754_sqrtf>
 800a062:	eeb4 8a48 	vcmp.f32	s16, s16
 800a066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a06a:	d60c      	bvs.n	800a086 <sqrtf+0x32>
 800a06c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a08c <sqrtf+0x38>
 800a070:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a078:	d505      	bpl.n	800a086 <sqrtf+0x32>
 800a07a:	f7ff ff0d 	bl	8009e98 <__errno>
 800a07e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a082:	2321      	movs	r3, #33	; 0x21
 800a084:	6003      	str	r3, [r0, #0]
 800a086:	ecbd 8b02 	vpop	{d8}
 800a08a:	bd08      	pop	{r3, pc}
 800a08c:	00000000 	.word	0x00000000

0800a090 <__ieee754_atan2f>:
 800a090:	ee10 2a90 	vmov	r2, s1
 800a094:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a098:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a09c:	b510      	push	{r4, lr}
 800a09e:	eef0 7a40 	vmov.f32	s15, s0
 800a0a2:	dc06      	bgt.n	800a0b2 <__ieee754_atan2f+0x22>
 800a0a4:	ee10 0a10 	vmov	r0, s0
 800a0a8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a0ac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a0b0:	dd04      	ble.n	800a0bc <__ieee754_atan2f+0x2c>
 800a0b2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a0b6:	eeb0 0a67 	vmov.f32	s0, s15
 800a0ba:	bd10      	pop	{r4, pc}
 800a0bc:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800a0c0:	d103      	bne.n	800a0ca <__ieee754_atan2f+0x3a>
 800a0c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0c6:	f000 bd63 	b.w	800ab90 <atanf>
 800a0ca:	1794      	asrs	r4, r2, #30
 800a0cc:	f004 0402 	and.w	r4, r4, #2
 800a0d0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a0d4:	b943      	cbnz	r3, 800a0e8 <__ieee754_atan2f+0x58>
 800a0d6:	2c02      	cmp	r4, #2
 800a0d8:	d05e      	beq.n	800a198 <__ieee754_atan2f+0x108>
 800a0da:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a1ac <__ieee754_atan2f+0x11c>
 800a0de:	2c03      	cmp	r4, #3
 800a0e0:	bf08      	it	eq
 800a0e2:	eef0 7a47 	vmoveq.f32	s15, s14
 800a0e6:	e7e6      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a0e8:	b941      	cbnz	r1, 800a0fc <__ieee754_atan2f+0x6c>
 800a0ea:	eddf 7a31 	vldr	s15, [pc, #196]	; 800a1b0 <__ieee754_atan2f+0x120>
 800a0ee:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800a1b4 <__ieee754_atan2f+0x124>
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	bfb8      	it	lt
 800a0f6:	eef0 7a40 	vmovlt.f32	s15, s0
 800a0fa:	e7dc      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a0fc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a100:	d110      	bne.n	800a124 <__ieee754_atan2f+0x94>
 800a102:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a106:	f104 34ff 	add.w	r4, r4, #4294967295
 800a10a:	d107      	bne.n	800a11c <__ieee754_atan2f+0x8c>
 800a10c:	2c02      	cmp	r4, #2
 800a10e:	d846      	bhi.n	800a19e <__ieee754_atan2f+0x10e>
 800a110:	4b29      	ldr	r3, [pc, #164]	; (800a1b8 <__ieee754_atan2f+0x128>)
 800a112:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a116:	edd4 7a00 	vldr	s15, [r4]
 800a11a:	e7cc      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a11c:	2c02      	cmp	r4, #2
 800a11e:	d841      	bhi.n	800a1a4 <__ieee754_atan2f+0x114>
 800a120:	4b26      	ldr	r3, [pc, #152]	; (800a1bc <__ieee754_atan2f+0x12c>)
 800a122:	e7f6      	b.n	800a112 <__ieee754_atan2f+0x82>
 800a124:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a128:	d0df      	beq.n	800a0ea <__ieee754_atan2f+0x5a>
 800a12a:	1a5b      	subs	r3, r3, r1
 800a12c:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800a130:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a134:	da1a      	bge.n	800a16c <__ieee754_atan2f+0xdc>
 800a136:	2a00      	cmp	r2, #0
 800a138:	da01      	bge.n	800a13e <__ieee754_atan2f+0xae>
 800a13a:	313c      	adds	r1, #60	; 0x3c
 800a13c:	db19      	blt.n	800a172 <__ieee754_atan2f+0xe2>
 800a13e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a142:	f000 fdf9 	bl	800ad38 <fabsf>
 800a146:	f000 fd23 	bl	800ab90 <atanf>
 800a14a:	eef0 7a40 	vmov.f32	s15, s0
 800a14e:	2c01      	cmp	r4, #1
 800a150:	d012      	beq.n	800a178 <__ieee754_atan2f+0xe8>
 800a152:	2c02      	cmp	r4, #2
 800a154:	d017      	beq.n	800a186 <__ieee754_atan2f+0xf6>
 800a156:	2c00      	cmp	r4, #0
 800a158:	d0ad      	beq.n	800a0b6 <__ieee754_atan2f+0x26>
 800a15a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a1c0 <__ieee754_atan2f+0x130>
 800a15e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a162:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800a1c4 <__ieee754_atan2f+0x134>
 800a166:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a16a:	e7a4      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a16c:	eddf 7a10 	vldr	s15, [pc, #64]	; 800a1b0 <__ieee754_atan2f+0x120>
 800a170:	e7ed      	b.n	800a14e <__ieee754_atan2f+0xbe>
 800a172:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a1c8 <__ieee754_atan2f+0x138>
 800a176:	e7ea      	b.n	800a14e <__ieee754_atan2f+0xbe>
 800a178:	ee17 3a90 	vmov	r3, s15
 800a17c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a180:	ee07 3a90 	vmov	s15, r3
 800a184:	e797      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a186:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a1c0 <__ieee754_atan2f+0x130>
 800a18a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a18e:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800a1c4 <__ieee754_atan2f+0x134>
 800a192:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a196:	e78e      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a198:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800a1c4 <__ieee754_atan2f+0x134>
 800a19c:	e78b      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a19e:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800a1cc <__ieee754_atan2f+0x13c>
 800a1a2:	e788      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a1a4:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a1c8 <__ieee754_atan2f+0x138>
 800a1a8:	e785      	b.n	800a0b6 <__ieee754_atan2f+0x26>
 800a1aa:	bf00      	nop
 800a1ac:	c0490fdb 	.word	0xc0490fdb
 800a1b0:	3fc90fdb 	.word	0x3fc90fdb
 800a1b4:	bfc90fdb 	.word	0xbfc90fdb
 800a1b8:	0800af08 	.word	0x0800af08
 800a1bc:	0800af14 	.word	0x0800af14
 800a1c0:	33bbbd2e 	.word	0x33bbbd2e
 800a1c4:	40490fdb 	.word	0x40490fdb
 800a1c8:	00000000 	.word	0x00000000
 800a1cc:	3f490fdb 	.word	0x3f490fdb

0800a1d0 <__ieee754_fmodf>:
 800a1d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1d2:	ee10 5a90 	vmov	r5, s1
 800a1d6:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800a1da:	d009      	beq.n	800a1f0 <__ieee754_fmodf+0x20>
 800a1dc:	ee10 2a10 	vmov	r2, s0
 800a1e0:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a1e4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a1e8:	da02      	bge.n	800a1f0 <__ieee754_fmodf+0x20>
 800a1ea:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a1ee:	dd04      	ble.n	800a1fa <__ieee754_fmodf+0x2a>
 800a1f0:	ee60 0a20 	vmul.f32	s1, s0, s1
 800a1f4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800a1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1fa:	42a3      	cmp	r3, r4
 800a1fc:	dbfc      	blt.n	800a1f8 <__ieee754_fmodf+0x28>
 800a1fe:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800a202:	d105      	bne.n	800a210 <__ieee754_fmodf+0x40>
 800a204:	4b32      	ldr	r3, [pc, #200]	; (800a2d0 <__ieee754_fmodf+0x100>)
 800a206:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800a20a:	ed93 0a00 	vldr	s0, [r3]
 800a20e:	e7f3      	b.n	800a1f8 <__ieee754_fmodf+0x28>
 800a210:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800a214:	d13f      	bne.n	800a296 <__ieee754_fmodf+0xc6>
 800a216:	0219      	lsls	r1, r3, #8
 800a218:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800a21c:	2900      	cmp	r1, #0
 800a21e:	dc37      	bgt.n	800a290 <__ieee754_fmodf+0xc0>
 800a220:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800a224:	d13d      	bne.n	800a2a2 <__ieee754_fmodf+0xd2>
 800a226:	0227      	lsls	r7, r4, #8
 800a228:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800a22c:	2f00      	cmp	r7, #0
 800a22e:	da35      	bge.n	800a29c <__ieee754_fmodf+0xcc>
 800a230:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800a234:	bfbb      	ittet	lt
 800a236:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a23a:	1a12      	sublt	r2, r2, r0
 800a23c:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800a240:	4093      	lsllt	r3, r2
 800a242:	bfa8      	it	ge
 800a244:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800a248:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a24c:	bfb5      	itete	lt
 800a24e:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a252:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800a256:	1a52      	sublt	r2, r2, r1
 800a258:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800a25c:	bfb8      	it	lt
 800a25e:	4094      	lsllt	r4, r2
 800a260:	1a40      	subs	r0, r0, r1
 800a262:	1b1a      	subs	r2, r3, r4
 800a264:	bb00      	cbnz	r0, 800a2a8 <__ieee754_fmodf+0xd8>
 800a266:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800a26a:	bf38      	it	cc
 800a26c:	4613      	movcc	r3, r2
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d0c8      	beq.n	800a204 <__ieee754_fmodf+0x34>
 800a272:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a276:	db1f      	blt.n	800a2b8 <__ieee754_fmodf+0xe8>
 800a278:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a27c:	db1f      	blt.n	800a2be <__ieee754_fmodf+0xee>
 800a27e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800a282:	317f      	adds	r1, #127	; 0x7f
 800a284:	4333      	orrs	r3, r6
 800a286:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800a28a:	ee00 3a10 	vmov	s0, r3
 800a28e:	e7b3      	b.n	800a1f8 <__ieee754_fmodf+0x28>
 800a290:	3801      	subs	r0, #1
 800a292:	0049      	lsls	r1, r1, #1
 800a294:	e7c2      	b.n	800a21c <__ieee754_fmodf+0x4c>
 800a296:	15d8      	asrs	r0, r3, #23
 800a298:	387f      	subs	r0, #127	; 0x7f
 800a29a:	e7c1      	b.n	800a220 <__ieee754_fmodf+0x50>
 800a29c:	3901      	subs	r1, #1
 800a29e:	007f      	lsls	r7, r7, #1
 800a2a0:	e7c4      	b.n	800a22c <__ieee754_fmodf+0x5c>
 800a2a2:	15e1      	asrs	r1, r4, #23
 800a2a4:	397f      	subs	r1, #127	; 0x7f
 800a2a6:	e7c3      	b.n	800a230 <__ieee754_fmodf+0x60>
 800a2a8:	2a00      	cmp	r2, #0
 800a2aa:	da02      	bge.n	800a2b2 <__ieee754_fmodf+0xe2>
 800a2ac:	005b      	lsls	r3, r3, #1
 800a2ae:	3801      	subs	r0, #1
 800a2b0:	e7d7      	b.n	800a262 <__ieee754_fmodf+0x92>
 800a2b2:	d0a7      	beq.n	800a204 <__ieee754_fmodf+0x34>
 800a2b4:	0053      	lsls	r3, r2, #1
 800a2b6:	e7fa      	b.n	800a2ae <__ieee754_fmodf+0xde>
 800a2b8:	005b      	lsls	r3, r3, #1
 800a2ba:	3901      	subs	r1, #1
 800a2bc:	e7d9      	b.n	800a272 <__ieee754_fmodf+0xa2>
 800a2be:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800a2c2:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800a2c6:	3182      	adds	r1, #130	; 0x82
 800a2c8:	410b      	asrs	r3, r1
 800a2ca:	4333      	orrs	r3, r6
 800a2cc:	e7dd      	b.n	800a28a <__ieee754_fmodf+0xba>
 800a2ce:	bf00      	nop
 800a2d0:	0800af20 	.word	0x0800af20

0800a2d4 <__ieee754_rem_pio2f>:
 800a2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2d6:	ee10 6a10 	vmov	r6, s0
 800a2da:	4b8e      	ldr	r3, [pc, #568]	; (800a514 <__ieee754_rem_pio2f+0x240>)
 800a2dc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a2e0:	429d      	cmp	r5, r3
 800a2e2:	b087      	sub	sp, #28
 800a2e4:	eef0 7a40 	vmov.f32	s15, s0
 800a2e8:	4604      	mov	r4, r0
 800a2ea:	dc05      	bgt.n	800a2f8 <__ieee754_rem_pio2f+0x24>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	ed80 0a00 	vstr	s0, [r0]
 800a2f2:	6043      	str	r3, [r0, #4]
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	e01a      	b.n	800a32e <__ieee754_rem_pio2f+0x5a>
 800a2f8:	4b87      	ldr	r3, [pc, #540]	; (800a518 <__ieee754_rem_pio2f+0x244>)
 800a2fa:	429d      	cmp	r5, r3
 800a2fc:	dc46      	bgt.n	800a38c <__ieee754_rem_pio2f+0xb8>
 800a2fe:	2e00      	cmp	r6, #0
 800a300:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800a51c <__ieee754_rem_pio2f+0x248>
 800a304:	4b86      	ldr	r3, [pc, #536]	; (800a520 <__ieee754_rem_pio2f+0x24c>)
 800a306:	f025 050f 	bic.w	r5, r5, #15
 800a30a:	dd1f      	ble.n	800a34c <__ieee754_rem_pio2f+0x78>
 800a30c:	429d      	cmp	r5, r3
 800a30e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a312:	d00e      	beq.n	800a332 <__ieee754_rem_pio2f+0x5e>
 800a314:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800a524 <__ieee754_rem_pio2f+0x250>
 800a318:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a31c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a320:	ed80 0a00 	vstr	s0, [r0]
 800a324:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a328:	2001      	movs	r0, #1
 800a32a:	edc4 7a01 	vstr	s15, [r4, #4]
 800a32e:	b007      	add	sp, #28
 800a330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a332:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800a528 <__ieee754_rem_pio2f+0x254>
 800a336:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800a52c <__ieee754_rem_pio2f+0x258>
 800a33a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a33e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a342:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a346:	edc0 6a00 	vstr	s13, [r0]
 800a34a:	e7eb      	b.n	800a324 <__ieee754_rem_pio2f+0x50>
 800a34c:	429d      	cmp	r5, r3
 800a34e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a352:	d00e      	beq.n	800a372 <__ieee754_rem_pio2f+0x9e>
 800a354:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800a524 <__ieee754_rem_pio2f+0x250>
 800a358:	ee37 0a87 	vadd.f32	s0, s15, s14
 800a35c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a360:	ed80 0a00 	vstr	s0, [r0]
 800a364:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a368:	f04f 30ff 	mov.w	r0, #4294967295
 800a36c:	edc4 7a01 	vstr	s15, [r4, #4]
 800a370:	e7dd      	b.n	800a32e <__ieee754_rem_pio2f+0x5a>
 800a372:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800a528 <__ieee754_rem_pio2f+0x254>
 800a376:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800a52c <__ieee754_rem_pio2f+0x258>
 800a37a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a37e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a382:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a386:	edc0 6a00 	vstr	s13, [r0]
 800a38a:	e7eb      	b.n	800a364 <__ieee754_rem_pio2f+0x90>
 800a38c:	4b68      	ldr	r3, [pc, #416]	; (800a530 <__ieee754_rem_pio2f+0x25c>)
 800a38e:	429d      	cmp	r5, r3
 800a390:	dc72      	bgt.n	800a478 <__ieee754_rem_pio2f+0x1a4>
 800a392:	f000 fcd1 	bl	800ad38 <fabsf>
 800a396:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a534 <__ieee754_rem_pio2f+0x260>
 800a39a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a39e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a3a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a3a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a3aa:	ee17 0a90 	vmov	r0, s15
 800a3ae:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a51c <__ieee754_rem_pio2f+0x248>
 800a3b2:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a3b6:	281f      	cmp	r0, #31
 800a3b8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800a524 <__ieee754_rem_pio2f+0x250>
 800a3bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3c0:	eeb1 6a47 	vneg.f32	s12, s14
 800a3c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a3c8:	ee16 2a90 	vmov	r2, s13
 800a3cc:	dc1c      	bgt.n	800a408 <__ieee754_rem_pio2f+0x134>
 800a3ce:	495a      	ldr	r1, [pc, #360]	; (800a538 <__ieee754_rem_pio2f+0x264>)
 800a3d0:	1e47      	subs	r7, r0, #1
 800a3d2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800a3d6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a3da:	428b      	cmp	r3, r1
 800a3dc:	d014      	beq.n	800a408 <__ieee754_rem_pio2f+0x134>
 800a3de:	6022      	str	r2, [r4, #0]
 800a3e0:	ed94 7a00 	vldr	s14, [r4]
 800a3e4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a3e8:	2e00      	cmp	r6, #0
 800a3ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a3ee:	ed84 0a01 	vstr	s0, [r4, #4]
 800a3f2:	da9c      	bge.n	800a32e <__ieee754_rem_pio2f+0x5a>
 800a3f4:	eeb1 7a47 	vneg.f32	s14, s14
 800a3f8:	eeb1 0a40 	vneg.f32	s0, s0
 800a3fc:	ed84 7a00 	vstr	s14, [r4]
 800a400:	ed84 0a01 	vstr	s0, [r4, #4]
 800a404:	4240      	negs	r0, r0
 800a406:	e792      	b.n	800a32e <__ieee754_rem_pio2f+0x5a>
 800a408:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a40c:	15eb      	asrs	r3, r5, #23
 800a40e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800a412:	2d08      	cmp	r5, #8
 800a414:	dde3      	ble.n	800a3de <__ieee754_rem_pio2f+0x10a>
 800a416:	eddf 7a44 	vldr	s15, [pc, #272]	; 800a528 <__ieee754_rem_pio2f+0x254>
 800a41a:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a52c <__ieee754_rem_pio2f+0x258>
 800a41e:	eef0 6a40 	vmov.f32	s13, s0
 800a422:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a426:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a42a:	eea6 0a27 	vfma.f32	s0, s12, s15
 800a42e:	eef0 7a40 	vmov.f32	s15, s0
 800a432:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a436:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a43a:	ee15 2a90 	vmov	r2, s11
 800a43e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a442:	1a5b      	subs	r3, r3, r1
 800a444:	2b19      	cmp	r3, #25
 800a446:	dc04      	bgt.n	800a452 <__ieee754_rem_pio2f+0x17e>
 800a448:	edc4 5a00 	vstr	s11, [r4]
 800a44c:	eeb0 0a66 	vmov.f32	s0, s13
 800a450:	e7c6      	b.n	800a3e0 <__ieee754_rem_pio2f+0x10c>
 800a452:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a53c <__ieee754_rem_pio2f+0x268>
 800a456:	eeb0 0a66 	vmov.f32	s0, s13
 800a45a:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a45e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a462:	eddf 6a37 	vldr	s13, [pc, #220]	; 800a540 <__ieee754_rem_pio2f+0x26c>
 800a466:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a46a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a46e:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a472:	ed84 7a00 	vstr	s14, [r4]
 800a476:	e7b3      	b.n	800a3e0 <__ieee754_rem_pio2f+0x10c>
 800a478:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a47c:	db06      	blt.n	800a48c <__ieee754_rem_pio2f+0x1b8>
 800a47e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a482:	edc0 7a01 	vstr	s15, [r0, #4]
 800a486:	edc0 7a00 	vstr	s15, [r0]
 800a48a:	e733      	b.n	800a2f4 <__ieee754_rem_pio2f+0x20>
 800a48c:	15ea      	asrs	r2, r5, #23
 800a48e:	3a86      	subs	r2, #134	; 0x86
 800a490:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a494:	ee07 3a90 	vmov	s15, r3
 800a498:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a49c:	eddf 6a29 	vldr	s13, [pc, #164]	; 800a544 <__ieee754_rem_pio2f+0x270>
 800a4a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a4a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a4a8:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a4ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a4b0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a4b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a4b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a4bc:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a4c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a4c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a4c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4cc:	edcd 7a05 	vstr	s15, [sp, #20]
 800a4d0:	d11e      	bne.n	800a510 <__ieee754_rem_pio2f+0x23c>
 800a4d2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4da:	bf14      	ite	ne
 800a4dc:	2302      	movne	r3, #2
 800a4de:	2301      	moveq	r3, #1
 800a4e0:	4919      	ldr	r1, [pc, #100]	; (800a548 <__ieee754_rem_pio2f+0x274>)
 800a4e2:	9101      	str	r1, [sp, #4]
 800a4e4:	2102      	movs	r1, #2
 800a4e6:	9100      	str	r1, [sp, #0]
 800a4e8:	a803      	add	r0, sp, #12
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	f000 f892 	bl	800a614 <__kernel_rem_pio2f>
 800a4f0:	2e00      	cmp	r6, #0
 800a4f2:	f6bf af1c 	bge.w	800a32e <__ieee754_rem_pio2f+0x5a>
 800a4f6:	edd4 7a00 	vldr	s15, [r4]
 800a4fa:	eef1 7a67 	vneg.f32	s15, s15
 800a4fe:	edc4 7a00 	vstr	s15, [r4]
 800a502:	edd4 7a01 	vldr	s15, [r4, #4]
 800a506:	eef1 7a67 	vneg.f32	s15, s15
 800a50a:	edc4 7a01 	vstr	s15, [r4, #4]
 800a50e:	e779      	b.n	800a404 <__ieee754_rem_pio2f+0x130>
 800a510:	2303      	movs	r3, #3
 800a512:	e7e5      	b.n	800a4e0 <__ieee754_rem_pio2f+0x20c>
 800a514:	3f490fd8 	.word	0x3f490fd8
 800a518:	4016cbe3 	.word	0x4016cbe3
 800a51c:	3fc90f80 	.word	0x3fc90f80
 800a520:	3fc90fd0 	.word	0x3fc90fd0
 800a524:	37354443 	.word	0x37354443
 800a528:	37354400 	.word	0x37354400
 800a52c:	2e85a308 	.word	0x2e85a308
 800a530:	43490f80 	.word	0x43490f80
 800a534:	3f22f984 	.word	0x3f22f984
 800a538:	0800af28 	.word	0x0800af28
 800a53c:	2e85a300 	.word	0x2e85a300
 800a540:	248d3132 	.word	0x248d3132
 800a544:	43800000 	.word	0x43800000
 800a548:	0800afa8 	.word	0x0800afa8

0800a54c <__ieee754_sqrtf>:
 800a54c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a550:	4770      	bx	lr
	...

0800a554 <__kernel_cosf>:
 800a554:	ee10 3a10 	vmov	r3, s0
 800a558:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a55c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a560:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a564:	da05      	bge.n	800a572 <__kernel_cosf+0x1e>
 800a566:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a56a:	ee17 2a90 	vmov	r2, s15
 800a56e:	2a00      	cmp	r2, #0
 800a570:	d03d      	beq.n	800a5ee <__kernel_cosf+0x9a>
 800a572:	ee60 5a00 	vmul.f32	s11, s0, s0
 800a576:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a5f4 <__kernel_cosf+0xa0>
 800a57a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800a5f8 <__kernel_cosf+0xa4>
 800a57e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800a5fc <__kernel_cosf+0xa8>
 800a582:	4a1f      	ldr	r2, [pc, #124]	; (800a600 <__kernel_cosf+0xac>)
 800a584:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800a588:	4293      	cmp	r3, r2
 800a58a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800a604 <__kernel_cosf+0xb0>
 800a58e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a592:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800a608 <__kernel_cosf+0xb4>
 800a596:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a59a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800a60c <__kernel_cosf+0xb8>
 800a59e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a5a2:	eeb0 7a66 	vmov.f32	s14, s13
 800a5a6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a5aa:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800a5ae:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800a5b2:	ee67 6a25 	vmul.f32	s13, s14, s11
 800a5b6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800a5ba:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a5be:	dc04      	bgt.n	800a5ca <__kernel_cosf+0x76>
 800a5c0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800a5c4:	ee36 0a47 	vsub.f32	s0, s12, s14
 800a5c8:	4770      	bx	lr
 800a5ca:	4a11      	ldr	r2, [pc, #68]	; (800a610 <__kernel_cosf+0xbc>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	bfda      	itte	le
 800a5d0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800a5d4:	ee06 3a90 	vmovle	s13, r3
 800a5d8:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800a5dc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a5e0:	ee36 0a66 	vsub.f32	s0, s12, s13
 800a5e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a5e8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a5ec:	4770      	bx	lr
 800a5ee:	eeb0 0a46 	vmov.f32	s0, s12
 800a5f2:	4770      	bx	lr
 800a5f4:	ad47d74e 	.word	0xad47d74e
 800a5f8:	310f74f6 	.word	0x310f74f6
 800a5fc:	3d2aaaab 	.word	0x3d2aaaab
 800a600:	3e999999 	.word	0x3e999999
 800a604:	b493f27c 	.word	0xb493f27c
 800a608:	37d00d01 	.word	0x37d00d01
 800a60c:	bab60b61 	.word	0xbab60b61
 800a610:	3f480000 	.word	0x3f480000

0800a614 <__kernel_rem_pio2f>:
 800a614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	ed2d 8b04 	vpush	{d8-d9}
 800a61c:	b0d9      	sub	sp, #356	; 0x164
 800a61e:	4688      	mov	r8, r1
 800a620:	9002      	str	r0, [sp, #8]
 800a622:	49bb      	ldr	r1, [pc, #748]	; (800a910 <__kernel_rem_pio2f+0x2fc>)
 800a624:	9866      	ldr	r0, [sp, #408]	; 0x198
 800a626:	9301      	str	r3, [sp, #4]
 800a628:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800a62c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800a630:	1e59      	subs	r1, r3, #1
 800a632:	1d13      	adds	r3, r2, #4
 800a634:	db27      	blt.n	800a686 <__kernel_rem_pio2f+0x72>
 800a636:	f1b2 0b03 	subs.w	fp, r2, #3
 800a63a:	bf48      	it	mi
 800a63c:	f102 0b04 	addmi.w	fp, r2, #4
 800a640:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800a644:	1c45      	adds	r5, r0, #1
 800a646:	00ec      	lsls	r4, r5, #3
 800a648:	1a47      	subs	r7, r0, r1
 800a64a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800a64e:	9403      	str	r4, [sp, #12]
 800a650:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800a654:	eb0a 0c01 	add.w	ip, sl, r1
 800a658:	ae1c      	add	r6, sp, #112	; 0x70
 800a65a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800a65e:	2400      	movs	r4, #0
 800a660:	4564      	cmp	r4, ip
 800a662:	dd12      	ble.n	800a68a <__kernel_rem_pio2f+0x76>
 800a664:	9b01      	ldr	r3, [sp, #4]
 800a666:	ac1c      	add	r4, sp, #112	; 0x70
 800a668:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800a66c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800a670:	f04f 0c00 	mov.w	ip, #0
 800a674:	45d4      	cmp	ip, sl
 800a676:	dc27      	bgt.n	800a6c8 <__kernel_rem_pio2f+0xb4>
 800a678:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800a67c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800a680:	4627      	mov	r7, r4
 800a682:	2600      	movs	r6, #0
 800a684:	e016      	b.n	800a6b4 <__kernel_rem_pio2f+0xa0>
 800a686:	2000      	movs	r0, #0
 800a688:	e7dc      	b.n	800a644 <__kernel_rem_pio2f+0x30>
 800a68a:	42e7      	cmn	r7, r4
 800a68c:	bf5d      	ittte	pl
 800a68e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800a692:	ee07 3a90 	vmovpl	s15, r3
 800a696:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a69a:	eef0 7a47 	vmovmi.f32	s15, s14
 800a69e:	ece6 7a01 	vstmia	r6!, {s15}
 800a6a2:	3401      	adds	r4, #1
 800a6a4:	e7dc      	b.n	800a660 <__kernel_rem_pio2f+0x4c>
 800a6a6:	ecf9 6a01 	vldmia	r9!, {s13}
 800a6aa:	ed97 7a00 	vldr	s14, [r7]
 800a6ae:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a6b2:	3601      	adds	r6, #1
 800a6b4:	428e      	cmp	r6, r1
 800a6b6:	f1a7 0704 	sub.w	r7, r7, #4
 800a6ba:	ddf4      	ble.n	800a6a6 <__kernel_rem_pio2f+0x92>
 800a6bc:	eceb 7a01 	vstmia	fp!, {s15}
 800a6c0:	f10c 0c01 	add.w	ip, ip, #1
 800a6c4:	3404      	adds	r4, #4
 800a6c6:	e7d5      	b.n	800a674 <__kernel_rem_pio2f+0x60>
 800a6c8:	ab08      	add	r3, sp, #32
 800a6ca:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a6ce:	eddf 8a93 	vldr	s17, [pc, #588]	; 800a91c <__kernel_rem_pio2f+0x308>
 800a6d2:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800a918 <__kernel_rem_pio2f+0x304>
 800a6d6:	9304      	str	r3, [sp, #16]
 800a6d8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800a6dc:	4656      	mov	r6, sl
 800a6de:	00b3      	lsls	r3, r6, #2
 800a6e0:	9305      	str	r3, [sp, #20]
 800a6e2:	ab58      	add	r3, sp, #352	; 0x160
 800a6e4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a6e8:	ac08      	add	r4, sp, #32
 800a6ea:	ab44      	add	r3, sp, #272	; 0x110
 800a6ec:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800a6f0:	46a4      	mov	ip, r4
 800a6f2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a6f6:	4637      	mov	r7, r6
 800a6f8:	2f00      	cmp	r7, #0
 800a6fa:	f1a0 0004 	sub.w	r0, r0, #4
 800a6fe:	dc4f      	bgt.n	800a7a0 <__kernel_rem_pio2f+0x18c>
 800a700:	4628      	mov	r0, r5
 800a702:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a706:	f000 fb61 	bl	800adcc <scalbnf>
 800a70a:	eeb0 8a40 	vmov.f32	s16, s0
 800a70e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800a712:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a716:	f000 fb17 	bl	800ad48 <floorf>
 800a71a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800a71e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a722:	2d00      	cmp	r5, #0
 800a724:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a728:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a72c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800a730:	ee17 9a90 	vmov	r9, s15
 800a734:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a738:	dd44      	ble.n	800a7c4 <__kernel_rem_pio2f+0x1b0>
 800a73a:	f106 3cff 	add.w	ip, r6, #4294967295
 800a73e:	ab08      	add	r3, sp, #32
 800a740:	f1c5 0e08 	rsb	lr, r5, #8
 800a744:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800a748:	fa47 f00e 	asr.w	r0, r7, lr
 800a74c:	4481      	add	r9, r0
 800a74e:	fa00 f00e 	lsl.w	r0, r0, lr
 800a752:	1a3f      	subs	r7, r7, r0
 800a754:	f1c5 0007 	rsb	r0, r5, #7
 800a758:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800a75c:	4107      	asrs	r7, r0
 800a75e:	2f00      	cmp	r7, #0
 800a760:	dd3f      	ble.n	800a7e2 <__kernel_rem_pio2f+0x1ce>
 800a762:	f04f 0e00 	mov.w	lr, #0
 800a766:	f109 0901 	add.w	r9, r9, #1
 800a76a:	4673      	mov	r3, lr
 800a76c:	4576      	cmp	r6, lr
 800a76e:	dc6b      	bgt.n	800a848 <__kernel_rem_pio2f+0x234>
 800a770:	2d00      	cmp	r5, #0
 800a772:	dd04      	ble.n	800a77e <__kernel_rem_pio2f+0x16a>
 800a774:	2d01      	cmp	r5, #1
 800a776:	d078      	beq.n	800a86a <__kernel_rem_pio2f+0x256>
 800a778:	2d02      	cmp	r5, #2
 800a77a:	f000 8081 	beq.w	800a880 <__kernel_rem_pio2f+0x26c>
 800a77e:	2f02      	cmp	r7, #2
 800a780:	d12f      	bne.n	800a7e2 <__kernel_rem_pio2f+0x1ce>
 800a782:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a786:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a78a:	b353      	cbz	r3, 800a7e2 <__kernel_rem_pio2f+0x1ce>
 800a78c:	4628      	mov	r0, r5
 800a78e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a792:	f000 fb1b 	bl	800adcc <scalbnf>
 800a796:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a79a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a79e:	e020      	b.n	800a7e2 <__kernel_rem_pio2f+0x1ce>
 800a7a0:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a7a4:	3f01      	subs	r7, #1
 800a7a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a7aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a7ae:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a7b2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a7b6:	ecac 0a01 	vstmia	ip!, {s0}
 800a7ba:	ed90 0a00 	vldr	s0, [r0]
 800a7be:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a7c2:	e799      	b.n	800a6f8 <__kernel_rem_pio2f+0xe4>
 800a7c4:	d105      	bne.n	800a7d2 <__kernel_rem_pio2f+0x1be>
 800a7c6:	1e70      	subs	r0, r6, #1
 800a7c8:	ab08      	add	r3, sp, #32
 800a7ca:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800a7ce:	11ff      	asrs	r7, r7, #7
 800a7d0:	e7c5      	b.n	800a75e <__kernel_rem_pio2f+0x14a>
 800a7d2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a7d6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7de:	da31      	bge.n	800a844 <__kernel_rem_pio2f+0x230>
 800a7e0:	2700      	movs	r7, #0
 800a7e2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a7e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ea:	f040 809b 	bne.w	800a924 <__kernel_rem_pio2f+0x310>
 800a7ee:	1e74      	subs	r4, r6, #1
 800a7f0:	46a4      	mov	ip, r4
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	45d4      	cmp	ip, sl
 800a7f6:	da4a      	bge.n	800a88e <__kernel_rem_pio2f+0x27a>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	d07a      	beq.n	800a8f2 <__kernel_rem_pio2f+0x2de>
 800a7fc:	ab08      	add	r3, sp, #32
 800a7fe:	3d08      	subs	r5, #8
 800a800:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a804:	2b00      	cmp	r3, #0
 800a806:	f000 8081 	beq.w	800a90c <__kernel_rem_pio2f+0x2f8>
 800a80a:	4628      	mov	r0, r5
 800a80c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a810:	00a5      	lsls	r5, r4, #2
 800a812:	f000 fadb 	bl	800adcc <scalbnf>
 800a816:	aa44      	add	r2, sp, #272	; 0x110
 800a818:	1d2b      	adds	r3, r5, #4
 800a81a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800a91c <__kernel_rem_pio2f+0x308>
 800a81e:	18d1      	adds	r1, r2, r3
 800a820:	4622      	mov	r2, r4
 800a822:	2a00      	cmp	r2, #0
 800a824:	f280 80ae 	bge.w	800a984 <__kernel_rem_pio2f+0x370>
 800a828:	4622      	mov	r2, r4
 800a82a:	2a00      	cmp	r2, #0
 800a82c:	f2c0 80cc 	blt.w	800a9c8 <__kernel_rem_pio2f+0x3b4>
 800a830:	a944      	add	r1, sp, #272	; 0x110
 800a832:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800a836:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800a914 <__kernel_rem_pio2f+0x300>
 800a83a:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800a83e:	2000      	movs	r0, #0
 800a840:	1aa1      	subs	r1, r4, r2
 800a842:	e0b6      	b.n	800a9b2 <__kernel_rem_pio2f+0x39e>
 800a844:	2702      	movs	r7, #2
 800a846:	e78c      	b.n	800a762 <__kernel_rem_pio2f+0x14e>
 800a848:	6820      	ldr	r0, [r4, #0]
 800a84a:	b94b      	cbnz	r3, 800a860 <__kernel_rem_pio2f+0x24c>
 800a84c:	b118      	cbz	r0, 800a856 <__kernel_rem_pio2f+0x242>
 800a84e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a852:	6020      	str	r0, [r4, #0]
 800a854:	2001      	movs	r0, #1
 800a856:	f10e 0e01 	add.w	lr, lr, #1
 800a85a:	3404      	adds	r4, #4
 800a85c:	4603      	mov	r3, r0
 800a85e:	e785      	b.n	800a76c <__kernel_rem_pio2f+0x158>
 800a860:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800a864:	6020      	str	r0, [r4, #0]
 800a866:	4618      	mov	r0, r3
 800a868:	e7f5      	b.n	800a856 <__kernel_rem_pio2f+0x242>
 800a86a:	1e74      	subs	r4, r6, #1
 800a86c:	a808      	add	r0, sp, #32
 800a86e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a872:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a876:	f10d 0c20 	add.w	ip, sp, #32
 800a87a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800a87e:	e77e      	b.n	800a77e <__kernel_rem_pio2f+0x16a>
 800a880:	1e74      	subs	r4, r6, #1
 800a882:	a808      	add	r0, sp, #32
 800a884:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a888:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800a88c:	e7f3      	b.n	800a876 <__kernel_rem_pio2f+0x262>
 800a88e:	ab08      	add	r3, sp, #32
 800a890:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a894:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a898:	4318      	orrs	r0, r3
 800a89a:	e7ab      	b.n	800a7f4 <__kernel_rem_pio2f+0x1e0>
 800a89c:	f10c 0c01 	add.w	ip, ip, #1
 800a8a0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800a8a4:	2c00      	cmp	r4, #0
 800a8a6:	d0f9      	beq.n	800a89c <__kernel_rem_pio2f+0x288>
 800a8a8:	9b05      	ldr	r3, [sp, #20]
 800a8aa:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800a8ae:	eb0d 0003 	add.w	r0, sp, r3
 800a8b2:	9b01      	ldr	r3, [sp, #4]
 800a8b4:	18f4      	adds	r4, r6, r3
 800a8b6:	ab1c      	add	r3, sp, #112	; 0x70
 800a8b8:	1c77      	adds	r7, r6, #1
 800a8ba:	384c      	subs	r0, #76	; 0x4c
 800a8bc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a8c0:	4466      	add	r6, ip
 800a8c2:	42be      	cmp	r6, r7
 800a8c4:	f6ff af0b 	blt.w	800a6de <__kernel_rem_pio2f+0xca>
 800a8c8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800a8cc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a8d0:	ee07 3a90 	vmov	s15, r3
 800a8d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8d8:	f04f 0c00 	mov.w	ip, #0
 800a8dc:	ece4 7a01 	vstmia	r4!, {s15}
 800a8e0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800a8e4:	46a1      	mov	r9, r4
 800a8e6:	458c      	cmp	ip, r1
 800a8e8:	dd07      	ble.n	800a8fa <__kernel_rem_pio2f+0x2e6>
 800a8ea:	ece0 7a01 	vstmia	r0!, {s15}
 800a8ee:	3701      	adds	r7, #1
 800a8f0:	e7e7      	b.n	800a8c2 <__kernel_rem_pio2f+0x2ae>
 800a8f2:	9804      	ldr	r0, [sp, #16]
 800a8f4:	f04f 0c01 	mov.w	ip, #1
 800a8f8:	e7d2      	b.n	800a8a0 <__kernel_rem_pio2f+0x28c>
 800a8fa:	ecfe 6a01 	vldmia	lr!, {s13}
 800a8fe:	ed39 7a01 	vldmdb	r9!, {s14}
 800a902:	f10c 0c01 	add.w	ip, ip, #1
 800a906:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a90a:	e7ec      	b.n	800a8e6 <__kernel_rem_pio2f+0x2d2>
 800a90c:	3c01      	subs	r4, #1
 800a90e:	e775      	b.n	800a7fc <__kernel_rem_pio2f+0x1e8>
 800a910:	0800b2ec 	.word	0x0800b2ec
 800a914:	0800b2c0 	.word	0x0800b2c0
 800a918:	43800000 	.word	0x43800000
 800a91c:	3b800000 	.word	0x3b800000
 800a920:	00000000 	.word	0x00000000
 800a924:	9b03      	ldr	r3, [sp, #12]
 800a926:	eeb0 0a48 	vmov.f32	s0, s16
 800a92a:	1a98      	subs	r0, r3, r2
 800a92c:	f000 fa4e 	bl	800adcc <scalbnf>
 800a930:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800a918 <__kernel_rem_pio2f+0x304>
 800a934:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a93c:	db19      	blt.n	800a972 <__kernel_rem_pio2f+0x35e>
 800a93e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a91c <__kernel_rem_pio2f+0x308>
 800a942:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a946:	aa08      	add	r2, sp, #32
 800a948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a94c:	1c74      	adds	r4, r6, #1
 800a94e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a952:	3508      	adds	r5, #8
 800a954:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a958:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a95c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a960:	ee10 3a10 	vmov	r3, s0
 800a964:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a968:	ee17 3a90 	vmov	r3, s15
 800a96c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a970:	e74b      	b.n	800a80a <__kernel_rem_pio2f+0x1f6>
 800a972:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a976:	aa08      	add	r2, sp, #32
 800a978:	ee10 3a10 	vmov	r3, s0
 800a97c:	4634      	mov	r4, r6
 800a97e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a982:	e742      	b.n	800a80a <__kernel_rem_pio2f+0x1f6>
 800a984:	a808      	add	r0, sp, #32
 800a986:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800a98a:	9001      	str	r0, [sp, #4]
 800a98c:	ee07 0a90 	vmov	s15, r0
 800a990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a994:	3a01      	subs	r2, #1
 800a996:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a99a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a99e:	ed61 7a01 	vstmdb	r1!, {s15}
 800a9a2:	e73e      	b.n	800a822 <__kernel_rem_pio2f+0x20e>
 800a9a4:	ecfc 6a01 	vldmia	ip!, {s13}
 800a9a8:	ecb6 7a01 	vldmia	r6!, {s14}
 800a9ac:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a9b0:	3001      	adds	r0, #1
 800a9b2:	4550      	cmp	r0, sl
 800a9b4:	dc01      	bgt.n	800a9ba <__kernel_rem_pio2f+0x3a6>
 800a9b6:	4288      	cmp	r0, r1
 800a9b8:	ddf4      	ble.n	800a9a4 <__kernel_rem_pio2f+0x390>
 800a9ba:	a858      	add	r0, sp, #352	; 0x160
 800a9bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a9c0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800a9c4:	3a01      	subs	r2, #1
 800a9c6:	e730      	b.n	800a82a <__kernel_rem_pio2f+0x216>
 800a9c8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800a9ca:	2a02      	cmp	r2, #2
 800a9cc:	dc09      	bgt.n	800a9e2 <__kernel_rem_pio2f+0x3ce>
 800a9ce:	2a00      	cmp	r2, #0
 800a9d0:	dc2a      	bgt.n	800aa28 <__kernel_rem_pio2f+0x414>
 800a9d2:	d043      	beq.n	800aa5c <__kernel_rem_pio2f+0x448>
 800a9d4:	f009 0007 	and.w	r0, r9, #7
 800a9d8:	b059      	add	sp, #356	; 0x164
 800a9da:	ecbd 8b04 	vpop	{d8-d9}
 800a9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a9e4:	2b03      	cmp	r3, #3
 800a9e6:	d1f5      	bne.n	800a9d4 <__kernel_rem_pio2f+0x3c0>
 800a9e8:	ab30      	add	r3, sp, #192	; 0xc0
 800a9ea:	442b      	add	r3, r5
 800a9ec:	461a      	mov	r2, r3
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	f1a1 0104 	sub.w	r1, r1, #4
 800a9f8:	dc51      	bgt.n	800aa9e <__kernel_rem_pio2f+0x48a>
 800a9fa:	4621      	mov	r1, r4
 800a9fc:	2901      	cmp	r1, #1
 800a9fe:	f1a2 0204 	sub.w	r2, r2, #4
 800aa02:	dc5c      	bgt.n	800aabe <__kernel_rem_pio2f+0x4aa>
 800aa04:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800aa08:	3304      	adds	r3, #4
 800aa0a:	2c01      	cmp	r4, #1
 800aa0c:	dc67      	bgt.n	800aade <__kernel_rem_pio2f+0x4ca>
 800aa0e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800aa12:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800aa16:	2f00      	cmp	r7, #0
 800aa18:	d167      	bne.n	800aaea <__kernel_rem_pio2f+0x4d6>
 800aa1a:	edc8 6a00 	vstr	s13, [r8]
 800aa1e:	ed88 7a01 	vstr	s14, [r8, #4]
 800aa22:	edc8 7a02 	vstr	s15, [r8, #8]
 800aa26:	e7d5      	b.n	800a9d4 <__kernel_rem_pio2f+0x3c0>
 800aa28:	aa30      	add	r2, sp, #192	; 0xc0
 800aa2a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800aa2e:	4413      	add	r3, r2
 800aa30:	4622      	mov	r2, r4
 800aa32:	2a00      	cmp	r2, #0
 800aa34:	da24      	bge.n	800aa80 <__kernel_rem_pio2f+0x46c>
 800aa36:	b34f      	cbz	r7, 800aa8c <__kernel_rem_pio2f+0x478>
 800aa38:	eef1 7a47 	vneg.f32	s15, s14
 800aa3c:	edc8 7a00 	vstr	s15, [r8]
 800aa40:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800aa44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa48:	aa31      	add	r2, sp, #196	; 0xc4
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	429c      	cmp	r4, r3
 800aa4e:	da20      	bge.n	800aa92 <__kernel_rem_pio2f+0x47e>
 800aa50:	b10f      	cbz	r7, 800aa56 <__kernel_rem_pio2f+0x442>
 800aa52:	eef1 7a67 	vneg.f32	s15, s15
 800aa56:	edc8 7a01 	vstr	s15, [r8, #4]
 800aa5a:	e7bb      	b.n	800a9d4 <__kernel_rem_pio2f+0x3c0>
 800aa5c:	aa30      	add	r2, sp, #192	; 0xc0
 800aa5e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800a920 <__kernel_rem_pio2f+0x30c>
 800aa62:	4413      	add	r3, r2
 800aa64:	2c00      	cmp	r4, #0
 800aa66:	da05      	bge.n	800aa74 <__kernel_rem_pio2f+0x460>
 800aa68:	b10f      	cbz	r7, 800aa6e <__kernel_rem_pio2f+0x45a>
 800aa6a:	eef1 7a67 	vneg.f32	s15, s15
 800aa6e:	edc8 7a00 	vstr	s15, [r8]
 800aa72:	e7af      	b.n	800a9d4 <__kernel_rem_pio2f+0x3c0>
 800aa74:	ed33 7a01 	vldmdb	r3!, {s14}
 800aa78:	3c01      	subs	r4, #1
 800aa7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa7e:	e7f1      	b.n	800aa64 <__kernel_rem_pio2f+0x450>
 800aa80:	ed73 7a01 	vldmdb	r3!, {s15}
 800aa84:	3a01      	subs	r2, #1
 800aa86:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aa8a:	e7d2      	b.n	800aa32 <__kernel_rem_pio2f+0x41e>
 800aa8c:	eef0 7a47 	vmov.f32	s15, s14
 800aa90:	e7d4      	b.n	800aa3c <__kernel_rem_pio2f+0x428>
 800aa92:	ecb2 7a01 	vldmia	r2!, {s14}
 800aa96:	3301      	adds	r3, #1
 800aa98:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa9c:	e7d6      	b.n	800aa4c <__kernel_rem_pio2f+0x438>
 800aa9e:	edd1 7a00 	vldr	s15, [r1]
 800aaa2:	edd1 6a01 	vldr	s13, [r1, #4]
 800aaa6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800aaaa:	3801      	subs	r0, #1
 800aaac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aab0:	ed81 7a00 	vstr	s14, [r1]
 800aab4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aab8:	edc1 7a01 	vstr	s15, [r1, #4]
 800aabc:	e799      	b.n	800a9f2 <__kernel_rem_pio2f+0x3de>
 800aabe:	edd2 7a00 	vldr	s15, [r2]
 800aac2:	edd2 6a01 	vldr	s13, [r2, #4]
 800aac6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800aaca:	3901      	subs	r1, #1
 800aacc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aad0:	ed82 7a00 	vstr	s14, [r2]
 800aad4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aad8:	edc2 7a01 	vstr	s15, [r2, #4]
 800aadc:	e78e      	b.n	800a9fc <__kernel_rem_pio2f+0x3e8>
 800aade:	ed33 7a01 	vldmdb	r3!, {s14}
 800aae2:	3c01      	subs	r4, #1
 800aae4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aae8:	e78f      	b.n	800aa0a <__kernel_rem_pio2f+0x3f6>
 800aaea:	eef1 6a66 	vneg.f32	s13, s13
 800aaee:	eeb1 7a47 	vneg.f32	s14, s14
 800aaf2:	edc8 6a00 	vstr	s13, [r8]
 800aaf6:	ed88 7a01 	vstr	s14, [r8, #4]
 800aafa:	eef1 7a67 	vneg.f32	s15, s15
 800aafe:	e790      	b.n	800aa22 <__kernel_rem_pio2f+0x40e>

0800ab00 <__kernel_sinf>:
 800ab00:	ee10 3a10 	vmov	r3, s0
 800ab04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab08:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ab0c:	da04      	bge.n	800ab18 <__kernel_sinf+0x18>
 800ab0e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ab12:	ee17 3a90 	vmov	r3, s15
 800ab16:	b35b      	cbz	r3, 800ab70 <__kernel_sinf+0x70>
 800ab18:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ab1c:	eddf 7a15 	vldr	s15, [pc, #84]	; 800ab74 <__kernel_sinf+0x74>
 800ab20:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ab78 <__kernel_sinf+0x78>
 800ab24:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ab28:	eddf 7a14 	vldr	s15, [pc, #80]	; 800ab7c <__kernel_sinf+0x7c>
 800ab2c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ab30:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ab80 <__kernel_sinf+0x80>
 800ab34:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ab38:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ab84 <__kernel_sinf+0x84>
 800ab3c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ab40:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ab44:	b930      	cbnz	r0, 800ab54 <__kernel_sinf+0x54>
 800ab46:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ab88 <__kernel_sinf+0x88>
 800ab4a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ab4e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ab52:	4770      	bx	lr
 800ab54:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ab58:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ab5c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ab60:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ab64:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ab8c <__kernel_sinf+0x8c>
 800ab68:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ab6c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	2f2ec9d3 	.word	0x2f2ec9d3
 800ab78:	b2d72f34 	.word	0xb2d72f34
 800ab7c:	3638ef1b 	.word	0x3638ef1b
 800ab80:	b9500d01 	.word	0xb9500d01
 800ab84:	3c088889 	.word	0x3c088889
 800ab88:	be2aaaab 	.word	0xbe2aaaab
 800ab8c:	3e2aaaab 	.word	0x3e2aaaab

0800ab90 <atanf>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	ee10 5a10 	vmov	r5, s0
 800ab96:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800ab9a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800ab9e:	eef0 7a40 	vmov.f32	s15, s0
 800aba2:	db10      	blt.n	800abc6 <atanf+0x36>
 800aba4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800aba8:	dd04      	ble.n	800abb4 <atanf+0x24>
 800abaa:	ee70 7a00 	vadd.f32	s15, s0, s0
 800abae:	eeb0 0a67 	vmov.f32	s0, s15
 800abb2:	bd38      	pop	{r3, r4, r5, pc}
 800abb4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800acec <atanf+0x15c>
 800abb8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800acf0 <atanf+0x160>
 800abbc:	2d00      	cmp	r5, #0
 800abbe:	bfd8      	it	le
 800abc0:	eef0 7a40 	vmovle.f32	s15, s0
 800abc4:	e7f3      	b.n	800abae <atanf+0x1e>
 800abc6:	4b4b      	ldr	r3, [pc, #300]	; (800acf4 <atanf+0x164>)
 800abc8:	429c      	cmp	r4, r3
 800abca:	dc10      	bgt.n	800abee <atanf+0x5e>
 800abcc:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800abd0:	da0a      	bge.n	800abe8 <atanf+0x58>
 800abd2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800acf8 <atanf+0x168>
 800abd6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800abda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abde:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800abe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe6:	dce2      	bgt.n	800abae <atanf+0x1e>
 800abe8:	f04f 33ff 	mov.w	r3, #4294967295
 800abec:	e013      	b.n	800ac16 <atanf+0x86>
 800abee:	f000 f8a3 	bl	800ad38 <fabsf>
 800abf2:	4b42      	ldr	r3, [pc, #264]	; (800acfc <atanf+0x16c>)
 800abf4:	429c      	cmp	r4, r3
 800abf6:	dc4f      	bgt.n	800ac98 <atanf+0x108>
 800abf8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800abfc:	429c      	cmp	r4, r3
 800abfe:	dc41      	bgt.n	800ac84 <atanf+0xf4>
 800ac00:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800ac04:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ac08:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac12:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac16:	1c5a      	adds	r2, r3, #1
 800ac18:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ac1c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ad00 <atanf+0x170>
 800ac20:	eddf 5a38 	vldr	s11, [pc, #224]	; 800ad04 <atanf+0x174>
 800ac24:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800ad08 <atanf+0x178>
 800ac28:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ac2c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ac30:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800ad0c <atanf+0x17c>
 800ac34:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac38:	eddf 5a35 	vldr	s11, [pc, #212]	; 800ad10 <atanf+0x180>
 800ac3c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac40:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800ad14 <atanf+0x184>
 800ac44:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac48:	eddf 5a33 	vldr	s11, [pc, #204]	; 800ad18 <atanf+0x188>
 800ac4c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac50:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800ad1c <atanf+0x18c>
 800ac54:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ac58:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800ad20 <atanf+0x190>
 800ac5c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac60:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800ad24 <atanf+0x194>
 800ac64:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ac68:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800ad28 <atanf+0x198>
 800ac6c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac70:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac74:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ac78:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ac7c:	d121      	bne.n	800acc2 <atanf+0x132>
 800ac7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac82:	e794      	b.n	800abae <atanf+0x1e>
 800ac84:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ac88:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ac8c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac90:	2301      	movs	r3, #1
 800ac92:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac96:	e7be      	b.n	800ac16 <atanf+0x86>
 800ac98:	4b24      	ldr	r3, [pc, #144]	; (800ad2c <atanf+0x19c>)
 800ac9a:	429c      	cmp	r4, r3
 800ac9c:	dc0b      	bgt.n	800acb6 <atanf+0x126>
 800ac9e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800aca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aca6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800acaa:	2302      	movs	r3, #2
 800acac:	ee70 6a67 	vsub.f32	s13, s0, s15
 800acb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acb4:	e7af      	b.n	800ac16 <atanf+0x86>
 800acb6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800acba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800acbe:	2303      	movs	r3, #3
 800acc0:	e7a9      	b.n	800ac16 <atanf+0x86>
 800acc2:	4a1b      	ldr	r2, [pc, #108]	; (800ad30 <atanf+0x1a0>)
 800acc4:	491b      	ldr	r1, [pc, #108]	; (800ad34 <atanf+0x1a4>)
 800acc6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800acca:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800acce:	ed93 0a00 	vldr	s0, [r3]
 800acd2:	ee37 7a40 	vsub.f32	s14, s14, s0
 800acd6:	ed92 0a00 	vldr	s0, [r2]
 800acda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acde:	2d00      	cmp	r5, #0
 800ace0:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ace4:	bfb8      	it	lt
 800ace6:	eef1 7a67 	vneglt.f32	s15, s15
 800acea:	e760      	b.n	800abae <atanf+0x1e>
 800acec:	3fc90fdb 	.word	0x3fc90fdb
 800acf0:	bfc90fdb 	.word	0xbfc90fdb
 800acf4:	3edfffff 	.word	0x3edfffff
 800acf8:	7149f2ca 	.word	0x7149f2ca
 800acfc:	3f97ffff 	.word	0x3f97ffff
 800ad00:	3c8569d7 	.word	0x3c8569d7
 800ad04:	3d4bda59 	.word	0x3d4bda59
 800ad08:	bd6ef16b 	.word	0xbd6ef16b
 800ad0c:	3d886b35 	.word	0x3d886b35
 800ad10:	3dba2e6e 	.word	0x3dba2e6e
 800ad14:	3e124925 	.word	0x3e124925
 800ad18:	3eaaaaab 	.word	0x3eaaaaab
 800ad1c:	bd15a221 	.word	0xbd15a221
 800ad20:	bd9d8795 	.word	0xbd9d8795
 800ad24:	bde38e38 	.word	0xbde38e38
 800ad28:	be4ccccd 	.word	0xbe4ccccd
 800ad2c:	401bffff 	.word	0x401bffff
 800ad30:	0800b2f8 	.word	0x0800b2f8
 800ad34:	0800b308 	.word	0x0800b308

0800ad38 <fabsf>:
 800ad38:	ee10 3a10 	vmov	r3, s0
 800ad3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad40:	ee00 3a10 	vmov	s0, r3
 800ad44:	4770      	bx	lr
	...

0800ad48 <floorf>:
 800ad48:	ee10 3a10 	vmov	r3, s0
 800ad4c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ad50:	3a7f      	subs	r2, #127	; 0x7f
 800ad52:	2a16      	cmp	r2, #22
 800ad54:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ad58:	dc2a      	bgt.n	800adb0 <floorf+0x68>
 800ad5a:	2a00      	cmp	r2, #0
 800ad5c:	da11      	bge.n	800ad82 <floorf+0x3a>
 800ad5e:	eddf 7a18 	vldr	s15, [pc, #96]	; 800adc0 <floorf+0x78>
 800ad62:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ad66:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ad6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6e:	dd05      	ble.n	800ad7c <floorf+0x34>
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	da23      	bge.n	800adbc <floorf+0x74>
 800ad74:	4a13      	ldr	r2, [pc, #76]	; (800adc4 <floorf+0x7c>)
 800ad76:	2900      	cmp	r1, #0
 800ad78:	bf18      	it	ne
 800ad7a:	4613      	movne	r3, r2
 800ad7c:	ee00 3a10 	vmov	s0, r3
 800ad80:	4770      	bx	lr
 800ad82:	4911      	ldr	r1, [pc, #68]	; (800adc8 <floorf+0x80>)
 800ad84:	4111      	asrs	r1, r2
 800ad86:	420b      	tst	r3, r1
 800ad88:	d0fa      	beq.n	800ad80 <floorf+0x38>
 800ad8a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800adc0 <floorf+0x78>
 800ad8e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ad92:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ad96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad9a:	ddef      	ble.n	800ad7c <floorf+0x34>
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	bfbe      	ittt	lt
 800ada0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800ada4:	fa40 f202 	asrlt.w	r2, r0, r2
 800ada8:	189b      	addlt	r3, r3, r2
 800adaa:	ea23 0301 	bic.w	r3, r3, r1
 800adae:	e7e5      	b.n	800ad7c <floorf+0x34>
 800adb0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800adb4:	d3e4      	bcc.n	800ad80 <floorf+0x38>
 800adb6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800adba:	4770      	bx	lr
 800adbc:	2300      	movs	r3, #0
 800adbe:	e7dd      	b.n	800ad7c <floorf+0x34>
 800adc0:	7149f2ca 	.word	0x7149f2ca
 800adc4:	bf800000 	.word	0xbf800000
 800adc8:	007fffff 	.word	0x007fffff

0800adcc <scalbnf>:
 800adcc:	ee10 3a10 	vmov	r3, s0
 800add0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800add4:	d025      	beq.n	800ae22 <scalbnf+0x56>
 800add6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800adda:	d302      	bcc.n	800ade2 <scalbnf+0x16>
 800addc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ade0:	4770      	bx	lr
 800ade2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800ade6:	d122      	bne.n	800ae2e <scalbnf+0x62>
 800ade8:	4b2a      	ldr	r3, [pc, #168]	; (800ae94 <scalbnf+0xc8>)
 800adea:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800ae98 <scalbnf+0xcc>
 800adee:	4298      	cmp	r0, r3
 800adf0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800adf4:	db16      	blt.n	800ae24 <scalbnf+0x58>
 800adf6:	ee10 3a10 	vmov	r3, s0
 800adfa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800adfe:	3a19      	subs	r2, #25
 800ae00:	4402      	add	r2, r0
 800ae02:	2afe      	cmp	r2, #254	; 0xfe
 800ae04:	dd15      	ble.n	800ae32 <scalbnf+0x66>
 800ae06:	ee10 3a10 	vmov	r3, s0
 800ae0a:	eddf 7a24 	vldr	s15, [pc, #144]	; 800ae9c <scalbnf+0xd0>
 800ae0e:	eddf 6a24 	vldr	s13, [pc, #144]	; 800aea0 <scalbnf+0xd4>
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	eeb0 7a67 	vmov.f32	s14, s15
 800ae18:	bfb8      	it	lt
 800ae1a:	eef0 7a66 	vmovlt.f32	s15, s13
 800ae1e:	ee27 0a27 	vmul.f32	s0, s14, s15
 800ae22:	4770      	bx	lr
 800ae24:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800aea4 <scalbnf+0xd8>
 800ae28:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ae2c:	4770      	bx	lr
 800ae2e:	0dd2      	lsrs	r2, r2, #23
 800ae30:	e7e6      	b.n	800ae00 <scalbnf+0x34>
 800ae32:	2a00      	cmp	r2, #0
 800ae34:	dd06      	ble.n	800ae44 <scalbnf+0x78>
 800ae36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ae3a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ae3e:	ee00 3a10 	vmov	s0, r3
 800ae42:	4770      	bx	lr
 800ae44:	f112 0f16 	cmn.w	r2, #22
 800ae48:	da1a      	bge.n	800ae80 <scalbnf+0xb4>
 800ae4a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ae4e:	4298      	cmp	r0, r3
 800ae50:	ee10 3a10 	vmov	r3, s0
 800ae54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae58:	dd0a      	ble.n	800ae70 <scalbnf+0xa4>
 800ae5a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800ae9c <scalbnf+0xd0>
 800ae5e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800aea0 <scalbnf+0xd4>
 800ae62:	eef0 7a40 	vmov.f32	s15, s0
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	bf18      	it	ne
 800ae6a:	eeb0 0a47 	vmovne.f32	s0, s14
 800ae6e:	e7db      	b.n	800ae28 <scalbnf+0x5c>
 800ae70:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800aea4 <scalbnf+0xd8>
 800ae74:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800aea8 <scalbnf+0xdc>
 800ae78:	eef0 7a40 	vmov.f32	s15, s0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	e7f3      	b.n	800ae68 <scalbnf+0x9c>
 800ae80:	3219      	adds	r2, #25
 800ae82:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ae86:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ae8a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800aeac <scalbnf+0xe0>
 800ae8e:	ee07 3a10 	vmov	s14, r3
 800ae92:	e7c4      	b.n	800ae1e <scalbnf+0x52>
 800ae94:	ffff3cb0 	.word	0xffff3cb0
 800ae98:	4c000000 	.word	0x4c000000
 800ae9c:	7149f2ca 	.word	0x7149f2ca
 800aea0:	f149f2ca 	.word	0xf149f2ca
 800aea4:	0da24260 	.word	0x0da24260
 800aea8:	8da24260 	.word	0x8da24260
 800aeac:	33000000 	.word	0x33000000

0800aeb0 <_init>:
 800aeb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb2:	bf00      	nop
 800aeb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeb6:	bc08      	pop	{r3}
 800aeb8:	469e      	mov	lr, r3
 800aeba:	4770      	bx	lr

0800aebc <_fini>:
 800aebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aebe:	bf00      	nop
 800aec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aec2:	bc08      	pop	{r3}
 800aec4:	469e      	mov	lr, r3
 800aec6:	4770      	bx	lr
