From 4cb1b0adbd898531ca518f009a6086777d69cf0f Mon Sep 17 00:00:00 2001
From: Nicolas Ferre <nicolas.ferre@atmel.com>
Date: Tue, 16 Oct 2012 18:23:00 +0200
Subject: video: atmel_lcdfb: adapt to all IP configurations

Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
---
 arch/arm/mach-at91/include/mach/atmel_hlcdc.h |  3 +--
 drivers/video/atmel_hlcdfb.c                  | 14 ++++++++++++--
 2 files changed, 13 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-at91/include/mach/atmel_hlcdc.h b/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
index 738a853..71ccb96 100644
--- a/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
+++ b/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
@@ -157,8 +157,7 @@
 #define LCDC_LCDISR_BASE		(0x1 << 8)
 #define LCDC_LCDISR_OVR1		(0x1 << 9)
 #define LCDC_LCDISR_OVR2		(0x1 << 10)
-#define LCDC_LCDISR_HEO			(0x1 << 10)
-#define LCDC2_LCDISR_HEO		(0x1 << 11)
+#define LCDC_LCDISR_HEO			(0x1 << 11)
 #define LCDC_LCDISR_HCR			(0x1 << 12)
 #define LCDC_LCDISR_PP			(0x1 << 13)
 
diff --git a/drivers/video/atmel_hlcdfb.c b/drivers/video/atmel_hlcdfb.c
index db6ec3e..262c15b 100644
--- a/drivers/video/atmel_hlcdfb.c
+++ b/drivers/video/atmel_hlcdfb.c
@@ -370,6 +370,16 @@ static int atmel_hlcdfb_setup_core_ovl(struct fb_info *info)
 }
 static void atmelfb_limit_screeninfo(struct fb_var_screeninfo *var)
 {
+	u32 hbpw, hfpw;
+
+	if (cpu_is_at91sam9x5()) {
+		hbpw = LCDC_LCDCFG3_HBPW;
+		hfpw = LCDC_LCDCFG3_HFPW;
+	} else {
+		hbpw = LCDC2_LCDCFG3_HBPW;
+		hfpw = LCDC2_LCDCFG3_HFPW;
+	}
+
 	/* Saturate vertical and horizontal timings at maximum values */
 	var->vsync_len = min_t(u32, var->vsync_len,
 			(LCDC_LCDCFG1_VSPW >> LCDC_LCDCFG1_VSPW_OFFSET) + 1);
@@ -378,11 +388,11 @@ static void atmelfb_limit_screeninfo(struct fb_var_screeninfo *var)
 	var->lower_margin = min_t(u32, var->lower_margin,
 			LCDC_LCDCFG2_VBPW >> LCDC_LCDCFG2_VBPW_OFFSET);
 	var->right_margin = min_t(u32, var->right_margin,
-			(LCDC2_LCDCFG3_HBPW >> LCDC_LCDCFG3_HBPW_OFFSET) + 1);
+			(hbpw >> LCDC_LCDCFG3_HBPW_OFFSET) + 1);
 	var->hsync_len = min_t(u32, var->hsync_len,
 			(LCDC_LCDCFG1_HSPW >> LCDC_LCDCFG1_HSPW_OFFSET) + 1);
 	var->left_margin = min_t(u32, var->left_margin,
-			(LCDC2_LCDCFG3_HFPW >> LCDC_LCDCFG3_HFPW_OFFSET) + 1);
+			(hfpw >> LCDC_LCDCFG3_HFPW_OFFSET) + 1);
 
 }
 
-- 
1.8.0.197.g5a90748

