var searchData=
[
  ['c_0',['c',['../group__CMSIS__Core__SysTickFunctions.html#gae4962f5c68e60dd801229edc29287396',1,'APSR_Type::@66::C'],['../group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6',1,'APSR_Type::C'],['../unioncpsr.html#afcc47d6fbb9baff7ea57b9bf725ed7b8',1,'cpsr::c'],['../group__CMSIS__core__DebugFunctions.html#gae1080138c891901a8358f083452b8e46',1,'xPSR_Type::@72::C'],['../group__CMSIS__Core__SysTickFunctions.html#gae236c8ef5ed61dcb0c5b314c174d4b7f',1,'xPSR_Type::@68::C'],['../group__CMSIS__core__DebugFunctions.html#ga1297ca67dd9f261272cd065dc47e604c',1,'APSR_Type::@70::C'],['../group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d',1,'xPSR_Type::C']]],
  ['cache_1',['cache',['../structpico__sha256__state.html#a397f97ecde43999d384e2587f9281de4',1,'pico_sha256_state']]],
  ['cache_5fused_2',['cache_used',['../structpico__sha256__state.html#ab172a6ba42982ffe231bea1aa21486a7',1,'pico_sha256_state']]],
  ['calib_3',['calib',['../structsystick__hw__t.html#a662a421cd2fa0308d5d6ce4ad50c2b31',1,'systick_hw_t::calib'],['../group__CMSIS__Core__SysTickFunctions.html#gafcadb0c6d35b21cdc0018658a13942de',1,'SysTick_Type::CALIB']]],
  ['callback_4',['callback',['../structrepeating__timer.html#ae3a0d529f15347303d455d9fd5b5b719',1,'repeating_timer::callback'],['../structalarm__pool__entry.html#adb7225ea39c245bc7b3a4576ec0d1da1',1,'alarm_pool_entry::callback']]],
  ['cc_5',['cc',['../structpwm__slice__hw__t.html#a5e87ba0e6e6962046b8489235fb1ebd0',1,'pwm_slice_hw_t']]],
  ['ccr_6',['ccr',['../structm0plus__hw__t.html#ae23c87b1ad841f83e4e592df7a405be2',1,'m0plus_hw_t::ccr'],['../structm33__hw__t.html#ad0b2cdd0c14b11eea4e7bf9286545d7f',1,'m33_hw_t::ccr'],['../structarmv8m__scb__hw__t.html#ad0c50fa6556774135f3a1158800de5d5',1,'armv8m_scb_hw_t::ccr'],['../group__CMSIS__Core__SysTickFunctions.html#ga2d6653b0b70faac936046a02809b577f',1,'SCB_Type::CCR'],['../structPPB__Type.html#ac6464e77a06443da5a941da09a11615a',1,'PPB_Type::CCR']]],
  ['ccsidr_7',['CCSIDR',['../group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e',1,'SCB_Type']]],
  ['cfgreset_8',['cfgreset',['../structaccessctrl__hw__t.html#a1564fafc1817cecda4b0728ca3aaac6d',1,'accessctrl_hw_t::cfgreset'],['../structACCESSCTRL__Type.html#aa866b27c2be36290b0c64e102de65dae',1,'ACCESSCTRL_Type::CFGRESET']]],
  ['cfsr_9',['cfsr',['../group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a',1,'SCB_Type::CFSR'],['../structPPB__Type.html#a6710af5843bc1f932e4cadbc57353bc4',1,'PPB_Type::CFSR'],['../structm33__hw__t.html#aeefd0733acf5e8cad81df4274ef5faac',1,'m33_hw_t::cfsr'],['../structarmv8m__scb__hw__t.html#af839269193963d31dde0e847edb75a76',1,'armv8m_scb_hw_t::cfsr']]],
  ['ch_10',['ch',['../structdma__hw__t.html#a5a4bcde999961287c307e485c3e3848f',1,'dma_hw_t::ch'],['../structdma__debug__hw__t.html#a1af7c443e5011fdcf1da0c388a52b13f',1,'dma_debug_hw_t::ch']]],
  ['ch0_5fal1_5fctrl_11',['CH0_AL1_CTRL',['../structDMA__Type.html#a4c991adee65bc64b5616e44eda95c6fb',1,'DMA_Type']]],
  ['ch0_5fal1_5fread_5faddr_12',['CH0_AL1_READ_ADDR',['../structDMA__Type.html#a5242f05d50e921e2717b4708bd8ed16d',1,'DMA_Type']]],
  ['ch0_5fal1_5ftrans_5fcount_5ftrig_13',['CH0_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a4bd21918f3e8bb2ad5a6aea2525b9fc4',1,'DMA_Type']]],
  ['ch0_5fal1_5fwrite_5faddr_14',['CH0_AL1_WRITE_ADDR',['../structDMA__Type.html#a96c8f19f6f5c2722615b085a18b93493',1,'DMA_Type']]],
  ['ch0_5fal2_5fctrl_15',['CH0_AL2_CTRL',['../structDMA__Type.html#ac06a83ec6e3abcee3507afecd3c7875a',1,'DMA_Type']]],
  ['ch0_5fal2_5fread_5faddr_16',['CH0_AL2_READ_ADDR',['../structDMA__Type.html#a6906709f18acae028fbfe3982fd1d97b',1,'DMA_Type']]],
  ['ch0_5fal2_5ftrans_5fcount_17',['CH0_AL2_TRANS_COUNT',['../structDMA__Type.html#aafd77f11b60f22b134240d1197605bde',1,'DMA_Type']]],
  ['ch0_5fal2_5fwrite_5faddr_5ftrig_18',['CH0_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#ad8d6029852977a728ca5f7b40f8c282e',1,'DMA_Type']]],
  ['ch0_5fal3_5fctrl_19',['CH0_AL3_CTRL',['../structDMA__Type.html#a6e623e66812b232ace25e68b71a54ff6',1,'DMA_Type']]],
  ['ch0_5fal3_5fread_5faddr_5ftrig_20',['CH0_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a365886cd0fa07117e23b20bae16737e2',1,'DMA_Type']]],
  ['ch0_5fal3_5ftrans_5fcount_21',['CH0_AL3_TRANS_COUNT',['../structDMA__Type.html#a078ec01063df4d00f72aa5edf4caf5c6',1,'DMA_Type']]],
  ['ch0_5fal3_5fwrite_5faddr_22',['CH0_AL3_WRITE_ADDR',['../structDMA__Type.html#acdf6662165bc7649896c910dfee1b615',1,'DMA_Type']]],
  ['ch0_5fcc_23',['CH0_CC',['../structPWM__Type.html#a740057ced1e151e5c85a11d2788ad0f0',1,'PWM_Type']]],
  ['ch0_5fcsr_24',['CH0_CSR',['../structPWM__Type.html#a16b98fea138a782851f5c641731841b7',1,'PWM_Type']]],
  ['ch0_5fctr_25',['CH0_CTR',['../structPWM__Type.html#a030fda72364817caaa09ddefc3d50575',1,'PWM_Type']]],
  ['ch0_5fctrl_5ftrig_26',['CH0_CTRL_TRIG',['../structDMA__Type.html#ab78c13fe1c1a2da7136576ba42051ca2',1,'DMA_Type']]],
  ['ch0_5fdbg_5fctdreq_27',['CH0_DBG_CTDREQ',['../structDMA__Type.html#a8e8c869fdd26ba49ffc53fbdf4a9f5d6',1,'DMA_Type']]],
  ['ch0_5fdbg_5ftcr_28',['CH0_DBG_TCR',['../structDMA__Type.html#a534694d162feed24ec911350797650a2',1,'DMA_Type']]],
  ['ch0_5fdiv_29',['CH0_DIV',['../structPWM__Type.html#a9e592b9f617c0ec3167a45c7329166ae',1,'PWM_Type']]],
  ['ch0_5fread_5faddr_30',['CH0_READ_ADDR',['../structDMA__Type.html#a52bd9d6bdeaf955773e200fa6278acf3',1,'DMA_Type']]],
  ['ch0_5ftop_31',['CH0_TOP',['../structPWM__Type.html#a717119b5a9f3206dbdc501510e49e59c',1,'PWM_Type']]],
  ['ch0_5ftrans_5fcount_32',['CH0_TRANS_COUNT',['../structDMA__Type.html#ae3356a24595fa96703ad80d1ead29177',1,'DMA_Type']]],
  ['ch0_5fwrite_5faddr_33',['CH0_WRITE_ADDR',['../structDMA__Type.html#a2bf876a97f97c941bd860d62bada3f73',1,'DMA_Type']]],
  ['ch10_5fal1_5fctrl_34',['CH10_AL1_CTRL',['../structDMA__Type.html#a46bbc85bb54061f31abe2e9795fa1374',1,'DMA_Type']]],
  ['ch10_5fal1_5fread_5faddr_35',['CH10_AL1_READ_ADDR',['../structDMA__Type.html#aaeb0c2886438e6b1778c30462dd3e011',1,'DMA_Type']]],
  ['ch10_5fal1_5ftrans_5fcount_5ftrig_36',['CH10_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#ad077af6d0f10a7518b1ba7703162c812',1,'DMA_Type']]],
  ['ch10_5fal1_5fwrite_5faddr_37',['CH10_AL1_WRITE_ADDR',['../structDMA__Type.html#aeeec15f9c0b4c899f26f196bd930fcf9',1,'DMA_Type']]],
  ['ch10_5fal2_5fctrl_38',['CH10_AL2_CTRL',['../structDMA__Type.html#a10497a46a26fdcb6a09a49f965567d06',1,'DMA_Type']]],
  ['ch10_5fal2_5fread_5faddr_39',['CH10_AL2_READ_ADDR',['../structDMA__Type.html#a6789ecee7a7b0d1e64d7d16994255555',1,'DMA_Type']]],
  ['ch10_5fal2_5ftrans_5fcount_40',['CH10_AL2_TRANS_COUNT',['../structDMA__Type.html#a3afc3ccf3ff7237a0ccd0eed96c4a8a3',1,'DMA_Type']]],
  ['ch10_5fal2_5fwrite_5faddr_5ftrig_41',['CH10_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a83bea903055e5ec0aabba0ec47e5cfbc',1,'DMA_Type']]],
  ['ch10_5fal3_5fctrl_42',['CH10_AL3_CTRL',['../structDMA__Type.html#a0212845b4e325453844f8d8ee92c4260',1,'DMA_Type']]],
  ['ch10_5fal3_5fread_5faddr_5ftrig_43',['CH10_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#aade20c559d506881e614b54edabb2178',1,'DMA_Type']]],
  ['ch10_5fal3_5ftrans_5fcount_44',['CH10_AL3_TRANS_COUNT',['../structDMA__Type.html#a7253922988e96e1088f6d5195369044b',1,'DMA_Type']]],
  ['ch10_5fal3_5fwrite_5faddr_45',['CH10_AL3_WRITE_ADDR',['../structDMA__Type.html#aeb533f98f76c855dc387916dff6a81c4',1,'DMA_Type']]],
  ['ch10_5fcc_46',['CH10_CC',['../structPWM__Type.html#a538a249bbf1af085c0b003f3249e6f66',1,'PWM_Type']]],
  ['ch10_5fcsr_47',['CH10_CSR',['../structPWM__Type.html#ac3c79e8eb6dcc73d16776db3df32d33c',1,'PWM_Type']]],
  ['ch10_5fctr_48',['CH10_CTR',['../structPWM__Type.html#abd0ddb3cd61952b6cde242fdac4bd6ea',1,'PWM_Type']]],
  ['ch10_5fctrl_5ftrig_49',['CH10_CTRL_TRIG',['../structDMA__Type.html#a9fb3306a40730647326be3681c3914cd',1,'DMA_Type']]],
  ['ch10_5fdbg_5fctdreq_50',['CH10_DBG_CTDREQ',['../structDMA__Type.html#a9ed2fd46f6101c735ad76977cf3a9e10',1,'DMA_Type']]],
  ['ch10_5fdbg_5ftcr_51',['CH10_DBG_TCR',['../structDMA__Type.html#a562791af43fe14da383bdc2015d0b8ee',1,'DMA_Type']]],
  ['ch10_5fdiv_52',['CH10_DIV',['../structPWM__Type.html#abf0991b8862d60a5957860fba49ac22a',1,'PWM_Type']]],
  ['ch10_5fread_5faddr_53',['CH10_READ_ADDR',['../structDMA__Type.html#a971eb476fe790a55db5a16b68fea374a',1,'DMA_Type']]],
  ['ch10_5ftop_54',['CH10_TOP',['../structPWM__Type.html#a809fb7fcad961b29ea872c35b7f5f28e',1,'PWM_Type']]],
  ['ch10_5ftrans_5fcount_55',['CH10_TRANS_COUNT',['../structDMA__Type.html#acd92a492ee6329b2c44e3548542ab484',1,'DMA_Type']]],
  ['ch10_5fwrite_5faddr_56',['CH10_WRITE_ADDR',['../structDMA__Type.html#aa216fbe9e881b71711982cd3c8620323',1,'DMA_Type']]],
  ['ch11_5fal1_5fctrl_57',['CH11_AL1_CTRL',['../structDMA__Type.html#a1a97e1341b506e0a06ee85487733be5e',1,'DMA_Type']]],
  ['ch11_5fal1_5fread_5faddr_58',['CH11_AL1_READ_ADDR',['../structDMA__Type.html#adde0b053ff53e411778d1d206d481eb1',1,'DMA_Type']]],
  ['ch11_5fal1_5ftrans_5fcount_5ftrig_59',['CH11_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a29c6bd16d6208e1a4db7772f02435eda',1,'DMA_Type']]],
  ['ch11_5fal1_5fwrite_5faddr_60',['CH11_AL1_WRITE_ADDR',['../structDMA__Type.html#a7801912e8d348e3fbcd79364249b6f03',1,'DMA_Type']]],
  ['ch11_5fal2_5fctrl_61',['CH11_AL2_CTRL',['../structDMA__Type.html#ac5e7680419749aa941f36c7a876b462d',1,'DMA_Type']]],
  ['ch11_5fal2_5fread_5faddr_62',['CH11_AL2_READ_ADDR',['../structDMA__Type.html#a121d4a18bf402b2689186a80085c534c',1,'DMA_Type']]],
  ['ch11_5fal2_5ftrans_5fcount_63',['CH11_AL2_TRANS_COUNT',['../structDMA__Type.html#ab84c9a70a2c5331066470fbf0a05f9e4',1,'DMA_Type']]],
  ['ch11_5fal2_5fwrite_5faddr_5ftrig_64',['CH11_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a05ab14700a246ce147845837689ca384',1,'DMA_Type']]],
  ['ch11_5fal3_5fctrl_65',['CH11_AL3_CTRL',['../structDMA__Type.html#a468d65b51583c4a146e4c0aab3db1e7e',1,'DMA_Type']]],
  ['ch11_5fal3_5fread_5faddr_5ftrig_66',['CH11_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#acec1c569a4501a35218de25b142cedfc',1,'DMA_Type']]],
  ['ch11_5fal3_5ftrans_5fcount_67',['CH11_AL3_TRANS_COUNT',['../structDMA__Type.html#a7d5a9d0290d3e98c641099efa4511505',1,'DMA_Type']]],
  ['ch11_5fal3_5fwrite_5faddr_68',['CH11_AL3_WRITE_ADDR',['../structDMA__Type.html#af3cc1eef8a0166033ef7a8fa7befda7f',1,'DMA_Type']]],
  ['ch11_5fcc_69',['CH11_CC',['../structPWM__Type.html#a2c9fd7126d7ca353d96b7284d614b351',1,'PWM_Type']]],
  ['ch11_5fcsr_70',['CH11_CSR',['../structPWM__Type.html#ae24ed84a28fd41469af64c472b67a559',1,'PWM_Type']]],
  ['ch11_5fctr_71',['CH11_CTR',['../structPWM__Type.html#aa1ec55b25b22164fdc4a6d4594f4e5a1',1,'PWM_Type']]],
  ['ch11_5fctrl_5ftrig_72',['CH11_CTRL_TRIG',['../structDMA__Type.html#ac329a4e558a5c2e0019d74f72a24d957',1,'DMA_Type']]],
  ['ch11_5fdbg_5fctdreq_73',['CH11_DBG_CTDREQ',['../structDMA__Type.html#adcd6a809f618d0affb222c9bbdeee324',1,'DMA_Type']]],
  ['ch11_5fdbg_5ftcr_74',['CH11_DBG_TCR',['../structDMA__Type.html#a8c45b355ad92bdbafb716af53428ca68',1,'DMA_Type']]],
  ['ch11_5fdiv_75',['CH11_DIV',['../structPWM__Type.html#a242f6765d4ab56b9a700f10b8fd4ceae',1,'PWM_Type']]],
  ['ch11_5fread_5faddr_76',['CH11_READ_ADDR',['../structDMA__Type.html#a8284c4995947105f55bee770b2f2b72d',1,'DMA_Type']]],
  ['ch11_5ftop_77',['CH11_TOP',['../structPWM__Type.html#a7523c6ed449b0601d596b8ed0553cae8',1,'PWM_Type']]],
  ['ch11_5ftrans_5fcount_78',['CH11_TRANS_COUNT',['../structDMA__Type.html#a2ea4895e6172e758bee60a78c0c31cbb',1,'DMA_Type']]],
  ['ch11_5fwrite_5faddr_79',['CH11_WRITE_ADDR',['../structDMA__Type.html#afa6154dce183948fd6bea51e5f82f8b6',1,'DMA_Type']]],
  ['ch12_5fal1_5fctrl_80',['CH12_AL1_CTRL',['../structDMA__Type.html#a24cf3af5333a7331d3d4973374f7cfbc',1,'DMA_Type']]],
  ['ch12_5fal1_5fread_5faddr_81',['CH12_AL1_READ_ADDR',['../structDMA__Type.html#a8f92e82bcb992015f6dbe9d2a0706eca',1,'DMA_Type']]],
  ['ch12_5fal1_5ftrans_5fcount_5ftrig_82',['CH12_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a5e9dff2b57f034c6bfdb0adca1ee1cb0',1,'DMA_Type']]],
  ['ch12_5fal1_5fwrite_5faddr_83',['CH12_AL1_WRITE_ADDR',['../structDMA__Type.html#aace2d1c713d8c47b20ed707eb4efea6c',1,'DMA_Type']]],
  ['ch12_5fal2_5fctrl_84',['CH12_AL2_CTRL',['../structDMA__Type.html#a3b59047b05bf194aedbe2e93d363c84b',1,'DMA_Type']]],
  ['ch12_5fal2_5fread_5faddr_85',['CH12_AL2_READ_ADDR',['../structDMA__Type.html#af0626368cd9544d2efa694d848e174ab',1,'DMA_Type']]],
  ['ch12_5fal2_5ftrans_5fcount_86',['CH12_AL2_TRANS_COUNT',['../structDMA__Type.html#a0d284ba728b5af3857c905f0f4614c29',1,'DMA_Type']]],
  ['ch12_5fal2_5fwrite_5faddr_5ftrig_87',['CH12_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#ada9fca36aa8471a3283bafad91bfd7f3',1,'DMA_Type']]],
  ['ch12_5fal3_5fctrl_88',['CH12_AL3_CTRL',['../structDMA__Type.html#aae67d9b46f52b1af3fee4706d6fc9b9f',1,'DMA_Type']]],
  ['ch12_5fal3_5fread_5faddr_5ftrig_89',['CH12_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a5e44168af9102f5b02683b4fd24108c4',1,'DMA_Type']]],
  ['ch12_5fal3_5ftrans_5fcount_90',['CH12_AL3_TRANS_COUNT',['../structDMA__Type.html#a64b8b652af22e778f28b640d72f7b0ec',1,'DMA_Type']]],
  ['ch12_5fal3_5fwrite_5faddr_91',['CH12_AL3_WRITE_ADDR',['../structDMA__Type.html#a839cc7c62c59247d32f222dcb5c49e69',1,'DMA_Type']]],
  ['ch12_5fctrl_5ftrig_92',['CH12_CTRL_TRIG',['../structDMA__Type.html#a100a353efb79c1d3b14ba93e3321884f',1,'DMA_Type']]],
  ['ch12_5fdbg_5fctdreq_93',['CH12_DBG_CTDREQ',['../structDMA__Type.html#ae4ac9dd20ec2b6e710f4f2be83ff9fc9',1,'DMA_Type']]],
  ['ch12_5fdbg_5ftcr_94',['CH12_DBG_TCR',['../structDMA__Type.html#aefaf0a9ff5e861d316a38a9fcb90911f',1,'DMA_Type']]],
  ['ch12_5fread_5faddr_95',['CH12_READ_ADDR',['../structDMA__Type.html#a6c981edcad620289e14bd035ad8ae105',1,'DMA_Type']]],
  ['ch12_5ftrans_5fcount_96',['CH12_TRANS_COUNT',['../structDMA__Type.html#ac5adc0fbb76dd11ffb9c238e20737660',1,'DMA_Type']]],
  ['ch12_5fwrite_5faddr_97',['CH12_WRITE_ADDR',['../structDMA__Type.html#a085f5a77494eeb4c102b29d0b51f9549',1,'DMA_Type']]],
  ['ch13_5fal1_5fctrl_98',['CH13_AL1_CTRL',['../structDMA__Type.html#ab39cbdeaed8bd607dd2d342917426eda',1,'DMA_Type']]],
  ['ch13_5fal1_5fread_5faddr_99',['CH13_AL1_READ_ADDR',['../structDMA__Type.html#a122a8167464a93cabee1143168970f29',1,'DMA_Type']]],
  ['ch13_5fal1_5ftrans_5fcount_5ftrig_100',['CH13_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a1703986815888454e223471fa5869eb7',1,'DMA_Type']]],
  ['ch13_5fal1_5fwrite_5faddr_101',['CH13_AL1_WRITE_ADDR',['../structDMA__Type.html#aa19dbc60f70506d696eb7addcf584503',1,'DMA_Type']]],
  ['ch13_5fal2_5fctrl_102',['CH13_AL2_CTRL',['../structDMA__Type.html#a1860c9ceed9a357b8859e28a79ac109a',1,'DMA_Type']]],
  ['ch13_5fal2_5fread_5faddr_103',['CH13_AL2_READ_ADDR',['../structDMA__Type.html#a928d220a3c0f8a49bc4a1dfa80f57dbc',1,'DMA_Type']]],
  ['ch13_5fal2_5ftrans_5fcount_104',['CH13_AL2_TRANS_COUNT',['../structDMA__Type.html#a34545fd64ebebe19a13b9ba741751191',1,'DMA_Type']]],
  ['ch13_5fal2_5fwrite_5faddr_5ftrig_105',['CH13_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#ad7cf0ea84ee3558f960d4bfd3bf030ab',1,'DMA_Type']]],
  ['ch13_5fal3_5fctrl_106',['CH13_AL3_CTRL',['../structDMA__Type.html#a12ebe0204d42cd0b42ae1cb24969b1f5',1,'DMA_Type']]],
  ['ch13_5fal3_5fread_5faddr_5ftrig_107',['CH13_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#aa1d0d0f3d4c62edd746b09c93f2bdf36',1,'DMA_Type']]],
  ['ch13_5fal3_5ftrans_5fcount_108',['CH13_AL3_TRANS_COUNT',['../structDMA__Type.html#ad2bb4f26f6cf2547f13b2ff90fd54dc1',1,'DMA_Type']]],
  ['ch13_5fal3_5fwrite_5faddr_109',['CH13_AL3_WRITE_ADDR',['../structDMA__Type.html#afd6e43ef2e4cc74f868267175e77373f',1,'DMA_Type']]],
  ['ch13_5fctrl_5ftrig_110',['CH13_CTRL_TRIG',['../structDMA__Type.html#a647cd106930473664155d7ca1f8ef159',1,'DMA_Type']]],
  ['ch13_5fdbg_5fctdreq_111',['CH13_DBG_CTDREQ',['../structDMA__Type.html#a2f9f37d324f0ff727399f4a52dbcf694',1,'DMA_Type']]],
  ['ch13_5fdbg_5ftcr_112',['CH13_DBG_TCR',['../structDMA__Type.html#a1a8d9d47f63794a85c80a7532bd137f0',1,'DMA_Type']]],
  ['ch13_5fread_5faddr_113',['CH13_READ_ADDR',['../structDMA__Type.html#a8f148694642d2043233244aa97ba16d6',1,'DMA_Type']]],
  ['ch13_5ftrans_5fcount_114',['CH13_TRANS_COUNT',['../structDMA__Type.html#a7af78c6460324e6002e7d2ad1675b385',1,'DMA_Type']]],
  ['ch13_5fwrite_5faddr_115',['CH13_WRITE_ADDR',['../structDMA__Type.html#a17e4ab1c3ff0241d98b7405351152371',1,'DMA_Type']]],
  ['ch14_5fal1_5fctrl_116',['CH14_AL1_CTRL',['../structDMA__Type.html#a8c69395d8a418a51d235a928b68427fd',1,'DMA_Type']]],
  ['ch14_5fal1_5fread_5faddr_117',['CH14_AL1_READ_ADDR',['../structDMA__Type.html#ad3cee5509be74aeedc8ec6586ea58ef9',1,'DMA_Type']]],
  ['ch14_5fal1_5ftrans_5fcount_5ftrig_118',['CH14_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#aae363d03816d7cc6bf763bf78d6dce67',1,'DMA_Type']]],
  ['ch14_5fal1_5fwrite_5faddr_119',['CH14_AL1_WRITE_ADDR',['../structDMA__Type.html#aefe0c5149f32b953343c01ae5ecd960c',1,'DMA_Type']]],
  ['ch14_5fal2_5fctrl_120',['CH14_AL2_CTRL',['../structDMA__Type.html#a59feeac81a4977d81cef61853680f7cb',1,'DMA_Type']]],
  ['ch14_5fal2_5fread_5faddr_121',['CH14_AL2_READ_ADDR',['../structDMA__Type.html#a8ab52cff3550f602ce20022119104607',1,'DMA_Type']]],
  ['ch14_5fal2_5ftrans_5fcount_122',['CH14_AL2_TRANS_COUNT',['../structDMA__Type.html#a18e8ff2b55126c2834d10141ae090961',1,'DMA_Type']]],
  ['ch14_5fal2_5fwrite_5faddr_5ftrig_123',['CH14_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#acf810aefb92b2ce3433a5106baa0eee4',1,'DMA_Type']]],
  ['ch14_5fal3_5fctrl_124',['CH14_AL3_CTRL',['../structDMA__Type.html#aeee2b72ed5782c7c4bbb2f7e69b86318',1,'DMA_Type']]],
  ['ch14_5fal3_5fread_5faddr_5ftrig_125',['CH14_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a68f56cd1554689fd53c046cebeb3d7c4',1,'DMA_Type']]],
  ['ch14_5fal3_5ftrans_5fcount_126',['CH14_AL3_TRANS_COUNT',['../structDMA__Type.html#a90d422e3b03c967c58edf174bcd15c91',1,'DMA_Type']]],
  ['ch14_5fal3_5fwrite_5faddr_127',['CH14_AL3_WRITE_ADDR',['../structDMA__Type.html#a6e9b2ba14bbb85a13de49c782980710b',1,'DMA_Type']]],
  ['ch14_5fctrl_5ftrig_128',['CH14_CTRL_TRIG',['../structDMA__Type.html#afb84ab8cef20b8791bd945913525c402',1,'DMA_Type']]],
  ['ch14_5fdbg_5fctdreq_129',['CH14_DBG_CTDREQ',['../structDMA__Type.html#ae4032d1d3a0b5970bc7565c3fd4b12bc',1,'DMA_Type']]],
  ['ch14_5fdbg_5ftcr_130',['CH14_DBG_TCR',['../structDMA__Type.html#adb5c7eb6e637cfb9e432de79c0381311',1,'DMA_Type']]],
  ['ch14_5fread_5faddr_131',['CH14_READ_ADDR',['../structDMA__Type.html#a14dcbafd4e4f4b867bdc473dbc4e0d1b',1,'DMA_Type']]],
  ['ch14_5ftrans_5fcount_132',['CH14_TRANS_COUNT',['../structDMA__Type.html#a1a64d43b8d3f7b2a3fa8aa9065558b85',1,'DMA_Type']]],
  ['ch14_5fwrite_5faddr_133',['CH14_WRITE_ADDR',['../structDMA__Type.html#a07105ef1931d2d828f237fcff75d4c0c',1,'DMA_Type']]],
  ['ch15_5fal1_5fctrl_134',['CH15_AL1_CTRL',['../structDMA__Type.html#ab5ac2d0efa5f61ca93314a41f0bd34a9',1,'DMA_Type']]],
  ['ch15_5fal1_5fread_5faddr_135',['CH15_AL1_READ_ADDR',['../structDMA__Type.html#a74e852ea7828d8c97b01909f5df1d400',1,'DMA_Type']]],
  ['ch15_5fal1_5ftrans_5fcount_5ftrig_136',['CH15_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a791e06f104ab54067e7eb37e9264fd07',1,'DMA_Type']]],
  ['ch15_5fal1_5fwrite_5faddr_137',['CH15_AL1_WRITE_ADDR',['../structDMA__Type.html#abe495fa661d55a9b3dcba593b516ba7c',1,'DMA_Type']]],
  ['ch15_5fal2_5fctrl_138',['CH15_AL2_CTRL',['../structDMA__Type.html#a91afb85cb79949afabf3245a4898547d',1,'DMA_Type']]],
  ['ch15_5fal2_5fread_5faddr_139',['CH15_AL2_READ_ADDR',['../structDMA__Type.html#a0f68a775bad86bcae64f7f9e6eeeec4f',1,'DMA_Type']]],
  ['ch15_5fal2_5ftrans_5fcount_140',['CH15_AL2_TRANS_COUNT',['../structDMA__Type.html#a5a40a4916a0cd55013b154e8d232b392',1,'DMA_Type']]],
  ['ch15_5fal2_5fwrite_5faddr_5ftrig_141',['CH15_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a581c1193c9e3743dbd0f02bf83f81159',1,'DMA_Type']]],
  ['ch15_5fal3_5fctrl_142',['CH15_AL3_CTRL',['../structDMA__Type.html#a86b349d94128d121524689e9bf73b971',1,'DMA_Type']]],
  ['ch15_5fal3_5fread_5faddr_5ftrig_143',['CH15_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#af125ce5d3dc83cf5d4663ebb87b11136',1,'DMA_Type']]],
  ['ch15_5fal3_5ftrans_5fcount_144',['CH15_AL3_TRANS_COUNT',['../structDMA__Type.html#a5bed6fbab55dfe277bf9769022457c15',1,'DMA_Type']]],
  ['ch15_5fal3_5fwrite_5faddr_145',['CH15_AL3_WRITE_ADDR',['../structDMA__Type.html#a8cbedb78d5737a939a5d19e6ae3c2011',1,'DMA_Type']]],
  ['ch15_5fctrl_5ftrig_146',['CH15_CTRL_TRIG',['../structDMA__Type.html#a02f5315352f66264dc760d18e97ae5b2',1,'DMA_Type']]],
  ['ch15_5fdbg_5fctdreq_147',['CH15_DBG_CTDREQ',['../structDMA__Type.html#ac4f1fc605c56e26b067dce44e53ec246',1,'DMA_Type']]],
  ['ch15_5fdbg_5ftcr_148',['CH15_DBG_TCR',['../structDMA__Type.html#a5ddc900cca81a908c29959b8a923ce93',1,'DMA_Type']]],
  ['ch15_5fread_5faddr_149',['CH15_READ_ADDR',['../structDMA__Type.html#ae69c6b43775c160a31e8088f7d9ebeea',1,'DMA_Type']]],
  ['ch15_5ftrans_5fcount_150',['CH15_TRANS_COUNT',['../structDMA__Type.html#a27f5af8d97b8a23cbd60ae570eb3d102',1,'DMA_Type']]],
  ['ch15_5fwrite_5faddr_151',['CH15_WRITE_ADDR',['../structDMA__Type.html#a6865ff189667aadb3c65717b3e14eccf',1,'DMA_Type']]],
  ['ch1_5fal1_5fctrl_152',['CH1_AL1_CTRL',['../structDMA__Type.html#a296c030f1f27667c3efca0aaf1ec08fa',1,'DMA_Type']]],
  ['ch1_5fal1_5fread_5faddr_153',['CH1_AL1_READ_ADDR',['../structDMA__Type.html#a58917940c99a56e70571af89a9281557',1,'DMA_Type']]],
  ['ch1_5fal1_5ftrans_5fcount_5ftrig_154',['CH1_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#aa7512e44ddf44cb51a6034d7701ef851',1,'DMA_Type']]],
  ['ch1_5fal1_5fwrite_5faddr_155',['CH1_AL1_WRITE_ADDR',['../structDMA__Type.html#ad60246d29b2ddd566195c9d370871383',1,'DMA_Type']]],
  ['ch1_5fal2_5fctrl_156',['CH1_AL2_CTRL',['../structDMA__Type.html#ae1ece5fdddba63e766bc7904951b5b1d',1,'DMA_Type']]],
  ['ch1_5fal2_5fread_5faddr_157',['CH1_AL2_READ_ADDR',['../structDMA__Type.html#a52e3740fd7bced52aada10279633a88c',1,'DMA_Type']]],
  ['ch1_5fal2_5ftrans_5fcount_158',['CH1_AL2_TRANS_COUNT',['../structDMA__Type.html#a913d4191350ef43ed22fae00d3ff0b23',1,'DMA_Type']]],
  ['ch1_5fal2_5fwrite_5faddr_5ftrig_159',['CH1_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#ae4b07b17ca34a1073bf825473ebb57cd',1,'DMA_Type']]],
  ['ch1_5fal3_5fctrl_160',['CH1_AL3_CTRL',['../structDMA__Type.html#a44c111460ca997c843b4a9a8ba8b993b',1,'DMA_Type']]],
  ['ch1_5fal3_5fread_5faddr_5ftrig_161',['CH1_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#acc208e965101e5f04ee1ef3fdde260ad',1,'DMA_Type']]],
  ['ch1_5fal3_5ftrans_5fcount_162',['CH1_AL3_TRANS_COUNT',['../structDMA__Type.html#a5caa4a3aa28348c651018dc9931f76db',1,'DMA_Type']]],
  ['ch1_5fal3_5fwrite_5faddr_163',['CH1_AL3_WRITE_ADDR',['../structDMA__Type.html#a31e31978969c6936163c9ab5e9ab2ba4',1,'DMA_Type']]],
  ['ch1_5fcc_164',['CH1_CC',['../structPWM__Type.html#a4abead61bbbc1341192a3d39b152bd7a',1,'PWM_Type']]],
  ['ch1_5fcsr_165',['CH1_CSR',['../structPWM__Type.html#aa8fc187cfcc642752f8cc90ca6c2a23b',1,'PWM_Type']]],
  ['ch1_5fctr_166',['CH1_CTR',['../structPWM__Type.html#a4e0154e7f4edd1bbdfae9caf316716d0',1,'PWM_Type']]],
  ['ch1_5fctrl_5ftrig_167',['CH1_CTRL_TRIG',['../structDMA__Type.html#a1eb1a27c650168fb8f2e75a318dcf533',1,'DMA_Type']]],
  ['ch1_5fdbg_5fctdreq_168',['CH1_DBG_CTDREQ',['../structDMA__Type.html#a2fa6f0131e26d26743deed1dfb6cccba',1,'DMA_Type']]],
  ['ch1_5fdbg_5ftcr_169',['CH1_DBG_TCR',['../structDMA__Type.html#a3cbd9d35594de4cd65e7dae8e2d2f8bd',1,'DMA_Type']]],
  ['ch1_5fdiv_170',['CH1_DIV',['../structPWM__Type.html#aa3302002d632e600cd732a20c2eb04be',1,'PWM_Type']]],
  ['ch1_5fread_5faddr_171',['CH1_READ_ADDR',['../structDMA__Type.html#a1aee92d7a2b81aa8b46ef48460971eb7',1,'DMA_Type']]],
  ['ch1_5ftop_172',['CH1_TOP',['../structPWM__Type.html#a0193821b36d0628a6b35797d7dddc54d',1,'PWM_Type']]],
  ['ch1_5ftrans_5fcount_173',['CH1_TRANS_COUNT',['../structDMA__Type.html#a10bf260733c097030a1f1e2b31f4e17e',1,'DMA_Type']]],
  ['ch1_5fwrite_5faddr_174',['CH1_WRITE_ADDR',['../structDMA__Type.html#a4536fa91b3380419177187048fec7fe7',1,'DMA_Type']]],
  ['ch2_5fal1_5fctrl_175',['CH2_AL1_CTRL',['../structDMA__Type.html#a2ddc237ea185be1a15276071279c3661',1,'DMA_Type']]],
  ['ch2_5fal1_5fread_5faddr_176',['CH2_AL1_READ_ADDR',['../structDMA__Type.html#a501b16e471e2be6e5008c052fa49925b',1,'DMA_Type']]],
  ['ch2_5fal1_5ftrans_5fcount_5ftrig_177',['CH2_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a5ff8c5939b66c52974fefe6d9174cb44',1,'DMA_Type']]],
  ['ch2_5fal1_5fwrite_5faddr_178',['CH2_AL1_WRITE_ADDR',['../structDMA__Type.html#a660398ba394ff457c29bb301b6039926',1,'DMA_Type']]],
  ['ch2_5fal2_5fctrl_179',['CH2_AL2_CTRL',['../structDMA__Type.html#a8727e58c942474fedf6aa30df6581733',1,'DMA_Type']]],
  ['ch2_5fal2_5fread_5faddr_180',['CH2_AL2_READ_ADDR',['../structDMA__Type.html#af42b06304f9ce4465b618ada71d50aa0',1,'DMA_Type']]],
  ['ch2_5fal2_5ftrans_5fcount_181',['CH2_AL2_TRANS_COUNT',['../structDMA__Type.html#a6c5de4ab5bb927e3f00eb39d60a6891e',1,'DMA_Type']]],
  ['ch2_5fal2_5fwrite_5faddr_5ftrig_182',['CH2_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a0600a9eb4c4336a789965df5007089a6',1,'DMA_Type']]],
  ['ch2_5fal3_5fctrl_183',['CH2_AL3_CTRL',['../structDMA__Type.html#a0330382e5a0e9cf6eae502b0a9923fe0',1,'DMA_Type']]],
  ['ch2_5fal3_5fread_5faddr_5ftrig_184',['CH2_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a1e22787d8629c7ee7d7498d7671def07',1,'DMA_Type']]],
  ['ch2_5fal3_5ftrans_5fcount_185',['CH2_AL3_TRANS_COUNT',['../structDMA__Type.html#a10c300ea0d10ec9473b6a63f27e2fdfd',1,'DMA_Type']]],
  ['ch2_5fal3_5fwrite_5faddr_186',['CH2_AL3_WRITE_ADDR',['../structDMA__Type.html#a864e9db32a550278cfb00c4554d99fc9',1,'DMA_Type']]],
  ['ch2_5fcc_187',['CH2_CC',['../structPWM__Type.html#a4924db1cf5ce0b1b47376cd9ba778e64',1,'PWM_Type']]],
  ['ch2_5fcsr_188',['CH2_CSR',['../structPWM__Type.html#a93349fdc1920c090cdff8a1854215f84',1,'PWM_Type']]],
  ['ch2_5fctr_189',['CH2_CTR',['../structPWM__Type.html#acc0da74b4489981f89a8a6cd99079221',1,'PWM_Type']]],
  ['ch2_5fctrl_5ftrig_190',['CH2_CTRL_TRIG',['../structDMA__Type.html#a95cfa9ca92bdbd1041ea5e7f3477bbe0',1,'DMA_Type']]],
  ['ch2_5fdbg_5fctdreq_191',['CH2_DBG_CTDREQ',['../structDMA__Type.html#a03d702d3f4d145646ade488dcfe1bbe7',1,'DMA_Type']]],
  ['ch2_5fdbg_5ftcr_192',['CH2_DBG_TCR',['../structDMA__Type.html#a6c31327219fcabe17e26e4884c777863',1,'DMA_Type']]],
  ['ch2_5fdiv_193',['CH2_DIV',['../structPWM__Type.html#ad8eb957578428e72310d06639e7db6da',1,'PWM_Type']]],
  ['ch2_5fread_5faddr_194',['CH2_READ_ADDR',['../structDMA__Type.html#a18f561d16b73e9c87e37a8b535166abb',1,'DMA_Type']]],
  ['ch2_5ftop_195',['CH2_TOP',['../structPWM__Type.html#ab2d0f65a603ccedc5deba3ec080d5703',1,'PWM_Type']]],
  ['ch2_5ftrans_5fcount_196',['CH2_TRANS_COUNT',['../structDMA__Type.html#a579f9857828773592882e993f76f2a88',1,'DMA_Type']]],
  ['ch2_5fwrite_5faddr_197',['CH2_WRITE_ADDR',['../structDMA__Type.html#a3d9f280fddb4c8189f199cb7e22c92c6',1,'DMA_Type']]],
  ['ch3_5fal1_5fctrl_198',['CH3_AL1_CTRL',['../structDMA__Type.html#aa1fff80c111a0b462aae4832757463ac',1,'DMA_Type']]],
  ['ch3_5fal1_5fread_5faddr_199',['CH3_AL1_READ_ADDR',['../structDMA__Type.html#a2a7d45383e798d2a48e6880e766240fb',1,'DMA_Type']]],
  ['ch3_5fal1_5ftrans_5fcount_5ftrig_200',['CH3_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a1f2149cb69f543be36632f8114e2653b',1,'DMA_Type']]],
  ['ch3_5fal1_5fwrite_5faddr_201',['CH3_AL1_WRITE_ADDR',['../structDMA__Type.html#a53f8b0a783eaf9329b94c2bc68bb6a6e',1,'DMA_Type']]],
  ['ch3_5fal2_5fctrl_202',['CH3_AL2_CTRL',['../structDMA__Type.html#ac4cb68e718a737e2be4b08314b20a436',1,'DMA_Type']]],
  ['ch3_5fal2_5fread_5faddr_203',['CH3_AL2_READ_ADDR',['../structDMA__Type.html#a6a006243b26c0e8136115495c1d3603f',1,'DMA_Type']]],
  ['ch3_5fal2_5ftrans_5fcount_204',['CH3_AL2_TRANS_COUNT',['../structDMA__Type.html#aea10348411eece7eefad2d7ebdf310c5',1,'DMA_Type']]],
  ['ch3_5fal2_5fwrite_5faddr_5ftrig_205',['CH3_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a21440997d289fe1b63588e8ae9419206',1,'DMA_Type']]],
  ['ch3_5fal3_5fctrl_206',['CH3_AL3_CTRL',['../structDMA__Type.html#ae58a9b6344240eb4d9ed02ae1900b9d7',1,'DMA_Type']]],
  ['ch3_5fal3_5fread_5faddr_5ftrig_207',['CH3_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a92bf5697279400ea05a9b4249e653cc2',1,'DMA_Type']]],
  ['ch3_5fal3_5ftrans_5fcount_208',['CH3_AL3_TRANS_COUNT',['../structDMA__Type.html#a9212873c84ef101fbffb1543e086bc83',1,'DMA_Type']]],
  ['ch3_5fal3_5fwrite_5faddr_209',['CH3_AL3_WRITE_ADDR',['../structDMA__Type.html#a60681987661fc82b82967867f9f40f35',1,'DMA_Type']]],
  ['ch3_5fcc_210',['CH3_CC',['../structPWM__Type.html#a4c8513e512b85ad26181b1184f0ba370',1,'PWM_Type']]],
  ['ch3_5fcsr_211',['CH3_CSR',['../structPWM__Type.html#a172edae06482f87b5aef2b23e31e175d',1,'PWM_Type']]],
  ['ch3_5fctr_212',['CH3_CTR',['../structPWM__Type.html#a32a5ebd810f5399a37aa77d83e1e537e',1,'PWM_Type']]],
  ['ch3_5fctrl_5ftrig_213',['CH3_CTRL_TRIG',['../structDMA__Type.html#af7903b680198e4aa28e190f713c007f1',1,'DMA_Type']]],
  ['ch3_5fdbg_5fctdreq_214',['CH3_DBG_CTDREQ',['../structDMA__Type.html#aaff539eac4b60d80b06393860ea0370a',1,'DMA_Type']]],
  ['ch3_5fdbg_5ftcr_215',['CH3_DBG_TCR',['../structDMA__Type.html#ac1467685ffdfe0e6832978a13701d9e2',1,'DMA_Type']]],
  ['ch3_5fdiv_216',['CH3_DIV',['../structPWM__Type.html#a13ceedf89d943ba9ad1c70c587695a2c',1,'PWM_Type']]],
  ['ch3_5fread_5faddr_217',['CH3_READ_ADDR',['../structDMA__Type.html#abf2ab247e1223ad7cc9ca22f4c660fd5',1,'DMA_Type']]],
  ['ch3_5ftop_218',['CH3_TOP',['../structPWM__Type.html#a2089d1438f4bb20e1bd99e6546d68950',1,'PWM_Type']]],
  ['ch3_5ftrans_5fcount_219',['CH3_TRANS_COUNT',['../structDMA__Type.html#ab4da15a8505fc4d5f8950fc525b1cc9f',1,'DMA_Type']]],
  ['ch3_5fwrite_5faddr_220',['CH3_WRITE_ADDR',['../structDMA__Type.html#a208c9bb0aaf0f76a63c0e2a18ba44745',1,'DMA_Type']]],
  ['ch4_5fal1_5fctrl_221',['CH4_AL1_CTRL',['../structDMA__Type.html#a0f38b9b71d02304e9999e9888eb55f04',1,'DMA_Type']]],
  ['ch4_5fal1_5fread_5faddr_222',['CH4_AL1_READ_ADDR',['../structDMA__Type.html#a25b0329e1c1ae084edfd66673eadbbcf',1,'DMA_Type']]],
  ['ch4_5fal1_5ftrans_5fcount_5ftrig_223',['CH4_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#aed6f708c55d6bbafe948838041c2d58d',1,'DMA_Type']]],
  ['ch4_5fal1_5fwrite_5faddr_224',['CH4_AL1_WRITE_ADDR',['../structDMA__Type.html#ab0b5e8dc8e1e4aa285767e35edd8b800',1,'DMA_Type']]],
  ['ch4_5fal2_5fctrl_225',['CH4_AL2_CTRL',['../structDMA__Type.html#a1fb0d467eeff561bc096d414d0d18b75',1,'DMA_Type']]],
  ['ch4_5fal2_5fread_5faddr_226',['CH4_AL2_READ_ADDR',['../structDMA__Type.html#aaa56560e40749d3ed278bf9af31d82b2',1,'DMA_Type']]],
  ['ch4_5fal2_5ftrans_5fcount_227',['CH4_AL2_TRANS_COUNT',['../structDMA__Type.html#a77e4b898aa47837dfc0d7e5314bad8ad',1,'DMA_Type']]],
  ['ch4_5fal2_5fwrite_5faddr_5ftrig_228',['CH4_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a5aae041968bd0eb618246411698e7290',1,'DMA_Type']]],
  ['ch4_5fal3_5fctrl_229',['CH4_AL3_CTRL',['../structDMA__Type.html#a968b30694231d719a854920c6e43f281',1,'DMA_Type']]],
  ['ch4_5fal3_5fread_5faddr_5ftrig_230',['CH4_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a1988b9ff8d7547c4fff21064ed5443db',1,'DMA_Type']]],
  ['ch4_5fal3_5ftrans_5fcount_231',['CH4_AL3_TRANS_COUNT',['../structDMA__Type.html#a5ea9ef2316c33a2c27225a7b51d10efc',1,'DMA_Type']]],
  ['ch4_5fal3_5fwrite_5faddr_232',['CH4_AL3_WRITE_ADDR',['../structDMA__Type.html#afa0934d974f008763b748eebc6056668',1,'DMA_Type']]],
  ['ch4_5fcc_233',['CH4_CC',['../structPWM__Type.html#a1ba7605a9c2449b7a938b748066fb40a',1,'PWM_Type']]],
  ['ch4_5fcsr_234',['CH4_CSR',['../structPWM__Type.html#a40873ff0f9feab764da27bd5fcbf3915',1,'PWM_Type']]],
  ['ch4_5fctr_235',['CH4_CTR',['../structPWM__Type.html#a03eb96bc6130d979be854f6b49e8767b',1,'PWM_Type']]],
  ['ch4_5fctrl_5ftrig_236',['CH4_CTRL_TRIG',['../structDMA__Type.html#a180727b325e2512c00ab067199712713',1,'DMA_Type']]],
  ['ch4_5fdbg_5fctdreq_237',['CH4_DBG_CTDREQ',['../structDMA__Type.html#a3b415cce8acf834b95c1b75ec9dc9dcd',1,'DMA_Type']]],
  ['ch4_5fdbg_5ftcr_238',['CH4_DBG_TCR',['../structDMA__Type.html#a5ce8e8e8c41df20e3aa16fa3b9559bce',1,'DMA_Type']]],
  ['ch4_5fdiv_239',['CH4_DIV',['../structPWM__Type.html#a72091cb6b2791e725fd4449e90861d33',1,'PWM_Type']]],
  ['ch4_5fread_5faddr_240',['CH4_READ_ADDR',['../structDMA__Type.html#a9e969a911b3e066305f07038ba6cbf88',1,'DMA_Type']]],
  ['ch4_5ftop_241',['CH4_TOP',['../structPWM__Type.html#aef64b8a8aaaa8c92fc55a6dc3a0d8932',1,'PWM_Type']]],
  ['ch4_5ftrans_5fcount_242',['CH4_TRANS_COUNT',['../structDMA__Type.html#add4612571f60733044d1aa2160c2cd30',1,'DMA_Type']]],
  ['ch4_5fwrite_5faddr_243',['CH4_WRITE_ADDR',['../structDMA__Type.html#afb2d9f2a25b5d781e7c0100cb8d377bc',1,'DMA_Type']]],
  ['ch5_5fal1_5fctrl_244',['CH5_AL1_CTRL',['../structDMA__Type.html#a6de9bd245011ece3e304f1141e51eac5',1,'DMA_Type']]],
  ['ch5_5fal1_5fread_5faddr_245',['CH5_AL1_READ_ADDR',['../structDMA__Type.html#a54757afbdbc304b2d563680375d4ee59',1,'DMA_Type']]],
  ['ch5_5fal1_5ftrans_5fcount_5ftrig_246',['CH5_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#ae8d3bf8ee6e5b80b8face9725036846f',1,'DMA_Type']]],
  ['ch5_5fal1_5fwrite_5faddr_247',['CH5_AL1_WRITE_ADDR',['../structDMA__Type.html#aea5016ac2ebff03cc2d97b3d72162c1b',1,'DMA_Type']]],
  ['ch5_5fal2_5fctrl_248',['CH5_AL2_CTRL',['../structDMA__Type.html#adea645bd6d21607a46652ca46617c4f7',1,'DMA_Type']]],
  ['ch5_5fal2_5fread_5faddr_249',['CH5_AL2_READ_ADDR',['../structDMA__Type.html#a0de1e6d23edaf6f095c1ec33252e1d09',1,'DMA_Type']]],
  ['ch5_5fal2_5ftrans_5fcount_250',['CH5_AL2_TRANS_COUNT',['../structDMA__Type.html#a019b495bf3365b7ce1ccf59eb14416a7',1,'DMA_Type']]],
  ['ch5_5fal2_5fwrite_5faddr_5ftrig_251',['CH5_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a927b220f60f7f452e043bd3238a069f9',1,'DMA_Type']]],
  ['ch5_5fal3_5fctrl_252',['CH5_AL3_CTRL',['../structDMA__Type.html#a4c40814d58416a91e296290c603d9986',1,'DMA_Type']]],
  ['ch5_5fal3_5fread_5faddr_5ftrig_253',['CH5_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#aa7d1f94bb4e46b8cb27fdcf96f4d02b6',1,'DMA_Type']]],
  ['ch5_5fal3_5ftrans_5fcount_254',['CH5_AL3_TRANS_COUNT',['../structDMA__Type.html#a87fa8b98a9eab358244f8bec5076bfe5',1,'DMA_Type']]],
  ['ch5_5fal3_5fwrite_5faddr_255',['CH5_AL3_WRITE_ADDR',['../structDMA__Type.html#a324c775f81cb54a7adeb18f03eca65a6',1,'DMA_Type']]],
  ['ch5_5fcc_256',['CH5_CC',['../structPWM__Type.html#af482015e4ee76d6bb6cee912610c0f5d',1,'PWM_Type']]],
  ['ch5_5fcsr_257',['CH5_CSR',['../structPWM__Type.html#ae646ce91a9afef8b1fde6f99133d07a9',1,'PWM_Type']]],
  ['ch5_5fctr_258',['CH5_CTR',['../structPWM__Type.html#adeab9c2041bfc094a415a19cece5f45b',1,'PWM_Type']]],
  ['ch5_5fctrl_5ftrig_259',['CH5_CTRL_TRIG',['../structDMA__Type.html#a3eb576234ce762a7f353fa1a9befd244',1,'DMA_Type']]],
  ['ch5_5fdbg_5fctdreq_260',['CH5_DBG_CTDREQ',['../structDMA__Type.html#a9c74e0111a18038976776a8be5395edc',1,'DMA_Type']]],
  ['ch5_5fdbg_5ftcr_261',['CH5_DBG_TCR',['../structDMA__Type.html#a81bfe68ba1df6faff87d4574ec42b699',1,'DMA_Type']]],
  ['ch5_5fdiv_262',['CH5_DIV',['../structPWM__Type.html#a1fbf69f09bf77805bccd1f70efa2e029',1,'PWM_Type']]],
  ['ch5_5fread_5faddr_263',['CH5_READ_ADDR',['../structDMA__Type.html#a5f9744543d177a2cc90650dc1791688e',1,'DMA_Type']]],
  ['ch5_5ftop_264',['CH5_TOP',['../structPWM__Type.html#a0a8a3980a1205cf4fb20a2e0a86ee9e7',1,'PWM_Type']]],
  ['ch5_5ftrans_5fcount_265',['CH5_TRANS_COUNT',['../structDMA__Type.html#adbc8e72004efd1b077b459a50310a00e',1,'DMA_Type']]],
  ['ch5_5fwrite_5faddr_266',['CH5_WRITE_ADDR',['../structDMA__Type.html#ab42b5c4bfa8a2046499d76b21025914e',1,'DMA_Type']]],
  ['ch6_5fal1_5fctrl_267',['CH6_AL1_CTRL',['../structDMA__Type.html#a6a62baf0a53e7cfd2362f583f086d8f1',1,'DMA_Type']]],
  ['ch6_5fal1_5fread_5faddr_268',['CH6_AL1_READ_ADDR',['../structDMA__Type.html#a47840543ca9a14a62ef10a9ff07d82e0',1,'DMA_Type']]],
  ['ch6_5fal1_5ftrans_5fcount_5ftrig_269',['CH6_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a6715c0d4140ab1fd2339bb4da1c6f999',1,'DMA_Type']]],
  ['ch6_5fal1_5fwrite_5faddr_270',['CH6_AL1_WRITE_ADDR',['../structDMA__Type.html#acd3ede47bbfbd423d229002c35887aa7',1,'DMA_Type']]],
  ['ch6_5fal2_5fctrl_271',['CH6_AL2_CTRL',['../structDMA__Type.html#a176a1c776c205dcbc1cd432d346b5fe0',1,'DMA_Type']]],
  ['ch6_5fal2_5fread_5faddr_272',['CH6_AL2_READ_ADDR',['../structDMA__Type.html#a1ad3c848f33d26a36b2273866d0e01b8',1,'DMA_Type']]],
  ['ch6_5fal2_5ftrans_5fcount_273',['CH6_AL2_TRANS_COUNT',['../structDMA__Type.html#a02e7f1fff22bf998b0f87b07f8d01ce3',1,'DMA_Type']]],
  ['ch6_5fal2_5fwrite_5faddr_5ftrig_274',['CH6_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a6430f8059934e4ce6d3d89daf65a5235',1,'DMA_Type']]],
  ['ch6_5fal3_5fctrl_275',['CH6_AL3_CTRL',['../structDMA__Type.html#a5c2c56c52cc1efd31bec51af2d1c3909',1,'DMA_Type']]],
  ['ch6_5fal3_5fread_5faddr_5ftrig_276',['CH6_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a0d7852273b6dc4af3693b2879a0abfc2',1,'DMA_Type']]],
  ['ch6_5fal3_5ftrans_5fcount_277',['CH6_AL3_TRANS_COUNT',['../structDMA__Type.html#a4bbacbcf89287d8a675c7a8167724ed2',1,'DMA_Type']]],
  ['ch6_5fal3_5fwrite_5faddr_278',['CH6_AL3_WRITE_ADDR',['../structDMA__Type.html#a96ca6120eba5765add05588ebdc2f484',1,'DMA_Type']]],
  ['ch6_5fcc_279',['CH6_CC',['../structPWM__Type.html#aaff6e9a71957c1065cbb757e78d7ddc2',1,'PWM_Type']]],
  ['ch6_5fcsr_280',['CH6_CSR',['../structPWM__Type.html#a8d9fff871c1121b5383f35c363784a86',1,'PWM_Type']]],
  ['ch6_5fctr_281',['CH6_CTR',['../structPWM__Type.html#aeaeb7af521d8c1f1028a09f484282e8c',1,'PWM_Type']]],
  ['ch6_5fctrl_5ftrig_282',['CH6_CTRL_TRIG',['../structDMA__Type.html#ae379c66122436bb4a8af94828d251518',1,'DMA_Type']]],
  ['ch6_5fdbg_5fctdreq_283',['CH6_DBG_CTDREQ',['../structDMA__Type.html#afb31cb808ebae8872b82e0936aebb380',1,'DMA_Type']]],
  ['ch6_5fdbg_5ftcr_284',['CH6_DBG_TCR',['../structDMA__Type.html#a503ff58a2a6dd0840738f8947a7453dd',1,'DMA_Type']]],
  ['ch6_5fdiv_285',['CH6_DIV',['../structPWM__Type.html#af0616f0d0f8300d549fed77483988fef',1,'PWM_Type']]],
  ['ch6_5fread_5faddr_286',['CH6_READ_ADDR',['../structDMA__Type.html#a2c67a945cb12a5dfa5f9504ea1be5b15',1,'DMA_Type']]],
  ['ch6_5ftop_287',['CH6_TOP',['../structPWM__Type.html#a8d3fac4291999cd4de997ed99c6ca9fd',1,'PWM_Type']]],
  ['ch6_5ftrans_5fcount_288',['CH6_TRANS_COUNT',['../structDMA__Type.html#a3e465ef77846e2c86a6576bc5507e91d',1,'DMA_Type']]],
  ['ch6_5fwrite_5faddr_289',['CH6_WRITE_ADDR',['../structDMA__Type.html#a219c7c8fd4fba20eb8fb84bd85984311',1,'DMA_Type']]],
  ['ch7_5fal1_5fctrl_290',['CH7_AL1_CTRL',['../structDMA__Type.html#a7929a6e2a137052a90131f4286a41984',1,'DMA_Type']]],
  ['ch7_5fal1_5fread_5faddr_291',['CH7_AL1_READ_ADDR',['../structDMA__Type.html#aae7e500161bd242fce6505382452da6f',1,'DMA_Type']]],
  ['ch7_5fal1_5ftrans_5fcount_5ftrig_292',['CH7_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a9ee46822bf7141b302ad212cf1220c2c',1,'DMA_Type']]],
  ['ch7_5fal1_5fwrite_5faddr_293',['CH7_AL1_WRITE_ADDR',['../structDMA__Type.html#a114de8e84d490e665fb0797ca8dd2790',1,'DMA_Type']]],
  ['ch7_5fal2_5fctrl_294',['CH7_AL2_CTRL',['../structDMA__Type.html#ae39d8cf6157b210deabec8aa444db206',1,'DMA_Type']]],
  ['ch7_5fal2_5fread_5faddr_295',['CH7_AL2_READ_ADDR',['../structDMA__Type.html#a051fcba4338861f7f231f8ee05030c18',1,'DMA_Type']]],
  ['ch7_5fal2_5ftrans_5fcount_296',['CH7_AL2_TRANS_COUNT',['../structDMA__Type.html#a8a12e3e43d5039dc99b4a0567752c0e0',1,'DMA_Type']]],
  ['ch7_5fal2_5fwrite_5faddr_5ftrig_297',['CH7_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a8df0c7fb1e00795543e098b39efa7b1d',1,'DMA_Type']]],
  ['ch7_5fal3_5fctrl_298',['CH7_AL3_CTRL',['../structDMA__Type.html#a4f81ab17aa78f920bf4cc6b85cb182b5',1,'DMA_Type']]],
  ['ch7_5fal3_5fread_5faddr_5ftrig_299',['CH7_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a07c95fcd1cfd93b9bb887483b12fef72',1,'DMA_Type']]],
  ['ch7_5fal3_5ftrans_5fcount_300',['CH7_AL3_TRANS_COUNT',['../structDMA__Type.html#a4972d322170a2f90bc9be3a541173cb1',1,'DMA_Type']]],
  ['ch7_5fal3_5fwrite_5faddr_301',['CH7_AL3_WRITE_ADDR',['../structDMA__Type.html#afe2b98130e35bdbae279f8cf4530ac63',1,'DMA_Type']]],
  ['ch7_5fcc_302',['CH7_CC',['../structPWM__Type.html#a5f148d2decdc401e8589e9eb1851ecc7',1,'PWM_Type']]],
  ['ch7_5fcsr_303',['CH7_CSR',['../structPWM__Type.html#a0f921ccbc62f3f990820a6f01f878f0c',1,'PWM_Type']]],
  ['ch7_5fctr_304',['CH7_CTR',['../structPWM__Type.html#a7c0904344f16b2e871845a117d064b52',1,'PWM_Type']]],
  ['ch7_5fctrl_5ftrig_305',['CH7_CTRL_TRIG',['../structDMA__Type.html#a30ddd39866f2bfe07b204944736206f9',1,'DMA_Type']]],
  ['ch7_5fdbg_5fctdreq_306',['CH7_DBG_CTDREQ',['../structDMA__Type.html#a77cae810c8c2ed7e1217f28ecb95a2e3',1,'DMA_Type']]],
  ['ch7_5fdbg_5ftcr_307',['CH7_DBG_TCR',['../structDMA__Type.html#a8240961da497b05181a368d0ca46e8e4',1,'DMA_Type']]],
  ['ch7_5fdiv_308',['CH7_DIV',['../structPWM__Type.html#a27c63177a44aa92686ddbabe7c789a73',1,'PWM_Type']]],
  ['ch7_5fread_5faddr_309',['CH7_READ_ADDR',['../structDMA__Type.html#ab51b817d98a767df5394d9e6e875c0a0',1,'DMA_Type']]],
  ['ch7_5ftop_310',['CH7_TOP',['../structPWM__Type.html#aef036d25a503842c4fa7e9aea7698769',1,'PWM_Type']]],
  ['ch7_5ftrans_5fcount_311',['CH7_TRANS_COUNT',['../structDMA__Type.html#a392a96ac5b14b14619196bb3ee816c87',1,'DMA_Type']]],
  ['ch7_5fwrite_5faddr_312',['CH7_WRITE_ADDR',['../structDMA__Type.html#ac82945f6598af377205f33d6c0c546cb',1,'DMA_Type']]],
  ['ch8_5fal1_5fctrl_313',['CH8_AL1_CTRL',['../structDMA__Type.html#ae41daf092edad4d56a5f627bc6287c51',1,'DMA_Type']]],
  ['ch8_5fal1_5fread_5faddr_314',['CH8_AL1_READ_ADDR',['../structDMA__Type.html#a0d3bdd8f4d9f24b6088586e3ad2c5767',1,'DMA_Type']]],
  ['ch8_5fal1_5ftrans_5fcount_5ftrig_315',['CH8_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#aeeb05df359627a3e6108efe022f35edb',1,'DMA_Type']]],
  ['ch8_5fal1_5fwrite_5faddr_316',['CH8_AL1_WRITE_ADDR',['../structDMA__Type.html#a37ac4b2e2d96f5d7f552d1e08c437f57',1,'DMA_Type']]],
  ['ch8_5fal2_5fctrl_317',['CH8_AL2_CTRL',['../structDMA__Type.html#a43dd4df1b0465d29e04f168fac90eb81',1,'DMA_Type']]],
  ['ch8_5fal2_5fread_5faddr_318',['CH8_AL2_READ_ADDR',['../structDMA__Type.html#a67a4458a1ac6bbb6ac862a28c6baa87a',1,'DMA_Type']]],
  ['ch8_5fal2_5ftrans_5fcount_319',['CH8_AL2_TRANS_COUNT',['../structDMA__Type.html#af22226168be9ea47b13a3109d769c5cb',1,'DMA_Type']]],
  ['ch8_5fal2_5fwrite_5faddr_5ftrig_320',['CH8_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#adef358c6fcfeb50ec33889a64ed8ee57',1,'DMA_Type']]],
  ['ch8_5fal3_5fctrl_321',['CH8_AL3_CTRL',['../structDMA__Type.html#af1f1c29ed9e2c846477de9fdee38cce4',1,'DMA_Type']]],
  ['ch8_5fal3_5fread_5faddr_5ftrig_322',['CH8_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#a8e3d67bd172c382bdd1d883ff54b1b60',1,'DMA_Type']]],
  ['ch8_5fal3_5ftrans_5fcount_323',['CH8_AL3_TRANS_COUNT',['../structDMA__Type.html#a43c29cb32942ddb49e25d6123d6e141c',1,'DMA_Type']]],
  ['ch8_5fal3_5fwrite_5faddr_324',['CH8_AL3_WRITE_ADDR',['../structDMA__Type.html#aa6a42e9ef0d4b77c93aa64c97b9a620e',1,'DMA_Type']]],
  ['ch8_5fcc_325',['CH8_CC',['../structPWM__Type.html#ad528f98ae4e538c0693b1f71c89fce09',1,'PWM_Type']]],
  ['ch8_5fcsr_326',['CH8_CSR',['../structPWM__Type.html#a1c00588cfab1e88193b37c0cb5b13168',1,'PWM_Type']]],
  ['ch8_5fctr_327',['CH8_CTR',['../structPWM__Type.html#ad2fb1484d48e6bbe6c2a699d7be35789',1,'PWM_Type']]],
  ['ch8_5fctrl_5ftrig_328',['CH8_CTRL_TRIG',['../structDMA__Type.html#adca438536961a6758e27b677e0b85bda',1,'DMA_Type']]],
  ['ch8_5fdbg_5fctdreq_329',['CH8_DBG_CTDREQ',['../structDMA__Type.html#a1fba88541d03ac556ecd5d27b396123c',1,'DMA_Type']]],
  ['ch8_5fdbg_5ftcr_330',['CH8_DBG_TCR',['../structDMA__Type.html#a0729ebe2ff06e3bafc87c4a417ed6926',1,'DMA_Type']]],
  ['ch8_5fdiv_331',['CH8_DIV',['../structPWM__Type.html#a99883ff9f1a18275c79c740b16903d8a',1,'PWM_Type']]],
  ['ch8_5fread_5faddr_332',['CH8_READ_ADDR',['../structDMA__Type.html#a969f77d9e25a954ac09bc063ccaa740d',1,'DMA_Type']]],
  ['ch8_5ftop_333',['CH8_TOP',['../structPWM__Type.html#a3b773e518dc6cad7b6aa3a7bf2177007',1,'PWM_Type']]],
  ['ch8_5ftrans_5fcount_334',['CH8_TRANS_COUNT',['../structDMA__Type.html#a37d972a3e77270f8b8fb38dae3845a54',1,'DMA_Type']]],
  ['ch8_5fwrite_5faddr_335',['CH8_WRITE_ADDR',['../structDMA__Type.html#a6852a5eececbd3f58d7550cb8d78ffef',1,'DMA_Type']]],
  ['ch9_5fal1_5fctrl_336',['CH9_AL1_CTRL',['../structDMA__Type.html#a6dd8472b4b44b64673924197ac29522a',1,'DMA_Type']]],
  ['ch9_5fal1_5fread_5faddr_337',['CH9_AL1_READ_ADDR',['../structDMA__Type.html#a03523868f671c34f4a554d5e5050f896',1,'DMA_Type']]],
  ['ch9_5fal1_5ftrans_5fcount_5ftrig_338',['CH9_AL1_TRANS_COUNT_TRIG',['../structDMA__Type.html#a5591e12e93261a4d7514d5554014b857',1,'DMA_Type']]],
  ['ch9_5fal1_5fwrite_5faddr_339',['CH9_AL1_WRITE_ADDR',['../structDMA__Type.html#ac129f8c14d169b48d191235290c9032b',1,'DMA_Type']]],
  ['ch9_5fal2_5fctrl_340',['CH9_AL2_CTRL',['../structDMA__Type.html#af03857706c949584168ad5de72930284',1,'DMA_Type']]],
  ['ch9_5fal2_5fread_5faddr_341',['CH9_AL2_READ_ADDR',['../structDMA__Type.html#aad68118a9155920c8a8b0952a44379ee',1,'DMA_Type']]],
  ['ch9_5fal2_5ftrans_5fcount_342',['CH9_AL2_TRANS_COUNT',['../structDMA__Type.html#af6bbe44e63d7fdd4470a4d7fe212e9b3',1,'DMA_Type']]],
  ['ch9_5fal2_5fwrite_5faddr_5ftrig_343',['CH9_AL2_WRITE_ADDR_TRIG',['../structDMA__Type.html#a1ee3685c7c9b2c879c28ee4a6ee9ae34',1,'DMA_Type']]],
  ['ch9_5fal3_5fctrl_344',['CH9_AL3_CTRL',['../structDMA__Type.html#a59423c5a347dbb5252d83d602daa1433',1,'DMA_Type']]],
  ['ch9_5fal3_5fread_5faddr_5ftrig_345',['CH9_AL3_READ_ADDR_TRIG',['../structDMA__Type.html#aa600a3887492386bbc745ba28072e925',1,'DMA_Type']]],
  ['ch9_5fal3_5ftrans_5fcount_346',['CH9_AL3_TRANS_COUNT',['../structDMA__Type.html#afce578ac985baac4bd1048707421daeb',1,'DMA_Type']]],
  ['ch9_5fal3_5fwrite_5faddr_347',['CH9_AL3_WRITE_ADDR',['../structDMA__Type.html#ad4b56cc08e02b8c92fdb8ccb91f2f1f7',1,'DMA_Type']]],
  ['ch9_5fcc_348',['CH9_CC',['../structPWM__Type.html#afac8c23dc8dfff13f2548804ba144e9f',1,'PWM_Type']]],
  ['ch9_5fcsr_349',['CH9_CSR',['../structPWM__Type.html#a3405aa842ff0415b9d398ee56594457d',1,'PWM_Type']]],
  ['ch9_5fctr_350',['CH9_CTR',['../structPWM__Type.html#a0634be5240a93af3c37ebf77c27a216d',1,'PWM_Type']]],
  ['ch9_5fctrl_5ftrig_351',['CH9_CTRL_TRIG',['../structDMA__Type.html#a59b09891a8b3f914fb019dbdc4e23510',1,'DMA_Type']]],
  ['ch9_5fdbg_5fctdreq_352',['CH9_DBG_CTDREQ',['../structDMA__Type.html#a89dead700a397fb67fda623f90ba057b',1,'DMA_Type']]],
  ['ch9_5fdbg_5ftcr_353',['CH9_DBG_TCR',['../structDMA__Type.html#a8da1a0242587c9c0e8a6e5a031ef68d3',1,'DMA_Type']]],
  ['ch9_5fdiv_354',['CH9_DIV',['../structPWM__Type.html#ad4addab8a6da2ce0d67d33be6d18847b',1,'PWM_Type']]],
  ['ch9_5fread_5faddr_355',['CH9_READ_ADDR',['../structDMA__Type.html#ace55e1f3295a001d9b0367945e1e595d',1,'DMA_Type']]],
  ['ch9_5ftop_356',['CH9_TOP',['../structPWM__Type.html#a03c44ffe6ad2ae3538b8bc66d320b570',1,'PWM_Type']]],
  ['ch9_5ftrans_5fcount_357',['CH9_TRANS_COUNT',['../structDMA__Type.html#a6cc60b4c8ed3deb1fdad160fd5498eeb',1,'DMA_Type']]],
  ['ch9_5fwrite_5faddr_358',['CH9_WRITE_ADDR',['../structDMA__Type.html#a5f454efc600b72247808eea283babb5a',1,'DMA_Type']]],
  ['chan_5fabort_359',['CHAN_ABORT',['../structDMA__Type.html#a84e5ccd169113d2ca5692e0b3447da10',1,'DMA_Type']]],
  ['channel_360',['channel',['../structpico__sha256__state.html#a5849c32c106e8bff78e63729cd5e4492',1,'pico_sha256_state']]],
  ['check_361',['check',['../structtest.html#a077bc6d0185acd39fb66aec43a60102b',1,'test']]],
  ['child_362',['child',['../structpheap__node.html#ad50edeb7b6ae2f1c4cab75cf54e28c65',1,'pheap_node']]],
  ['chip_5fid_363',['chip_id',['../structSYSINFO__Type.html#afade89e84cf878f698cd7714be70fc34',1,'SYSINFO_Type::CHIP_ID'],['../structsysinfo__hw__t.html#a99c0c8a096232f2bd291ffa76e4776c6',1,'sysinfo_hw_t::chip_id']]],
  ['chip_5freset_364',['chip_reset',['../structVREG__AND__CHIP__RESET__Type.html#a86e03dffeebd4826ad98dabf2001c0f0',1,'VREG_AND_CHIP_RESET_Type::CHIP_RESET'],['../structPOWMAN__Type.html#acc664d882e84e51e8e8dd8c4d519e2d5',1,'POWMAN_Type::CHIP_RESET'],['../structvreg__and__chip__reset__hw__t.html#a2fc8d833f744820284447713f54d6000',1,'vreg_and_chip_reset_hw_t::chip_reset'],['../structpowman__hw__t.html#a2e6b044a209125123c35aab931242805',1,'powman_hw_t::chip_reset']]],
  ['chipid0_365',['chipid0',['../structOTP__DATA__Type.html#aaef6b062fafe4d2aa648b93caf18a2d3',1,'OTP_DATA_Type::CHIPID0'],['../structOTP__DATA__RAW__Type.html#affbf27ad393aceb24327f083bd93e244',1,'OTP_DATA_RAW_Type::CHIPID0']]],
  ['chipid1_366',['chipid1',['../structOTP__DATA__Type.html#aa7cdd7e8fa7c5cbbcc3aff58496ac357',1,'OTP_DATA_Type::CHIPID1'],['../structOTP__DATA__RAW__Type.html#a9dd374335d8dacd8166477a5a551de0c',1,'OTP_DATA_RAW_Type::CHIPID1']]],
  ['chipid2_367',['chipid2',['../structOTP__DATA__Type.html#a384505c1cb7cc0cdf17263fe6fe410e7',1,'OTP_DATA_Type::CHIPID2'],['../structOTP__DATA__RAW__Type.html#aab37899e5ab1c97560f94f4c4f4c998b',1,'OTP_DATA_RAW_Type::CHIPID2']]],
  ['chipid3_368',['chipid3',['../structOTP__DATA__Type.html#af7661a8dd9e1c0418c96716ea86fb03b',1,'OTP_DATA_Type::CHIPID3'],['../structOTP__DATA__RAW__Type.html#ac56d718142aa84033f1f4ce24d4062c4',1,'OTP_DATA_RAW_Type::CHIPID3']]],
  ['cidr_369',['cidr',['../structm33__hw__t.html#a8f301f412996dfd94d243028d5c7be97',1,'m33_hw_t']]],
  ['cidr0_370',['CIDR0',['../structPPB__Type.html#a1c41e699cbc3238686871805f16125eb',1,'PPB_Type']]],
  ['cidr1_371',['CIDR1',['../structPPB__Type.html#a2d522c49c6bb5e72ce76e64bd3ba4595',1,'PPB_Type']]],
  ['cidr2_372',['CIDR2',['../structPPB__Type.html#a2368318bd36451f642fb7cd05e162a3b',1,'PPB_Type']]],
  ['cidr3_373',['CIDR3',['../structPPB__Type.html#a23fc64f36c7107f323504c1cb8fb6f78',1,'PPB_Type']]],
  ['claimclr_374',['CLAIMCLR',['../group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc',1,'TPIU_Type']]],
  ['claimset_375',['CLAIMSET',['../group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7',1,'TPIU_Type']]],
  ['clidr_376',['CLIDR',['../group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2',1,'SCB_Type']]],
  ['clk_377',['clk',['../structclocks__hw__t.html#a3c94d70912c8e06f9b84cf3e2ad8b48b',1,'clocks_hw_t']]],
  ['clk_5fadc_5fctrl_378',['CLK_ADC_CTRL',['../structCLOCKS__Type.html#a8176c9bf1d47abed69bbd32cb81b0fa0',1,'CLOCKS_Type']]],
  ['clk_5fadc_5fdiv_379',['CLK_ADC_DIV',['../structCLOCKS__Type.html#ab1a6e46fa929669dea7834853ec9d47c',1,'CLOCKS_Type']]],
  ['clk_5fadc_5fselected_380',['CLK_ADC_SELECTED',['../structCLOCKS__Type.html#addcb3eb969fff23b4ebf23bb248b28ad',1,'CLOCKS_Type']]],
  ['clk_5fgpout0_5fctrl_381',['CLK_GPOUT0_CTRL',['../structCLOCKS__Type.html#a455a18571eea49076b41d838e144f7cf',1,'CLOCKS_Type']]],
  ['clk_5fgpout0_5fdiv_382',['CLK_GPOUT0_DIV',['../structCLOCKS__Type.html#af7ebbe9747f5d03239369f170b4fdcdb',1,'CLOCKS_Type']]],
  ['clk_5fgpout0_5fselected_383',['CLK_GPOUT0_SELECTED',['../structCLOCKS__Type.html#abf657673b48db6a879b755da3e3b530a',1,'CLOCKS_Type']]],
  ['clk_5fgpout1_5fctrl_384',['CLK_GPOUT1_CTRL',['../structCLOCKS__Type.html#a01ebb8f5812462a48306a1e57b882337',1,'CLOCKS_Type']]],
  ['clk_5fgpout1_5fdiv_385',['CLK_GPOUT1_DIV',['../structCLOCKS__Type.html#a0c17123b4d409cf0173a298e1b4ca50c',1,'CLOCKS_Type']]],
  ['clk_5fgpout1_5fselected_386',['CLK_GPOUT1_SELECTED',['../structCLOCKS__Type.html#ae6fbcf688e246a26abde546718d8d0b5',1,'CLOCKS_Type']]],
  ['clk_5fgpout2_5fctrl_387',['CLK_GPOUT2_CTRL',['../structCLOCKS__Type.html#a6b33894f91e8094620707545cfbbf217',1,'CLOCKS_Type']]],
  ['clk_5fgpout2_5fdiv_388',['CLK_GPOUT2_DIV',['../structCLOCKS__Type.html#a05a373a1901dc18a8cfa98c6d60c4525',1,'CLOCKS_Type']]],
  ['clk_5fgpout2_5fselected_389',['CLK_GPOUT2_SELECTED',['../structCLOCKS__Type.html#a0454f7505818bce2d92c99085e760f16',1,'CLOCKS_Type']]],
  ['clk_5fgpout3_5fctrl_390',['CLK_GPOUT3_CTRL',['../structCLOCKS__Type.html#aab5bcd361a5db25d446578e4d454129d',1,'CLOCKS_Type']]],
  ['clk_5fgpout3_5fdiv_391',['CLK_GPOUT3_DIV',['../structCLOCKS__Type.html#a4388ab2e6f1a5a06414b56cc1bc48d07',1,'CLOCKS_Type']]],
  ['clk_5fgpout3_5fselected_392',['CLK_GPOUT3_SELECTED',['../structCLOCKS__Type.html#a780255cdee5b0cb039f4ae05ee131819',1,'CLOCKS_Type']]],
  ['clk_5fhstx_5fctrl_393',['CLK_HSTX_CTRL',['../structCLOCKS__Type.html#ad6ac838e713937a0e0f43bef279187c1',1,'CLOCKS_Type']]],
  ['clk_5fhstx_5fdiv_394',['CLK_HSTX_DIV',['../structCLOCKS__Type.html#a554af7ed2c94100c577ce1124a2ccce1',1,'CLOCKS_Type']]],
  ['clk_5fhstx_5fselected_395',['CLK_HSTX_SELECTED',['../structCLOCKS__Type.html#a945883c74b226870fd00aa3353914344',1,'CLOCKS_Type']]],
  ['clk_5fperi_5fctrl_396',['CLK_PERI_CTRL',['../structCLOCKS__Type.html#a60abb73bb1e34174b69f474defd5693b',1,'CLOCKS_Type']]],
  ['clk_5fperi_5fdiv_397',['CLK_PERI_DIV',['../structCLOCKS__Type.html#a103955a9fc19192437a92749793e72f9',1,'CLOCKS_Type']]],
  ['clk_5fperi_5fselected_398',['CLK_PERI_SELECTED',['../structCLOCKS__Type.html#ad55e9942c4a6e463f81c790ff749e56f',1,'CLOCKS_Type']]],
  ['clk_5fref_5fctrl_399',['CLK_REF_CTRL',['../structCLOCKS__Type.html#af75ec81673295797b7a94dfa018e4cea',1,'CLOCKS_Type']]],
  ['clk_5fref_5fdiv_400',['CLK_REF_DIV',['../structCLOCKS__Type.html#abe769cca1e94b8b2163093b5992a7c18',1,'CLOCKS_Type']]],
  ['clk_5fref_5fselected_401',['CLK_REF_SELECTED',['../structCLOCKS__Type.html#a8d34b4908c0e95c8e4fa7efd1de28258',1,'CLOCKS_Type']]],
  ['clk_5frtc_5fctrl_402',['CLK_RTC_CTRL',['../structCLOCKS__Type.html#a4532ca779d0bf3c16331103f6cc6f6f4',1,'CLOCKS_Type']]],
  ['clk_5frtc_5fdiv_403',['CLK_RTC_DIV',['../structCLOCKS__Type.html#afe6519b29a14c5276d1f08815c759af4',1,'CLOCKS_Type']]],
  ['clk_5frtc_5fselected_404',['CLK_RTC_SELECTED',['../structCLOCKS__Type.html#a59d76b745e657730bcf3af914f6b3661',1,'CLOCKS_Type']]],
  ['clk_5fsys_5fctrl_405',['CLK_SYS_CTRL',['../structCLOCKS__Type.html#ab42ee5390797cb59ecf1244481775aca',1,'CLOCKS_Type']]],
  ['clk_5fsys_5fdiv_406',['CLK_SYS_DIV',['../structCLOCKS__Type.html#a080660b88f4b9190be517fc00055e74f',1,'CLOCKS_Type']]],
  ['clk_5fsys_5fresus_5fctrl_407',['CLK_SYS_RESUS_CTRL',['../structCLOCKS__Type.html#af8c80acf9248bf79982f52b74cd6336b',1,'CLOCKS_Type']]],
  ['clk_5fsys_5fresus_5fstatus_408',['CLK_SYS_RESUS_STATUS',['../structCLOCKS__Type.html#a14d57816be9457cd57de4726fd5310dc',1,'CLOCKS_Type']]],
  ['clk_5fsys_5fselected_409',['CLK_SYS_SELECTED',['../structCLOCKS__Type.html#ae9823b61316c2571aaaaaafcfed17154',1,'CLOCKS_Type']]],
  ['clk_5fusb_5fctrl_410',['CLK_USB_CTRL',['../structCLOCKS__Type.html#a8729e2a33e0b4abe6f5df16eab977af1',1,'CLOCKS_Type']]],
  ['clk_5fusb_5fdiv_411',['CLK_USB_DIV',['../structCLOCKS__Type.html#a2c26951260420bae0e4203b005079dad',1,'CLOCKS_Type']]],
  ['clk_5fusb_5fselected_412',['CLK_USB_SELECTED',['../structCLOCKS__Type.html#a0b7e067f49dc30d3f923d9823724b6b6',1,'CLOCKS_Type']]],
  ['clkdiv_413',['clkdiv',['../structpio__sm__hw__t.html#a90465eb0469c8346a6ec5a11cf52199f',1,'pio_sm_hw_t::clkdiv'],['../structpio__sm__config.html#aa8baa7b2781b2b62baedccea26d8a117',1,'pio_sm_config::clkdiv']]],
  ['clkdiv_5fm1_414',['clkdiv_m1',['../structrtc__hw__t.html#a589870bb8ed029e84cfb7ee3a1f98fd7',1,'rtc_hw_t::clkdiv_m1'],['../structRTC__Type.html#a2d56d9fc8866e3e49641f67d0ac10185',1,'RTC_Type::CLKDIV_M1']]],
  ['clock_5fdiv_5ffrac_415',['clock_div_frac',['../structcompiled__source_1_1program.html#af986e2508c1084ab9297a8c2d5a8f2c0',1,'compiled_source::program::clock_div_frac'],['../structprogram.html#a91b81272e586475d0532c3350e22765c',1,'program::clock_div_frac']]],
  ['clock_5fdiv_5fint_416',['clock_div_int',['../structcompiled__source_1_1program.html#a90687fb25526c514d19589d55a6e1134',1,'compiled_source::program::clock_div_int'],['../structprogram.html#a9f539d9846421ada553b02e22a5ca107',1,'program::clock_div_int']]],
  ['clocks_417',['clocks',['../structaccessctrl__hw__t.html#a6392bcf38ee01e1470d9a7484f9f4fa9',1,'accessctrl_hw_t::clocks'],['../structACCESSCTRL__Type.html#ab26499dd8ef8c91b09dd06c0d44a0fe7',1,'ACCESSCTRL_Type::CLOCKS']]],
  ['clr_5factivity_418',['clr_activity',['../structi2c__hw__t.html#a8635ed381e73ac41f84846af1e2ef1c8',1,'i2c_hw_t']]],
  ['clr_5fgen_5fcall_419',['clr_gen_call',['../structi2c__hw__t.html#ab8bb36dba1192d462c422fbc6ddb53cf',1,'i2c_hw_t']]],
  ['clr_5fintr_420',['clr_intr',['../structi2c__hw__t.html#a214d5b75e88582e577b98c642ea588e3',1,'i2c_hw_t']]],
  ['clr_5frd_5freq_421',['clr_rd_req',['../structi2c__hw__t.html#abc52f9151d929d0b97215655063179c4',1,'i2c_hw_t']]],
  ['clr_5frestart_5fdet_422',['clr_restart_det',['../structi2c__hw__t.html#a54372a8349af0dea1238755a4041f2e6',1,'i2c_hw_t']]],
  ['clr_5frx_5fdone_423',['clr_rx_done',['../structi2c__hw__t.html#af9d7e32567c3753ac77e3704ef78862d',1,'i2c_hw_t']]],
  ['clr_5frx_5fover_424',['clr_rx_over',['../structi2c__hw__t.html#aef03e99068b0bd4fc09fb2ce8f33484a',1,'i2c_hw_t']]],
  ['clr_5frx_5funder_425',['clr_rx_under',['../structi2c__hw__t.html#adc22f1237407d48e0b4cd211c61ae8d4',1,'i2c_hw_t']]],
  ['clr_5fstart_5fdet_426',['clr_start_det',['../structi2c__hw__t.html#a105d80a6f1fd207571b01a1a1625d2bc',1,'i2c_hw_t']]],
  ['clr_5fstop_5fdet_427',['clr_stop_det',['../structi2c__hw__t.html#a7c691cde3d0aa37f3804010b633d8cad',1,'i2c_hw_t']]],
  ['clr_5ftx_5fabrt_428',['clr_tx_abrt',['../structi2c__hw__t.html#a37d523fdf35fd82d2eb3743a093cabe3',1,'i2c_hw_t']]],
  ['clr_5ftx_5fover_429',['clr_tx_over',['../structi2c__hw__t.html#a3c328d03f4a9ddd21deb8b834e7d82c5',1,'i2c_hw_t']]],
  ['code_5fblock_5fstart_430',['code_block_start',['../lexer_8cpp.html#ad8fa27b155a3cf621caf1be91b030693',1,'lexer.cpp']]],
  ['code_5fblocks_431',['code_blocks',['../structcompiled__source_1_1program.html#a66e93c0653a332f861af33bb9c3a2a73',1,'compiled_source::program::code_blocks'],['../structprogram.html#ae62e9b4bbb38b69b0590a0f3c2eb0576',1,'program::code_blocks']]],
  ['column_432',['column',['../classyy_1_1position.html#a6c55884c6d5fb8d3fc7158ad13deaff2',1,'yy::position']]],
  ['comp0_433',['COMP0',['../group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9',1,'DWT_Type']]],
  ['comp1_434',['COMP1',['../group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931',1,'DWT_Type']]],
  ['comp2_435',['COMP2',['../group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46',1,'DWT_Type']]],
  ['comp3_436',['COMP3',['../group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847',1,'DWT_Type']]],
  ['comp_5fparam_5f1_437',['comp_param_1',['../structi2c__hw__t.html#a931da75dfc65258c08e6181dfb52a339',1,'i2c_hw_t']]],
  ['comp_5ftype_438',['comp_type',['../structi2c__hw__t.html#af94958f5e70e32e83d762d108b118b49',1,'i2c_hw_t']]],
  ['comp_5fversion_439',['comp_version',['../structi2c__hw__t.html#a54d6a6395b8901f7b49928553348e090',1,'i2c_hw_t']]],
  ['comparator_440',['comparator',['../structpheap.html#a3aa169ae7cf984d90cfa57a557417ec6',1,'pheap']]],
  ['con_441',['con',['../structi2c__hw__t.html#a1f948293d38ad2d03e9e28979c53ee86',1,'i2c_hw_t']]],
  ['cond_442',['cond',['../structinstr__jmp.html#adeb4a6e5324fb7729efbb2be0c76edd3',1,'instr_jmp']]],
  ['config_443',['config',['../structpico__sha256__state.html#a3021d5a85b9bbdb7a76c2ea5e63e5f11',1,'pico_sha256_state']]],
  ['contents_444',['contents',['../structcode__block.html#a911f377bb3d70b9f62850ee0805bbc73',1,'code_block']]],
  ['core_445',['core',['../struct__binary__info__pins64__with__name.html#abaebe0859fa0e719b5e36e695bba9a19',1,'_binary_info_pins64_with_name::core'],['../struct__binary__info__named__group.html#af2fb51f6651843f7dcb14b1212e64e41',1,'_binary_info_named_group::core'],['../structrecursive__mutex__t.html#a198df3efb758b19989cf7815b04bfdac',1,'recursive_mutex_t::core'],['../structmutex.html#a565cec67c5756833fbb6d4980da56c3f',1,'mutex::core'],['../structsemaphore.html#a7c8ea95853a91becd173955224f400e6',1,'semaphore::core'],['../structqueue__t.html#a29e35cf7c8963fba825a7766b8f78e97',1,'queue_t::core'],['../structasync__context__freertos.html#acd5977007c2489086027e1719d5a7890',1,'async_context_freertos::core'],['../structasync__context__poll.html#a5616b7a0e38fedd0ba0b9df33d9a2781',1,'async_context_poll::core'],['../structasync__context__threadsafe__background.html#a2567fed8d24995c016260d0e511135bd',1,'async_context_threadsafe_background::core'],['../struct__binary__info__pins64__with__func.html#a2c86a2611a80a3217ccb7a14484d8cb8',1,'_binary_info_pins64_with_func::core'],['../struct__binary__info__raw__data.html#adf44f5aef5510be00b5b71438995128b',1,'_binary_info_raw_data::core'],['../struct__binary__info__pins__with__name.html#a1310efcb6497bade2758b642201f32d4',1,'_binary_info_pins_with_name::core'],['../struct__binary__info__sized__data.html#a174066b9257f42ef7af54cf7a872dfab',1,'_binary_info_sized_data::core'],['../struct__binary__info__list__zero__terminated.html#afb1b00c015a7eaa3a139424ecb942163',1,'_binary_info_list_zero_terminated::core'],['../struct__binary__info__id__and__int.html#a464fe4c793fb258d0d4416c1c05e4ab2',1,'_binary_info_id_and_int::core'],['../struct__binary__info__ptr__int32__with__name.html#ad068d646097008aec0b9c3275d71f408',1,'_binary_info_ptr_int32_with_name::core'],['../struct__binary__info__pins__with__func.html#a45280c250c7089e4d084ff87daa71097',1,'_binary_info_pins_with_func::core'],['../struct__binary__info__id__and__string.html#afbfb9296367e55cc5727f9f51fd7db05',1,'_binary_info_id_and_string::core'],['../struct__binary__info__ptr__string__with__name.html#aa1eb70ea913293837edac41a3a403bc2',1,'_binary_info_ptr_string_with_name::core'],['../struct__binary__info__block__device.html#a200b6971a17ea5e5eac5c824dcf4df87',1,'_binary_info_block_device::core']]],
  ['core_5finit_5fdeinit_446',['core_init_deinit',['../structflash__safety__helper__t.html#a5e40db457290aaae872e830c5c953a43',1,'flash_safety_helper_t']]],
  ['core_5fnum_447',['core_num',['../structasync__context.html#af8029335723cd09263cf64335d5fe836',1,'async_context::core_num'],['../structalarm__pool.html#ab8e202b1b782bf9a85a13b6b65251d57',1,'alarm_pool::core_num']]],
  ['coresight_5fperiph_448',['coresight_periph',['../structACCESSCTRL__Type.html#afeb83bf94041c086aaac8b8f466584ed',1,'ACCESSCTRL_Type::CORESIGHT_PERIPH'],['../structaccessctrl__hw__t.html#ac3e111e2882e57d2ab239a04450e8798',1,'accessctrl_hw_t::coresight_periph']]],
  ['coresight_5ftrace_449',['coresight_trace',['../structACCESSCTRL__Type.html#aa9aff82664e9653ed9af58924a3e7914',1,'ACCESSCTRL_Type::CORESIGHT_TRACE'],['../structaccessctrl__hw__t.html#a981d782efe5426754da7422b2b3cf86d',1,'accessctrl_hw_t::coresight_trace']]],
  ['count_450',['count',['../structXOSC__Type.html#a9a22caf625c10436f9ce31eef8a22823',1,'XOSC_Type::COUNT'],['../structROSC__Type.html#a97b3a64e80f7252580f57e6d412aa168',1,'ROSC_Type::COUNT'],['../structrosc__hw__t.html#abc40c6412e69d44d104816c89be07877',1,'rosc_hw_t::count'],['../structxosc__hw__t.html#abd50c0eaacaa8d342e16733ccd28b1e4',1,'xosc_hw_t::count'],['../structticks__slice__hw__t.html#a930a8bc3e5191c939205a101b1868c13',1,'ticks_slice_hw_t::count'],['../structinterrupt__state.html#ad581c7126f1ccf6a90afb0e7985771fb',1,'interrupt_state::count'],['../pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2',1,'count:&#160;pico_divider_nesting_test.c']]],
  ['counter_451',['counter',['../structbusctrl__hw__t.html#a15262d05ea053f4029ba1c43a50442b5',1,'busctrl_hw_t']]],
  ['counter_5flocal_452',['counter_local',['../hardware__sync__spin__lock__test_8c.html#a0e53a94a570e84e62487abc0de4b22c0',1,'hardware_sync_spin_lock_test.c']]],
  ['counter_5fshared_453',['counter_shared',['../hardware__sync__spin__lock__test_8c.html#ab40b421be67e0664edd917323e9b282f',1,'hardware_sync_spin_lock_test.c']]],
  ['cpacr_454',['cpacr',['../structm33__hw__t.html#a2057771185f9e188301733b6be86eed6',1,'m33_hw_t::cpacr'],['../structarmv8m__scb__hw__t.html#a2e9f3e2fe33afb689fd5ffb07237691b',1,'armv8m_scb_hw_t::cpacr'],['../structPPB__Type.html#a5236873c4482d4059d719c431b35a136',1,'PPB_Type::CPACR'],['../group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764',1,'SCB_Type::CPACR']]],
  ['cpicnt_455',['CPICNT',['../group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154',1,'DWT_Type']]],
  ['cppwr_456',['CPPWR',['../group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1',1,'SCnSCB_Type']]],
  ['cpsr_457',['cpsr',['../structspi__hw__t.html#ae93c0e58db22e7895b5b73d7eb3b628e',1,'spi_hw_t']]],
  ['cpuid_458',['cpuid',['../structsio__hw__t.html#ac02588a627542d444800ec8c84032713',1,'sio_hw_t::cpuid'],['../structm33__hw__t.html#ad2b1ef92c3b2d68211e55fb43a7217d9',1,'m33_hw_t::cpuid'],['../structarmv8m__scb__hw__t.html#a4983723c4e61bfe666e4394995fe8930',1,'armv8m_scb_hw_t::cpuid'],['../structarmv6m__scb__hw__t.html#ae931eb45d52d89702bd8dde4bfab8936',1,'armv6m_scb_hw_t::cpuid'],['../group__CMSIS__Core__SysTickFunctions.html#ga21e08d546d8b641bee298a459ea73e46',1,'SCB_Type::CPUID'],['../structPPB__Type.html#ac6f70d8841dcfc5685c31a256dc761aa',1,'PPB_Type::CPUID'],['../structSIO__Type.html#aeb692e1c4217d833569f3bc5eda2baac',1,'SIO_Type::CPUID'],['../structm0plus__hw__t.html#ad17c8002c0c5198201775f0139d7d0cb',1,'m0plus_hw_t::cpuid']]],
  ['cr_459',['cr',['../structuart__hw__t.html#ad80eec6824199104b6f5c84a68eeba2a',1,'uart_hw_t']]],
  ['cr0_460',['cr0',['../structspi__hw__t.html#a0bee0fda86b742afc9ea79d308e1a674',1,'spi_hw_t']]],
  ['cr1_461',['cr1',['../structspi__hw__t.html#a7fd15a30aa2b68b6dee0e9499d41ec49',1,'spi_hw_t']]],
  ['crit0_462',['CRIT0',['../structOTP__DATA__RAW__Type.html#a740a9cf918de17ed2985bc5dd5c8cb0a',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr1_463',['CRIT0_R1',['../structOTP__DATA__RAW__Type.html#a610913047eefc8bbd5f2739e9dfc49e5',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr2_464',['CRIT0_R2',['../structOTP__DATA__RAW__Type.html#a0a4a012fe0a6ed9e15a9a8d6dd8424c7',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr3_465',['CRIT0_R3',['../structOTP__DATA__RAW__Type.html#a9cf524cf844fb45c3f03b2fe410a43cc',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr4_466',['CRIT0_R4',['../structOTP__DATA__RAW__Type.html#a8aea47eabc61e4d5e4e5f627aa473b41',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr5_467',['CRIT0_R5',['../structOTP__DATA__RAW__Type.html#a540205980a0eb0512232d49566981079',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr6_468',['CRIT0_R6',['../structOTP__DATA__RAW__Type.html#a304cfebe06b70eebcee81821dcb042a4',1,'OTP_DATA_RAW_Type']]],
  ['crit0_5fr7_469',['CRIT0_R7',['../structOTP__DATA__RAW__Type.html#a6f65ca360842e0794cdc43325ef502f9',1,'OTP_DATA_RAW_Type']]],
  ['crit1_470',['CRIT1',['../structOTP__DATA__RAW__Type.html#a8e4bed538686e005c2edaf59eed686da',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr1_471',['CRIT1_R1',['../structOTP__DATA__RAW__Type.html#a3e53c893ef567c2b9cd4e1b99c4616e2',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr2_472',['CRIT1_R2',['../structOTP__DATA__RAW__Type.html#a33b155060132f4811afb62878d9e5ddc',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr3_473',['CRIT1_R3',['../structOTP__DATA__RAW__Type.html#a55614f80631f7b8b61c4f8e79315bed6',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr4_474',['CRIT1_R4',['../structOTP__DATA__RAW__Type.html#ae640b22546b74387eeed552520316fc2',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr5_475',['CRIT1_R5',['../structOTP__DATA__RAW__Type.html#afefbae13be06c74be00b1acdd5e4e89a',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr6_476',['CRIT1_R6',['../structOTP__DATA__RAW__Type.html#acc19b24d5345e3999fe34a6b059819b3',1,'OTP_DATA_RAW_Type']]],
  ['crit1_5fr7_477',['CRIT1_R7',['../structOTP__DATA__RAW__Type.html#a0782f85c7c3a47b7365e3b29ad449cd8',1,'OTP_DATA_RAW_Type']]],
  ['critical_478',['critical',['../structOTP__Type.html#a301190ac6dd675e9769bfe1c2624df83',1,'OTP_Type::CRITICAL'],['../structotp__hw__t.html#a09c8d68bbe4fcd16d0215f99998bf865',1,'otp_hw_t::critical']]],
  ['crt_5fkey_5fw_479',['crt_key_w',['../structotp__hw__t.html#a314040e5458e3589cbed413bf7f8847a',1,'otp_hw_t']]],
  ['crt_5fkey_5fw0_480',['CRT_KEY_W0',['../structOTP__Type.html#a861a41255c98beff93cd052639bccf64',1,'OTP_Type']]],
  ['crt_5fkey_5fw1_481',['CRT_KEY_W1',['../structOTP__Type.html#a0ee7c9d9cf96762842e96cd83d94ec17',1,'OTP_Type']]],
  ['crt_5fkey_5fw2_482',['CRT_KEY_W2',['../structOTP__Type.html#a622eb9968a478e65c27121f85552bce2',1,'OTP_Type']]],
  ['crt_5fkey_5fw3_483',['CRT_KEY_W3',['../structOTP__Type.html#a1996a10f99492d979ac696c77c2edfee',1,'OTP_Type']]],
  ['cs_484',['cs',['../structpll__hw__t.html#acffe82d3f731d3762ca3c547133e85bf',1,'pll_hw_t::cs'],['../structadc__hw__t.html#ae3c10fb708b95e64280c737f06e48063',1,'adc_hw_t::cs'],['../structADC__Type.html#a67de2898bf8db94e3c39d7346ed812d1',1,'ADC_Type::CS'],['../structPLL__SYS__Type.html#a7a536fa4bf2607094fbf1d82aed98f27',1,'PLL_SYS_Type::CS']]],
  ['cspsr_485',['CSPSR',['../group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b',1,'TPIU_Type']]],
  ['csr_486',['csr',['../structpwm__slice__hw__t.html#ab30ce816fbd685811759bd6cee599d33',1,'pwm_slice_hw_t::csr'],['../structHSTX__CTRL__Type.html#aeed703b8360604d771aeedf4e16bee07',1,'HSTX_CTRL_Type::CSR'],['../structSHA256__Type.html#a2973cd29cf7b1c766f7987fe9aa7f332',1,'SHA256_Type::CSR'],['../structpwm__config.html#af33db96dff3a325bfb8b22308fbf3f27',1,'pwm_config::csr'],['../structsha256__hw__t.html#a998c125d253ad64900d104cc6bc9a7ca',1,'sha256_hw_t::csr'],['../structhstx__ctrl__hw__t.html#adc4b89455e87d2b44c3da8485b839636',1,'hstx_ctrl_hw_t::csr'],['../structsystick__hw__t.html#a791a168e0b6e7e7c1d0754198f0a8954',1,'systick_hw_t::csr']]],
  ['csselr_487',['CSSELR',['../group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d',1,'SCB_Type']]],
  ['ctiappclear_488',['ctiappclear',['../structPPB__Type.html#acab0d261cadc1ca3df3b755b0b648749',1,'PPB_Type::CTIAPPCLEAR'],['../structm33__hw__t.html#ac2330ca02448d02d75cd810759545c81',1,'m33_hw_t::ctiappclear']]],
  ['ctiapppulse_489',['ctiapppulse',['../structm33__hw__t.html#a55ea167b9dc0778fb271c9f840e5da09',1,'m33_hw_t::ctiapppulse'],['../structPPB__Type.html#a94955e03d5d94735d9dd24a185529f98',1,'PPB_Type::CTIAPPPULSE']]],
  ['ctiappset_490',['ctiappset',['../structm33__hw__t.html#a65afe8768cdeab0a44ef380c14df13dd',1,'m33_hw_t::ctiappset'],['../structPPB__Type.html#a71c9e95155149d064be5aa2b4ec7a11a',1,'PPB_Type::CTIAPPSET']]],
  ['ctichinstatus_491',['ctichinstatus',['../structPPB__Type.html#a8390863fdc360ed3cbb2e009955d77c2',1,'PPB_Type::CTICHINSTATUS'],['../structm33__hw__t.html#afed4665cc69dd0c153060e923b17f63e',1,'m33_hw_t::ctichinstatus']]],
  ['cticontrol_492',['cticontrol',['../structm33__hw__t.html#a0b062121f2eec0d962003e3667619391',1,'m33_hw_t::cticontrol'],['../structPPB__Type.html#a831c4207becf7a3d51236a0fcc54fbc4',1,'PPB_Type::CTICONTROL']]],
  ['ctigate_493',['ctigate',['../structPPB__Type.html#a517f7cf4425b13112ceb4187e687ef04',1,'PPB_Type::CTIGATE'],['../structm33__hw__t.html#afa2f335f0a0e69d186387bfa1cb7db47',1,'m33_hw_t::ctigate']]],
  ['ctiinen_494',['ctiinen',['../structm33__hw__t.html#a060c9fccbadac1898e9aa9a84f3b2d46',1,'m33_hw_t']]],
  ['ctiinen0_495',['CTIINEN0',['../structPPB__Type.html#aa57d51b7701258a95ad8d2f9cfbe456c',1,'PPB_Type']]],
  ['ctiinen1_496',['CTIINEN1',['../structPPB__Type.html#a78e5e92da6963439c215de9fa733088b',1,'PPB_Type']]],
  ['ctiinen2_497',['CTIINEN2',['../structPPB__Type.html#a20614066081adcf6deedf6da3c95a19e',1,'PPB_Type']]],
  ['ctiinen3_498',['CTIINEN3',['../structPPB__Type.html#a6b488e55a9990e537b451a098c40254f',1,'PPB_Type']]],
  ['ctiinen4_499',['CTIINEN4',['../structPPB__Type.html#a3f71c98b88f23814bc18618dca74fff2',1,'PPB_Type']]],
  ['ctiinen5_500',['CTIINEN5',['../structPPB__Type.html#a5128dcdb5b063ca12c8bc4126dbbfa3e',1,'PPB_Type']]],
  ['ctiinen6_501',['CTIINEN6',['../structPPB__Type.html#ab3af97f64badab3e241e5726f8845390',1,'PPB_Type']]],
  ['ctiinen7_502',['CTIINEN7',['../structPPB__Type.html#a30e95c4a197f477c91fcdc100f223e45',1,'PPB_Type']]],
  ['ctiintack_503',['ctiintack',['../structm33__hw__t.html#ab19df65e9ed5bed770fb1284a9953f00',1,'m33_hw_t::ctiintack'],['../structPPB__Type.html#adf31b81321f0b071dc06d344dfd6dd27',1,'PPB_Type::CTIINTACK']]],
  ['ctiouten_504',['ctiouten',['../structm33__hw__t.html#a1744b376212e97eb1ebbac17354a06a1',1,'m33_hw_t']]],
  ['ctiouten0_505',['CTIOUTEN0',['../structPPB__Type.html#aab573619f6892fc15587ab427fbf4ec9',1,'PPB_Type']]],
  ['ctiouten1_506',['CTIOUTEN1',['../structPPB__Type.html#a4c3b1b0ce2e72ba706b71f2e4d4e507e',1,'PPB_Type']]],
  ['ctiouten2_507',['CTIOUTEN2',['../structPPB__Type.html#ab8f1e841b3206d05452b937141a3a91a',1,'PPB_Type']]],
  ['ctiouten3_508',['CTIOUTEN3',['../structPPB__Type.html#ad26b363aee07ae8d2c24178463276b67',1,'PPB_Type']]],
  ['ctiouten4_509',['CTIOUTEN4',['../structPPB__Type.html#a33f6e3758a4314924b4f485604f9c853',1,'PPB_Type']]],
  ['ctiouten5_510',['CTIOUTEN5',['../structPPB__Type.html#a5a9bdbd4f488065bcb61b05b42ae6c7e',1,'PPB_Type']]],
  ['ctiouten6_511',['CTIOUTEN6',['../structPPB__Type.html#ae580a038cf7a4052ea491adf8660ee47',1,'PPB_Type']]],
  ['ctiouten7_512',['CTIOUTEN7',['../structPPB__Type.html#aad5a6b1cde7397ecf13d0397b7dbf3ad',1,'PPB_Type']]],
  ['ctitriginstatus_513',['ctitriginstatus',['../structPPB__Type.html#a775dfbf97e4238cca0b79b769be382c7',1,'PPB_Type::CTITRIGINSTATUS'],['../structm33__hw__t.html#adba6479230fa3810ab4394d35895a81f',1,'m33_hw_t::ctitriginstatus']]],
  ['ctitrigoutstatus_514',['ctitrigoutstatus',['../structm33__hw__t.html#a526373ddbe680bae6831065ef2447d2e',1,'m33_hw_t::ctitrigoutstatus'],['../structPPB__Type.html#a745b9304e9803c6490a2d1e0986234b2',1,'PPB_Type::CTITRIGOUTSTATUS']]],
  ['ctr_515',['ctr',['../structpwm__slice__hw__t.html#ac26c113d16e220890318df08c4122752',1,'pwm_slice_hw_t::ctr'],['../structPPB__Type.html#aa512e1e1f29df72c23335c0219ee3468',1,'PPB_Type::CTR'],['../group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d',1,'SCB_Type::CTR'],['../structarmv8m__scb__hw__t.html#acf6ec2e4865279eabf85fd7be1e933e6',1,'armv8m_scb_hw_t::ctr'],['../structm33__hw__t.html#aaaf1dc2c03fe174159c2bda177f41272',1,'m33_hw_t::ctr']]],
  ['ctr_5facc_516',['ctr_acc',['../structxip__ctrl__hw__t.html#addcb41db24d32ca694fb3aa01f2e9084',1,'xip_ctrl_hw_t::ctr_acc'],['../structXIP__CTRL__Type.html#a0a72237167558f6124360c99226f2421',1,'XIP_CTRL_Type::CTR_ACC']]],
  ['ctr_5fhit_517',['ctr_hit',['../structXIP__CTRL__Type.html#a0bb52acf4a6081f46fab968270592623',1,'XIP_CTRL_Type::CTR_HIT'],['../structxip__ctrl__hw__t.html#a6ba0fceea1c3341db284972fcc7f3764',1,'xip_ctrl_hw_t::ctr_hit']]],
  ['ctrl_518',['ctrl',['../structrtc__hw__t.html#a4c42d127fa7c25b47ee3b560b4fb8390',1,'rtc_hw_t::ctrl'],['../structusb__host__dpram__t_1_1usb__host__dpram__ep__ctrl.html#a094559cb96dd3d9ec542819cad8cf2dc',1,'usb_host_dpram_t::usb_host_dpram_ep_ctrl::ctrl'],['../structusb__host__dpram__t_1_1usb__host__dpram__ep__buf__ctrl.html#a8deff57f3ff4f3ebad4fd10aace178a3',1,'usb_host_dpram_t::usb_host_dpram_ep_buf_ctrl::ctrl'],['../structwatchdog__hw__t.html#a1eefc32a240cf34492dc89f1ea879869',1,'watchdog_hw_t::ctrl'],['../structxip__ctrl__hw__t.html#abc08a27cecab0d02cb3fe4d7b2b86ba4',1,'xip_ctrl_hw_t::ctrl'],['../structxosc__hw__t.html#a6954d610707009a702909d3cb2300d8b',1,'xosc_hw_t::ctrl'],['../structarmv8m__sau__hw__t.html#acc12abfa59744ad7758ed68409fedb60',1,'armv8m_sau_hw_t::ctrl'],['../structticks__slice__hw__t.html#a64a98f2d78a7f220c776bbb4fe66f998',1,'ticks_slice_hw_t::ctrl'],['../structdma__channel__config__t.html#a7b6eb78000750cc521bb82833c903e39',1,'dma_channel_config_t::ctrl'],['../structPIO0__Type.html#aa472618079acd01501d3493004a48ec8',1,'PIO0_Type::CTRL'],['../structinterp__config.html#a484da11fb4b697eb3a87f4ccee584404',1,'interp_config::ctrl'],['../structinterp__hw__save__t.html#a8fbeb726143a614a369e981fefff75e3',1,'interp_hw_save_t::ctrl'],['../structWATCHDOG__Type.html#a78578d454afbf2681c6984577535013f',1,'WATCHDOG_Type::CTRL'],['../structXOSC__Type.html#a25b06672a6c6bc958899858a8b6c3415',1,'XOSC_Type::CTRL'],['../structXIP__CTRL__Type.html#af60426a768a072b1bafcb20629ca37da',1,'XIP_CTRL_Type::CTRL'],['../group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a',1,'DWT_Type::CTRL'],['../structrosc__hw__t.html#acdaec860e6de0597bb907944e3a1bf6f',1,'rosc_hw_t::ctrl'],['../group__CMSIS__Core__SysTickFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e',1,'SysTick_Type::CTRL'],['../structROSC__Type.html#a3fc19220947c123a3c886a784c2af7f0',1,'ROSC_Type::CTRL'],['../structRTC__Type.html#ac15a68c210789f7fe08dbc93f319932c',1,'RTC_Type::CTRL'],['../structclock__hw__t.html#adf97e62bb28c4703f042fe2b768e2637',1,'clock_hw_t::ctrl'],['../structclock__resus__hw__t.html#a0c77369bede4306dba4b4bb1d46a945c',1,'clock_resus_hw_t::ctrl'],['../structinterp__hw__t.html#a3e66f6be23e7edfd1729a189b40cb368',1,'interp_hw_t::ctrl'],['../structio__bank0__status__ctrl__hw__t.html#a40b1c2223700588bc94ef2eb610009f2',1,'io_bank0_status_ctrl_hw_t::ctrl'],['../structio__qspi__status__ctrl__hw__t.html#a0fdc4d1b02f126000fd002961a5b3a72',1,'io_qspi_status_ctrl_hw_t::ctrl'],['../structmpu__hw__t.html#a88ac712a403242407394e22e0d2bef27',1,'mpu_hw_t::ctrl'],['../structpio__hw__t.html#a4685250a77ae6fa7da4a7cd5a8a8dd5a',1,'pio_hw_t::ctrl']]],
  ['ctrl_5fstatus_519',['ctrl_status',['../structCORESIGHT__TRACE__Type.html#afa2c6db014f10c19e7174c5a82e58db3',1,'CORESIGHT_TRACE_Type::CTRL_STATUS'],['../structcoresight__trace__hw__t.html#a5a20b885f26b50cf9438a66e2d2b30d6',1,'coresight_trace_hw_t::ctrl_status']]],
  ['ctrl_5ftrig_520',['ctrl_trig',['../structdma__channel__hw__t.html#ab4ac190b8909662e59e4726a6909f439',1,'dma_channel_hw_t']]],
  ['ctrlr0_521',['ctrlr0',['../structSSI__Type.html#a145d5e9225184f6b5d7d4c3768e9d6ec',1,'SSI_Type::CTRLR0'],['../structssi__hw__t.html#a72d3c28453b22dc1a48c8b74cc3c3b6b',1,'ssi_hw_t::ctrlr0']]],
  ['ctrlr1_522',['ctrlr1',['../structssi__hw__t.html#a3fbfc8c1d883f46056ef3794d8c2281a',1,'ssi_hw_t::ctrlr1'],['../structSSI__Type.html#a5cb45910a192d0221768b0d111d5a85c',1,'SSI_Type::CTRLR1']]],
  ['current_5fpwrup_5freq_523',['current_pwrup_req',['../structpowman__hw__t.html#a59e3104f3bbbba125aaa6e1acfdfd3ca',1,'powman_hw_t::current_pwrup_req'],['../structPOWMAN__Type.html#aa9c0b1b507ea30fd0e4f3f51827d76d8',1,'POWMAN_Type::CURRENT_PWRUP_REQ']]],
  ['custom_5falarm_5fpool_524',['custom_alarm_pool',['../structasync__context__threadsafe__background__config.html#a8776bae13027752f07a4f3170b2c47b2',1,'async_context_threadsafe_background_config']]],
  ['cvr_525',['cvr',['../structsystick__hw__t.html#a4af5bc33af2798817024519952308d81',1,'systick_hw_t']]],
  ['cyccnt_526',['CYCCNT',['../group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9',1,'DWT_Type']]],
  ['cycles_527',['cycles',['../structticks__slice__hw__t.html#a5ce68f9a1e09e110c15b8a63bff7239c',1,'ticks_slice_hw_t']]],
  ['cyw43_5fclm_5flen_528',['cyw43_clm_len',['../cyw43__partition__firmware_8h.html#ad3dad86478b7222443055cff32a0de8a',1,'cyw43_partition_firmware.h']]],
  ['cyw43_5fwifi_5ffw_5flen_529',['cyw43_wifi_fw_len',['../cyw43__partition__firmware_8h.html#acc5a09de48f347566aa728ba843f2fa4',1,'cyw43_partition_firmware.h']]]
];
