/*****************************/
/*
/* Loop Test Bench Results
/*
/*****************************/

/*****************************/
/* Register:		15	<-- Reset asserted
/* Value:		ffff
/*
/* Clock cycle:	          1
/*****************************/

/*****************************/
/* Register:		 1
/* Value:		xx00
/*
/* Clock cycle:	         14
/*****************************/

/*****************************/
/* Register:		 1
/* Value:		0200
/*
/* Clock cycle:	         18
/*****************************/

/*****************************/
/* Register:		 2
/* Value:		xx01
/*
/* Clock cycle:	         22
/*****************************/

/*****************************/
/* Register:		 2
/* Value:		0001
/*
/* Clock cycle:	         26
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		xx00
/*
/* Clock cycle:	         34
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0000
/*
/* Clock cycle:	         38
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		         39
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		01ff
/*
/* Clock cycle:	         40
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0001
/*
/* Clock cycle:	         50
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		         51
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		01fe
/*
/* Clock cycle:	         52
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0002
/*
/* Clock cycle:	         56
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		         57
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		01fd
/*
/* Clock cycle:	         58
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0003
/*
/* Clock cycle:	         62
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		         63
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		01fc
/*
/* Clock cycle:	         64
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0004
/*
/* Clock cycle:	         68
/*****************************/


/* AS REQUESTED IN THE PROJECT SPECIFICATION,
/* WE HAVE OMMITTED A LARGE PORTION OF THE
/* THE REGISTER UPDATES TO REDUCE THE SIZE
/* OF THE OUTPUT. 


/**************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		       3087
/**************************************/

/*****************************/
/* Register:		 1
/* Value:		0004
/*
/* Clock cycle:	       3088
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		01fc
/*
/* Clock cycle:	       3092
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		       3093
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		0003
/*
/* Clock cycle:	       3094
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		01fd
/*
/* Clock cycle:	       3098
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		       3099
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		0002
/*
/* Clock cycle:	       3100
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		01fe
/*
/* Clock cycle:	       3104
/*****************************/

/*************************************/
/* Branch taken @ PC:		0008
/* After instruction:		0332
/*
/* New PC Target:		0006
/* Next instruction:		1112
/*
/* Clock cycle:		       3105
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		0001
/*
/* Clock cycle:	       3106
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		01ff
/*
/* Clock cycle:	       3110
/*****************************/

/*************************************/
/* Branch not taken @ PC:	0008
/* After instruction:		0332
/*
/* Clock cycle:		       3111
/*************************************/

/*****************************/
/* Register:		 1
/* Value:		0000
/*
/* Clock cycle:	       3112
/*****************************/

/*****************************/
/* Register:		 3
/* Value:		0200
/*
/* Clock cycle:	       3116
/*****************************/

/*****************************/
/* Test Bench Complete
/* Clock cycles:	3116
/*
/*
/* Final Register Values:
/*
/*	R1 = 0000
/*	R2 = 0001
/*	R3 = 0200
/*	R4 = xxxx
/*	R5 = xxxx
/*	R6 = xxxx
/*	R7 = xxxx
/*	R8 = xxxx
/*	R9 = xxxx
/*	Ra = xxxx
/*	Rb = xxxx
/*	Rc = xxxx
/*	Rd = xxxx
/*	Re = xxxx
/*	Rf = ffff
/*
/* Branches taken:    511
/*
/* Cache misses:      3
/*
/* Cache hits:        1544
/*
/*****************************/
