/* Generated by Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os) */

module fabric_dragonball_wbmaster_top(\$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y , \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 , \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 , \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 , \$auto$rs_design_edit.cc:870:execute$1042 , \$auto$rs_design_edit.cc:870:execute$1043 , \$auto$rs_design_edit.cc:870:execute$1044 , \$auto$rs_design_edit.cc:870:execute$1045 , \$auto$rs_design_edit.cc:870:execute$1046 , \$auto$rs_design_edit.cc:870:execute$1047 , \$auto$rs_design_edit.cc:870:execute$1048 , \$auto$rs_design_edit.cc:870:execute$1049 , \$auto$rs_design_edit.cc:870:execute$1050 , \$auto$rs_design_edit.cc:870:execute$1051 , \$auto$rs_design_edit.cc:870:execute$1052 , \$auto$rs_design_edit.cc:870:execute$1053 , \$auto$rs_design_edit.cc:870:execute$1054 , \$auto$rs_design_edit.cc:870:execute$1055 , \$auto$rs_design_edit.cc:870:execute$1056 , \$auto$rs_design_edit.cc:870:execute$1057 , \$auto$rs_design_edit.cc:870:execute$1058 
, \$auto$rs_design_edit.cc:870:execute$1059 , \$auto$rs_design_edit.cc:870:execute$1060 , \$auto$rs_design_edit.cc:870:execute$1061 , \$auto$rs_design_edit.cc:870:execute$1062 , \$auto$rs_design_edit.cc:870:execute$1063 , \$auto$rs_design_edit.cc:870:execute$1064 , \$auto$rs_design_edit.cc:870:execute$1065 , \$auto$rs_design_edit.cc:870:execute$1066 , \$auto$rs_design_edit.cc:870:execute$1067 , \$auto$rs_design_edit.cc:870:execute$1068 , \$auto$rs_design_edit.cc:870:execute$1069 , \$auto$rs_design_edit.cc:870:execute$1070 , \$auto$rs_design_edit.cc:870:execute$1071 , \$auto$rs_design_edit.cc:870:execute$1072 , \$auto$rs_design_edit.cc:870:execute$1073 , \$auto$rs_design_edit.cc:870:execute$1074 , \$iopadmap$a[1] , \$iopadmap$a[2] , \$iopadmap$a[3] , \$iopadmap$a[4] , \$iopadmap$a[5] 
, \$iopadmap$a[6] , \$iopadmap$a[7] , \$iopadmap$a[8] , \$iopadmap$a[9] , \$iopadmap$ack_i , \$iopadmap$adr_o[1] , \$iopadmap$adr_o[2] , \$iopadmap$adr_o[3] , \$iopadmap$adr_o[4] , \$iopadmap$adr_o[5] , \$iopadmap$adr_o[6] , \$iopadmap$adr_o[7] , \$iopadmap$adr_o[8] , \$iopadmap$adr_o[9] , \$iopadmap$berr , \$iopadmap$clk_o , \$iopadmap$cs_n , \$iopadmap$cyc_o , \$iopadmap$dat_i[0] , \$iopadmap$dat_i[1] , \$iopadmap$dat_i[2] 
, \$iopadmap$dat_i[3] , \$iopadmap$dat_i[4] , \$iopadmap$dat_i[5] , \$iopadmap$dat_i[6] , \$iopadmap$dat_i[7] , \$iopadmap$dat_i[8] , \$iopadmap$dat_i[9] , \$iopadmap$dat_i[10] , \$iopadmap$dat_i[11] , \$iopadmap$dat_i[12] , \$iopadmap$dat_i[13] , \$iopadmap$dat_i[14] , \$iopadmap$dat_i[15] , \$iopadmap$dtack_n , \$iopadmap$lwe_n , \$iopadmap$oe_n , \$iopadmap$reset_n , \$iopadmap$sel_o[0] , \$iopadmap$sel_o[1] , \$iopadmap$uwe_n , \$iopadmap$we_o 
, \sdat_i[0] , \sdat_i[1] , \sdat_i[2] , \sdat_i[3] , \sdat_i[4] , \sdat_i[5] , \sdat_i[6] , \sdat_i[7] , \sdat_i[8] , \sdat_i[9] , \sdat_i[10] , \sdat_i[11] , \sdat_i[12] , \sdat_i[13] , \sdat_i[14] , \sdat_i[15] );
  output \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ;
  output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ;
  output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ;
  output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ;
  output \$auto$rs_design_edit.cc:870:execute$1042 ;
  output \$auto$rs_design_edit.cc:870:execute$1043 ;
  output \$auto$rs_design_edit.cc:870:execute$1044 ;
  output \$auto$rs_design_edit.cc:870:execute$1045 ;
  output \$auto$rs_design_edit.cc:870:execute$1046 ;
  output \$auto$rs_design_edit.cc:870:execute$1047 ;
  output \$auto$rs_design_edit.cc:870:execute$1048 ;
  output \$auto$rs_design_edit.cc:870:execute$1049 ;
  output \$auto$rs_design_edit.cc:870:execute$1050 ;
  output \$auto$rs_design_edit.cc:870:execute$1051 ;
  output \$auto$rs_design_edit.cc:870:execute$1052 ;
  output \$auto$rs_design_edit.cc:870:execute$1053 ;
  output \$auto$rs_design_edit.cc:870:execute$1054 ;
  output \$auto$rs_design_edit.cc:870:execute$1055 ;
  output \$auto$rs_design_edit.cc:870:execute$1056 ;
  output \$auto$rs_design_edit.cc:870:execute$1057 ;
  output \$auto$rs_design_edit.cc:870:execute$1058 ;
  output \$auto$rs_design_edit.cc:870:execute$1059 ;
  output \$auto$rs_design_edit.cc:870:execute$1060 ;
  output \$auto$rs_design_edit.cc:870:execute$1061 ;
  output \$auto$rs_design_edit.cc:870:execute$1062 ;
  output \$auto$rs_design_edit.cc:870:execute$1063 ;
  output \$auto$rs_design_edit.cc:870:execute$1064 ;
  output \$auto$rs_design_edit.cc:870:execute$1065 ;
  output \$auto$rs_design_edit.cc:870:execute$1066 ;
  output \$auto$rs_design_edit.cc:870:execute$1067 ;
  output \$auto$rs_design_edit.cc:870:execute$1068 ;
  output \$auto$rs_design_edit.cc:870:execute$1069 ;
  output \$auto$rs_design_edit.cc:870:execute$1070 ;
  output \$auto$rs_design_edit.cc:870:execute$1071 ;
  output \$auto$rs_design_edit.cc:870:execute$1072 ;
  output \$auto$rs_design_edit.cc:870:execute$1073 ;
  output \$auto$rs_design_edit.cc:870:execute$1074 ;
  input \$iopadmap$a[1] ;
  input \$iopadmap$a[2] ;
  input \$iopadmap$a[3] ;
  input \$iopadmap$a[4] ;
  input \$iopadmap$a[5] ;
  input \$iopadmap$a[6] ;
  input \$iopadmap$a[7] ;
  input \$iopadmap$a[8] ;
  input \$iopadmap$a[9] ;
  input \$iopadmap$ack_i ;
  output \$iopadmap$adr_o[1] ;
  output \$iopadmap$adr_o[2] ;
  output \$iopadmap$adr_o[3] ;
  output \$iopadmap$adr_o[4] ;
  output \$iopadmap$adr_o[5] ;
  output \$iopadmap$adr_o[6] ;
  output \$iopadmap$adr_o[7] ;
  output \$iopadmap$adr_o[8] ;
  output \$iopadmap$adr_o[9] ;
  input \$iopadmap$berr ;
  input \$iopadmap$clk_o ;
  input \$iopadmap$cs_n ;
  output \$iopadmap$cyc_o ;
  input \$iopadmap$dat_i[0] ;
  input \$iopadmap$dat_i[10] ;
  input \$iopadmap$dat_i[11] ;
  input \$iopadmap$dat_i[12] ;
  input \$iopadmap$dat_i[13] ;
  input \$iopadmap$dat_i[14] ;
  input \$iopadmap$dat_i[15] ;
  input \$iopadmap$dat_i[1] ;
  input \$iopadmap$dat_i[2] ;
  input \$iopadmap$dat_i[3] ;
  input \$iopadmap$dat_i[4] ;
  input \$iopadmap$dat_i[5] ;
  input \$iopadmap$dat_i[6] ;
  input \$iopadmap$dat_i[7] ;
  input \$iopadmap$dat_i[8] ;
  input \$iopadmap$dat_i[9] ;
  output \$iopadmap$dtack_n ;
  input \$iopadmap$lwe_n ;
  input \$iopadmap$oe_n ;
  input \$iopadmap$reset_n ;
  output \$iopadmap$sel_o[0] ;
  output \$iopadmap$sel_o[1] ;
  input \$iopadmap$uwe_n ;
  output \$iopadmap$we_o ;
  output \sdat_i[0] ;
  output \sdat_i[10] ;
  output \sdat_i[11] ;
  output \sdat_i[12] ;
  output \sdat_i[13] ;
  output \sdat_i[14] ;
  output \sdat_i[15] ;
  output \sdat_i[1] ;
  output \sdat_i[2] ;
  output \sdat_i[3] ;
  output \sdat_i[4] ;
  output \sdat_i[5] ;
  output \sdat_i[6] ;
  output \sdat_i[7] ;
  output \sdat_i[8] ;
  output \sdat_i[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152.21-152.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152.21-152.31" *)
  wire \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ;
  wire \$abc$359$li09_li09 ;
  wire \$abc$359$li10_li10 ;
  wire \$abc$359$li27_li27 ;
  wire \$abc$359$li28_li28 ;
  wire \$abc$359$li29_li29 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ;
  wire \$auto$rs_design_edit.cc:870:execute$1042 ;
  wire \$auto$rs_design_edit.cc:870:execute$1043 ;
  wire \$auto$rs_design_edit.cc:870:execute$1044 ;
  wire \$auto$rs_design_edit.cc:870:execute$1045 ;
  wire \$auto$rs_design_edit.cc:870:execute$1046 ;
  wire \$auto$rs_design_edit.cc:870:execute$1047 ;
  wire \$auto$rs_design_edit.cc:870:execute$1048 ;
  wire \$auto$rs_design_edit.cc:870:execute$1049 ;
  wire \$auto$rs_design_edit.cc:870:execute$1050 ;
  wire \$auto$rs_design_edit.cc:870:execute$1051 ;
  wire \$auto$rs_design_edit.cc:870:execute$1052 ;
  wire \$auto$rs_design_edit.cc:870:execute$1053 ;
  wire \$auto$rs_design_edit.cc:870:execute$1054 ;
  wire \$auto$rs_design_edit.cc:870:execute$1055 ;
  wire \$auto$rs_design_edit.cc:870:execute$1056 ;
  wire \$auto$rs_design_edit.cc:870:execute$1057 ;
  wire \$auto$rs_design_edit.cc:870:execute$1058 ;
  wire \$auto$rs_design_edit.cc:870:execute$1059 ;
  wire \$auto$rs_design_edit.cc:870:execute$1060 ;
  wire \$auto$rs_design_edit.cc:870:execute$1061 ;
  wire \$auto$rs_design_edit.cc:870:execute$1062 ;
  wire \$auto$rs_design_edit.cc:870:execute$1063 ;
  wire \$auto$rs_design_edit.cc:870:execute$1064 ;
  wire \$auto$rs_design_edit.cc:870:execute$1065 ;
  wire \$auto$rs_design_edit.cc:870:execute$1066 ;
  wire \$auto$rs_design_edit.cc:870:execute$1067 ;
  wire \$auto$rs_design_edit.cc:870:execute$1068 ;
  wire \$auto$rs_design_edit.cc:870:execute$1069 ;
  wire \$auto$rs_design_edit.cc:870:execute$1070 ;
  wire \$auto$rs_design_edit.cc:870:execute$1071 ;
  wire \$auto$rs_design_edit.cc:870:execute$1072 ;
  wire \$auto$rs_design_edit.cc:870:execute$1073 ;
  wire \$auto$rs_design_edit.cc:870:execute$1074 ;
  wire \$iopadmap$a[1] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$a[8] ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$ack_i ;
  wire \$iopadmap$adr_o[1] ;
  wire \$iopadmap$adr_o[2] ;
  wire \$iopadmap$adr_o[3] ;
  wire \$iopadmap$adr_o[4] ;
  wire \$iopadmap$adr_o[5] ;
  wire \$iopadmap$adr_o[6] ;
  wire \$iopadmap$adr_o[7] ;
  wire \$iopadmap$adr_o[8] ;
  wire \$iopadmap$adr_o[9] ;
  wire \$iopadmap$berr ;
  wire \$iopadmap$clk_o ;
  wire \$iopadmap$cs_n ;
  wire \$iopadmap$cyc_o ;
  wire \$iopadmap$dat_i[0] ;
  wire \$iopadmap$dat_i[10] ;
  wire \$iopadmap$dat_i[11] ;
  wire \$iopadmap$dat_i[12] ;
  wire \$iopadmap$dat_i[13] ;
  wire \$iopadmap$dat_i[14] ;
  wire \$iopadmap$dat_i[15] ;
  wire \$iopadmap$dat_i[1] ;
  wire \$iopadmap$dat_i[2] ;
  wire \$iopadmap$dat_i[3] ;
  wire \$iopadmap$dat_i[4] ;
  wire \$iopadmap$dat_i[5] ;
  wire \$iopadmap$dat_i[6] ;
  wire \$iopadmap$dat_i[7] ;
  wire \$iopadmap$dat_i[8] ;
  wire \$iopadmap$dat_i[9] ;
  wire \$iopadmap$dtack_n ;
  wire \$iopadmap$lwe_n ;
  wire \$iopadmap$oe_n ;
  wire \$iopadmap$reset_n ;
  wire \$iopadmap$sel_o[0] ;
  wire \$iopadmap$sel_o[1] ;
  wire \$iopadmap$uwe_n ;
  wire \$iopadmap$we_o ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:110.18-110.23" *)
  wire dtack;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[10] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[11] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[12] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[13] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[14] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[15] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[9] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$360  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[1] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$361  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[2] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[2] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$362  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[3] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[3] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$363  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[4] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[4] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$364  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[5] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[5] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$365  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[6] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[6] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$366  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[7] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[7] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$367  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[8] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[8] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$368  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[9] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[9] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$369  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$359$li09_li09 ),
    .E(1'h1),
    .Q(\$iopadmap$cyc_o ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$370  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$359$li10_li10 ),
    .E(1'h1),
    .Q(dtack),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$371  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[0] ),
    .E(1'h1),
    .Q(\sdat_i[0] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$372  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[1] ),
    .E(1'h1),
    .Q(\sdat_i[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$373  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[2] ),
    .E(1'h1),
    .Q(\sdat_i[2] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$374  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[3] ),
    .E(1'h1),
    .Q(\sdat_i[3] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$375  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[4] ),
    .E(1'h1),
    .Q(\sdat_i[4] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$376  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[5] ),
    .E(1'h1),
    .Q(\sdat_i[5] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$377  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[6] ),
    .E(1'h1),
    .Q(\sdat_i[6] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$378  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[7] ),
    .E(1'h1),
    .Q(\sdat_i[7] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$379  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[8] ),
    .E(1'h1),
    .Q(\sdat_i[8] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$380  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[9] ),
    .E(1'h1),
    .Q(\sdat_i[9] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$381  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[10] ),
    .E(1'h1),
    .Q(\sdat_i[10] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$382  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[11] ),
    .E(1'h1),
    .Q(\sdat_i[11] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$383  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[12] ),
    .E(1'h1),
    .Q(\sdat_i[12] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$384  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[13] ),
    .E(1'h1),
    .Q(\sdat_i[13] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$385  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[14] ),
    .E(1'h1),
    .Q(\sdat_i[14] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$386  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[15] ),
    .E(1'h1),
    .Q(\sdat_i[15] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$387  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$359$li27_li27 ),
    .E(1'h1),
    .Q(\$iopadmap$sel_o[0] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$388  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$359$li28_li28 ),
    .E(1'h1),
    .Q(\$iopadmap$sel_o[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$359$auto$blifparse.cc:377:parse_blif$389  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$359$li29_li29 ),
    .E(1'h1),
    .Q(\$iopadmap$we_o ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$941  (
    .A({ \$iopadmap$oe_n , \$iopadmap$cs_n  }),
    .Y(\$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$942  (
    .A({ \$iopadmap$uwe_n , \$iopadmap$lwe_n  }),
    .Y(\$abc$359$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$943  (
    .A({ \$iopadmap$oe_n , \$iopadmap$uwe_n  }),
    .Y(\$abc$359$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$944  (
    .A({ \$iopadmap$oe_n , \$iopadmap$lwe_n  }),
    .Y(\$abc$359$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$945  (
    .A({ \$iopadmap$ack_i , dtack }),
    .Y(\$abc$359$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$946  (
    .A({ \$iopadmap$berr , dtack, \$iopadmap$ack_i , \$iopadmap$cs_n  }),
    .Y(\$abc$359$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$940$auto$blifparse.cc:535:parse_blif$947  (
    .A(dtack),
    .Y(\$iopadmap$dtack_n )
  );
  assign \$auto$rs_design_edit.cc:870:execute$1055  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1054  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1053  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1052  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1051  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1050  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1049  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1048  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1047  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1046  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1045  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1044  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1043  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1042  = 1'h1;
  assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077  = \$iopadmap$reset_n ;
  assign \$auto$rs_design_edit.cc:870:execute$1066  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1070  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1056  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1058  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1071  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1057  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1072  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1060  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1067  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1068  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1061  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1063  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1073  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1074  = 1'h1;
  assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075  = \$iopadmap$berr ;
  assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076  = \$iopadmap$clk_o ;
  assign \$auto$rs_design_edit.cc:870:execute$1064  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1062  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1065  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1069  = 1'h1;
  assign \$auto$rs_design_edit.cc:870:execute$1059  = 1'h1;
endmodule
