ISim log file
Running: D:\Facultad\Arquitectura de Computadoras 2013\Practico\TPF\pipeline-arquitectura-2013\Pipeline\testPipeline_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/testPipeline_isim_beh.wdb 
ISim O.61xd (signature 0x6dd86d03)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 26.  For instance uut/ROM/, width 10 of formal port direccion is not equal to width 32 of actual signal w2.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 28.  For instance uut/memoriaDatos/, width 10 of formal port addra is not equal to width 32 of actual signal w21.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module testPipeline.uut.memoriaDatos.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x6dd86d03)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 26.  For instance uut/ROM/, width 10 of formal port direccion is not equal to width 32 of actual signal w2.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 28.  For instance uut/memoriaDatos/, width 10 of formal port addra is not equal to width 32 of actual signal w21.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module testPipeline.uut.memoriaDatos.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x6dd86d03)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 26.  For instance uut/ROM/, width 10 of formal port direccion is not equal to width 32 of actual signal w2.
WARNING: File "D:/Facultad/Arquitectura de Computadoras 2013/Practico/TPF/pipeline-arquitectura-2013/Pipeline/pipeline.v" Line 28.  For instance uut/memoriaDatos/, width 10 of formal port addra is not equal to width 32 of actual signal w21.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module testPipeline.uut.memoriaDatos.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
