Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db0c2135600d4570a000600d15eb6fd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot heap_tb_behav xil_defaultlib.heap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,ADDR_...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=16,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=16,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=16,ADDR_WI...
Compiling module xil_defaultlib.sub_heap(DATA_WIDTH=16,KEY_WIDTH...
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=16,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=16,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.heap_rtl(KEY_WIDTH=12)
Compiling module xil_defaultlib.heap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot heap_tb_behav
