# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl" \
"../../../../Lab_1.srcs/sources_1/imports/Code/dvid.vhdl" \
"../../../../Lab_1.srcs/sources_1/imports/Code/tdms.vhdl" \
"../../../../Lab_1.srcs/sources_1/new/vga.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/Code/video.vhdl" \
"../../../../Lab_1.srcs/sources_1/imports/Code/lab1.vhdl" \

# Do not sort compile order
nosort
