C:/intelFPGA_lite/projects/UART/testbench_UART.sv {1 {vlog -work work -sv -stats=none C:/intelFPGA_lite/projects/UART/testbench_UART.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/intelFPGA_lite/projects/UART/trigger_x.sv {1 {vlog -work work -sv -stats=none C:/intelFPGA_lite/projects/UART/trigger_x.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module trigger_x

Top level modules:
	trigger_x

} {} {}} C:/intelFPGA_lite/projects/UART/UART_reciever.sv {2 {vlog -work work -sv -stats=none C:/intelFPGA_lite/projects/UART/UART_reciever.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_reciever
** Warning: C:/intelFPGA_lite/projects/UART/UART_reciever.sv(70): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: C:/intelFPGA_lite/projects/UART/UART_reciever.sv(70): (vlog-2284) Empty $unit scope found.
-- Compiling package UART_reciever_sv_unit

Top level modules:
	UART_reciever

} {} {}} C:/intelFPGA_lite/projects/UART/shift_reg_serial_in_par_out.sv {1 {vlog -work work -sv -stats=none C:/intelFPGA_lite/projects/UART/shift_reg_serial_in_par_out.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_reg_serial_in_par_out

Top level modules:
	shift_reg_serial_in_par_out

} {} {}}
