


ARM Macro Assembler    Page 1 


    1 00000000         ; * ----------------------------------------------------
                       ---------------------
    2 00000000         ; *  @file:    startup_MKE16Z4.s
    3 00000000         ; *  @purpose: CMSIS Cortex-M0P Core Device Startup File
                       
    4 00000000         ; *            MKE16Z4
    5 00000000         ; *  @version: 2.0
    6 00000000         ; *  @date:    2018-9-17
    7 00000000         ; *  @build:   b180925
    8 00000000         ; * ----------------------------------------------------
                       ---------------------
    9 00000000         ; *
   10 00000000         ; * Copyright 1997-2016 Freescale Semiconductor, Inc.
   11 00000000         ; * Copyright 2016-2018 NXP
   12 00000000         ; * All rights reserved.
   13 00000000         ; *
   14 00000000         ; * SPDX-License-Identifier: BSD-3-Clause
   15 00000000         ; *
   16 00000000         ; *------- <<< Use Configuration Wizard in Context Menu 
                       >>> ------------------
   17 00000000         ; *
   18 00000000         ; ******************************************************
                       ***********************/
   19 00000000         
   20 00000000         
   21 00000000                 PRESERVE8
   22 00000000                 THUMB
   23 00000000         
   24 00000000         
   25 00000000         ; Vector Table Mapped to Address 0 at Reset
   26 00000000         
   27 00000000                 AREA             RESET, DATA, READONLY
   28 00000000                 EXPORT           __Vectors
   29 00000000                 EXPORT           __Vectors_End
   30 00000000                 EXPORT           __Vectors_Size
   31 00000000                 IMPORT           |Image$$ARM_LIB_STACK$$ZI$$Limi
t|
   32 00000000         
   33 00000000 00000000 
                       __Vectors
                               DCD              |Image$$ARM_LIB_STACK$$ZI$$Limi
t| 
                                                            ; Top of Stack
   34 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   35 00000008 00000000        DCD              NMI_Handler ;NMI Handler
   36 0000000C 00000000        DCD              HardFault_Handler 
                                                            ;Hard Fault Handler
                                                            
   37 00000010 00000000        DCD              0           ;Reserved
   38 00000014 00000000        DCD              0           ;Reserved
   39 00000018 00000000        DCD              0           ;Reserved
   40 0000001C 00000000        DCD              0           ;Reserved
   41 00000020 00000000        DCD              0           ;Reserved
   42 00000024 00000000        DCD              0           ;Reserved
   43 00000028 00000000        DCD              0           ;Reserved
   44 0000002C 00000000        DCD              SVC_Handler ;SVCall Handler
   45 00000030 00000000        DCD              0           ;Reserved
   46 00000034 00000000        DCD              0           ;Reserved
   47 00000038 00000000        DCD              PendSV_Handler ;PendSV Handler



ARM Macro Assembler    Page 2 


   48 0000003C 00000000        DCD              SysTick_Handler 
                                                            ;SysTick Handler
   49 00000040         
   50 00000040         ;External Interrupts
   51 00000040 00000000        DCD              Reserved16_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   52 00000044 00000000        DCD              Reserved17_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   53 00000048 00000000        DCD              Reserved18_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   54 0000004C 00000000        DCD              Reserved19_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   55 00000050 00000000        DCD              Reserved20_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   56 00000054 00000000        DCD              FTFA_IRQHandler ;Flash memory s
                                                            ingle interrupt vec
                                                            tor for all sources
                                                            
   57 00000058 00000000        DCD              LVD_LVW_IRQHandler ;Low-voltage
                                                             detect, low-voltag
                                                            e warning
   58 0000005C 00000000        DCD              PORTAE_IRQHandler ;Pin detect (
                                                            Port A, E)
   59 00000060 00000000        DCD              LPI2C0_IRQHandler ;Inter-integr
                                                            ated circuit 0 inte
                                                            rrupt
   60 00000064 00000000        DCD              Reserved25_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   61 00000068 00000000        DCD              LPSPI0_IRQHandler ;Serial perip
                                                            heral Interface 0 i
                                                            nterrupt
   62 0000006C 00000000        DCD              Reserved27_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   63 00000070 00000000        DCD              LPUART0_IRQHandler ;Single inte
                                                            rrupt vector for al
                                                            l sources
   64 00000074 00000000        DCD              LPUART1_IRQHandler ;Single inte
                                                            rrupt vector for al
                                                            l sources
   65 00000078 00000000        DCD              LPUART2_IRQHandler ;Single inte
                                                            rrupt vector for al
                                                            l sources
   66 0000007C 00000000        DCD              ADC0_IRQHandler ;ADC0 conversio
                                                            n complete interrup
                                                            t
   67 00000080 00000000        DCD              CMP0_IRQHandler ;CMP0 interrupt
                                                            
   68 00000084 00000000        DCD              FTM0_IRQHandler ;FTM0 single in
                                                            terrupt vector for 
                                                            all sources
   69 00000088 00000000        DCD              FTM1_IRQHandler ;FTM1 single in
                                                            terrupt vector for 



ARM Macro Assembler    Page 3 


                                                            all sources
   70 0000008C 00000000        DCD              Reserved35_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   71 00000090 00000000        DCD              RTC_IRQHandler ;Single interrup
                                                            t vector for all so
                                                            urces
   72 00000094 00000000        DCD              Reserved37_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   73 00000098 00000000        DCD              LPIT0_IRQHandler 
                                                            ;LPIT channel 0-1
   74 0000009C 00000000        DCD              Reserved39_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   75 000000A0 00000000        DCD              TSI_IRQHandler ;TSI interrupt
   76 000000A4 00000000        DCD              PDB0_IRQHandler ;Programmable d
                                                            elay block interrup
                                                            t
   77 000000A8 00000000        DCD              PORTBCD_IRQHandler ;Pin detect 
                                                            (Port B, C, D)
   78 000000AC 00000000        DCD              SCG_RCM_IRQHandler ;Single inte
                                                            rrupt vector for SC
                                                            G and RCM
   79 000000B0 00000000        DCD              WDOG_EWM_IRQHandler ;Single int
                                                            errupt vector for W
                                                            DOG and EWM
   80 000000B4 00000000        DCD              PWT_LPTMR0_IRQHandler ;Single i
                                                            nterrupt vector for
                                                             PWT and LPTMR0
   81 000000B8 00000000        DCD              MSCAN_Rx_IRQHandler 
                                                            ;MSCAN Rx Interrupt
                                                            
   82 000000BC 00000000        DCD              MSCAN_ORed_IRQHandler ;MSCAN Tx
                                                            , Err and Wake-up i
                                                            nterrupt
   83 000000C0         __Vectors_End
   84 000000C0         
   85 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
   86 000000C0         
   87 000000C0         ; <h> Flash Configuration
   88 000000C0         ;   <i> 16-byte flash configuration field that stores de
                       fault protection settings (loaded on reset)
   89 000000C0         ;   <i> and security information that allows the MCU to 
                       restrict access to the FTFL module.
   90 000000C0         ;   <h> Backdoor Comparison Key
   91 000000C0         ;     <o0>  Backdoor Comparison Key 0.  <0x0-0xFF:2>
   92 000000C0         ;     <o1>  Backdoor Comparison Key 1.  <0x0-0xFF:2>
   93 000000C0         ;     <o2>  Backdoor Comparison Key 2.  <0x0-0xFF:2>
   94 000000C0         ;     <o3>  Backdoor Comparison Key 3.  <0x0-0xFF:2>
   95 000000C0         ;     <o4>  Backdoor Comparison Key 4.  <0x0-0xFF:2>
   96 000000C0         ;     <o5>  Backdoor Comparison Key 5.  <0x0-0xFF:2>
   97 000000C0         ;     <o6>  Backdoor Comparison Key 6.  <0x0-0xFF:2>
   98 000000C0         ;     <o7>  Backdoor Comparison Key 7.  <0x0-0xFF:2>
   99 000000C0 000000FF 
                       BackDoorK0
                               EQU              0xFF



ARM Macro Assembler    Page 4 


  100 000000C0 000000FF 
                       BackDoorK1
                               EQU              0xFF
  101 000000C0 000000FF 
                       BackDoorK2
                               EQU              0xFF
  102 000000C0 000000FF 
                       BackDoorK3
                               EQU              0xFF
  103 000000C0 000000FF 
                       BackDoorK4
                               EQU              0xFF
  104 000000C0 000000FF 
                       BackDoorK5
                               EQU              0xFF
  105 000000C0 000000FF 
                       BackDoorK6
                               EQU              0xFF
  106 000000C0 000000FF 
                       BackDoorK7
                               EQU              0xFF
  107 000000C0         ;   </h>
  108 000000C0         ;   <h> Program flash protection bytes (FPROT)
  109 000000C0         ;     <i> Each program flash region can be protected fro
                       m program and erase operation by setting the associated 
                       PROT bit.
  110 000000C0         ;     <i> Each bit protects a 1/32 region of the program
                        flash memory.
  111 000000C0         ;     <h> FPROT0
  112 000000C0         ;       <i> Program Flash Region Protect Register 0
  113 000000C0         ;       <i> 1/32 - 8/32 region
  114 000000C0         ;       <o.0>   FPROT0.0
  115 000000C0         ;       <o.1>   FPROT0.1
  116 000000C0         ;       <o.2>   FPROT0.2
  117 000000C0         ;       <o.3>   FPROT0.3
  118 000000C0         ;       <o.4>   FPROT0.4
  119 000000C0         ;       <o.5>   FPROT0.5
  120 000000C0         ;       <o.6>   FPROT0.6
  121 000000C0         ;       <o.7>   FPROT0.7
  122 000000C0 00000000 
                       nFPROT0 EQU              0x00
  123 000000C0 000000FF 
                       FPROT0  EQU              nFPROT0:EOR:0xFF
  124 000000C0         ;     </h>
  125 000000C0         ;     <h> FPROT1
  126 000000C0         ;       <i> Program Flash Region Protect Register 1
  127 000000C0         ;       <i> 9/32 - 16/32 region
  128 000000C0         ;       <o.0>   FPROT1.0
  129 000000C0         ;       <o.1>   FPROT1.1
  130 000000C0         ;       <o.2>   FPROT1.2
  131 000000C0         ;       <o.3>   FPROT1.3
  132 000000C0         ;       <o.4>   FPROT1.4
  133 000000C0         ;       <o.5>   FPROT1.5
  134 000000C0         ;       <o.6>   FPROT1.6
  135 000000C0         ;       <o.7>   FPROT1.7
  136 000000C0 00000000 
                       nFPROT1 EQU              0x00
  137 000000C0 000000FF 
                       FPROT1  EQU              nFPROT1:EOR:0xFF



ARM Macro Assembler    Page 5 


  138 000000C0         ;     </h>
  139 000000C0         ;     <h> FPROT2
  140 000000C0         ;       <i> Program Flash Region Protect Register 2
  141 000000C0         ;       <i> 17/32 - 24/32 region
  142 000000C0         ;       <o.0>   FPROT2.0
  143 000000C0         ;       <o.1>   FPROT2.1
  144 000000C0         ;       <o.2>   FPROT2.2
  145 000000C0         ;       <o.3>   FPROT2.3
  146 000000C0         ;       <o.4>   FPROT2.4
  147 000000C0         ;       <o.5>   FPROT2.5
  148 000000C0         ;       <o.6>   FPROT2.6
  149 000000C0         ;       <o.7>   FPROT2.7
  150 000000C0 00000000 
                       nFPROT2 EQU              0x00
  151 000000C0 000000FF 
                       FPROT2  EQU              nFPROT2:EOR:0xFF
  152 000000C0         ;     </h>
  153 000000C0         ;     <h> FPROT3
  154 000000C0         ;       <i> Program Flash Region Protect Register 3
  155 000000C0         ;       <i> 25/32 - 32/32 region
  156 000000C0         ;       <o.0>   FPROT3.0
  157 000000C0         ;       <o.1>   FPROT3.1
  158 000000C0         ;       <o.2>   FPROT3.2
  159 000000C0         ;       <o.3>   FPROT3.3
  160 000000C0         ;       <o.4>   FPROT3.4
  161 000000C0         ;       <o.5>   FPROT3.5
  162 000000C0         ;       <o.6>   FPROT3.6
  163 000000C0         ;       <o.7>   FPROT3.7
  164 000000C0 00000000 
                       nFPROT3 EQU              0x00
  165 000000C0 000000FF 
                       FPROT3  EQU              nFPROT3:EOR:0xFF
  166 000000C0         ;     </h>
  167 000000C0         ;   </h>
  168 000000C0         ;   <h> Flash nonvolatile option byte (FOPT)
  169 000000C0         ;     <i> Allows the user to customize the operation of 
                       the MCU at boot time.
  170 000000C0         ;     <o.0> LPBOOT
  171 000000C0         ;       <0=> Low-power boot
  172 000000C0         ;       <1=> Normal boot
  173 000000C0         ;     <o.2> NMI_DIS
  174 000000C0         ;       <0=> NMI interrupts are always blocked
  175 000000C0         ;       <1=> NMI_b pin/interrupts reset default to enabl
                       ed
  176 000000C0         ;     <o.3> RESET_PIN_CFG
  177 000000C0         ;       <0=> RESET pin is disabled following a POR and c
                       annot be enabled as reset function
  178 000000C0         ;       <1=> RESET_b pin is dedicated
  179 000000C0 000000FB 
                       FOPT    EQU              0xFB
  180 000000C0         ;   </h>
  181 000000C0         ;   <h> Flash security byte (FSEC)
  182 000000C0         ;     <i> WARNING: If SEC field is configured as "MCU se
                       curity status is secure" and MEEN field is configured as
                        "Mass erase is disabled",
  183 000000C0         ;     <i> MCU's security status cannot be set back to un
                       secure state since Mass erase via the debugger is blocke
                       d !!!
  184 000000C0         ;     <o.0..1> SEC



ARM Macro Assembler    Page 6 


  185 000000C0         ;       <2=> MCU security status is unsecure
  186 000000C0         ;       <3=> MCU security status is secure
  187 000000C0         ;         <i> Flash Security
  188 000000C0         ;     <o.2..3> FSLACC
  189 000000C0         ;       <2=> Freescale factory access denied
  190 000000C0         ;       <3=> Freescale factory access granted
  191 000000C0         ;         <i> Freescale Failure Analysis Access Code
  192 000000C0         ;     <o.4..5> MEEN
  193 000000C0         ;       <2=> Mass erase is disabled
  194 000000C0         ;       <3=> Mass erase is enabled
  195 000000C0         ;     <o.6..7> KEYEN
  196 000000C0         ;       <2=> Backdoor key access enabled
  197 000000C0         ;       <3=> Backdoor key access disabled
  198 000000C0         ;         <i> Backdoor Key Security Enable
  199 000000C0 000000FE 
                       FSEC    EQU              0xFE
  200 000000C0         ;   </h>
  201 000000C0         ; </h>
  202 000000C0                 IF               :LNOT::DEF:RAM_TARGET
  203 000000C0                 AREA             FlashConfig, DATA, READONLY
  204 00000000         __FlashConfig
  205 00000000 FF FF FF 
              FF               DCB              BackDoorK0, BackDoorK1, BackDoo
rK2, BackDoorK3
  206 00000004 FF FF FF 
              FF               DCB              BackDoorK4, BackDoorK5, BackDoo
rK6, BackDoorK7
  207 00000008 FF FF FF 
              FF               DCB              FPROT0    , FPROT1    , FPROT2 
   , FPROT3
  208 0000000C FE FB FF 
              FF               DCB              FSEC      , FOPT      , 0xFF   
   , 0xFF
  209 00000010                 ENDIF
  210 00000010         
  211 00000010         
  212 00000010                 AREA             |.text|, CODE, READONLY
  213 00000000         
  214 00000000         ; Reset Handler
  215 00000000         
  216 00000000         Reset_Handler
                               PROC
  217 00000000                 EXPORT           Reset_Handler             [WEAK
]
  218 00000000                 IMPORT           SystemSetup
  219 00000000                 IMPORT           __main
  220 00000000         
  221 00000000                 IF               :LNOT::DEF:RAM_TARGET
  222 00000000                 REQUIRE          FlashConfig
  223 00000000                 ENDIF
  224 00000000         
  225 00000000 B672            CPSID            I           ; Mask interrupts
  226 00000002         ;IF      :LNOT::DEF:VECTOR_MATO_FLASH
  227 00000002                 IF               :LNOT::DEF:VECTOR_MATO_RAM ;Èç¹
                                                            ûÎ´¶¨ÒåVECTOR_MATO_
                                                            RAMÕâ¸öºê,Ôò±àÒëÒÔÏ
                                                            Â´úÂë
  228 00000002 4810            LDR              R0, =0xE000ED08 ;½«Á¢¼´Êý0xE000
                                                            ed08·ÅÈëµ½R0ÖÐ



ARM Macro Assembler    Page 7 


  229 00000004 4910            LDR              R1, =__Vectors ;½«__Vectors·ÅÈë
                                                            R1ÖÐ
  230 00000006 6001            STR              R1, [R0]    ;½«R1µÄÖµ·ÅÈëµ½R0Ëù
                                                            ÔÚµÄµØÖ·
  231 00000008 680A            LDR              R2, [R1]    ;´ÓR1µÄµØÖ·´¦¼ÓÔØÖµ
                                                            µ½R2
  232 0000000A F382 8808       MSR              MSP, R2     ;½«R2µÄÖµÐ´Èëµ½MSPÖ
                                                            Ð,¼´½«PCÖ¸ÕëÖ¸ÏòÕ»¶
                                                            ¥
  233 0000000E                 ENDIF
  234 0000000E 480F            LDR              R0, =SystemSetup
  235 00000010 4780            BLX              R0
  236 00000012 B662            CPSIE            i           ; Unmask interrupts
                                                            
  237 00000014 480E            LDR              R0, =__main
  238 00000016 4700            BX               R0
  239 00000018                 ENDP
  240 00000018         
  241 00000018         
  242 00000018         ; Dummy Exception Handlers (infinite loops which can be 
                       modified)
  244 00000018         NMI_Handler
                               PROC
  245 00000018                 EXPORT           NMI_Handler         [WEAK]
  246 00000018 E7FE            B                .
  247 0000001A                 ENDP
  249 0000001A         HardFault_Handler
                               PROC
  250 0000001A                 EXPORT           HardFault_Handler         [WEAK
]
  251 0000001A E7FE            B                .
  252 0000001C                 ENDP
  254 0000001C         SVC_Handler
                               PROC
  255 0000001C                 EXPORT           SVC_Handler         [WEAK]
  256 0000001C E7FE            B                .
  257 0000001E                 ENDP
  259 0000001E         PendSV_Handler
                               PROC
  260 0000001E                 EXPORT           PendSV_Handler         [WEAK]
  261 0000001E E7FE            B                .
  262 00000020                 ENDP
  264 00000020         SysTick_Handler
                               PROC
  265 00000020                 EXPORT           SysTick_Handler         [WEAK]
  266 00000020 E7FE            B                .
  267 00000022                 ENDP
  269 00000022         LPI2C0_IRQHandler
                               PROC
  270 00000022                 EXPORT           LPI2C0_IRQHandler         [WEAK
]
  271 00000022 480C            LDR              R0, =LPI2C0_DriverIRQHandler
  272 00000024 4700            BX               R0
  273 00000026                 ENDP
  274 00000026         
  276 00000026         LPSPI0_IRQHandler
                               PROC
  277 00000026                 EXPORT           LPSPI0_IRQHandler         [WEAK
]



ARM Macro Assembler    Page 8 


  278 00000026 480C            LDR              R0, =LPSPI0_DriverIRQHandler
  279 00000028 4700            BX               R0
  280 0000002A                 ENDP
  281 0000002A         
  283 0000002A         LPUART0_IRQHandler
                               PROC
  284 0000002A                 EXPORT           LPUART0_IRQHandler         [WEA
K]
  285 0000002A 480C            LDR              R0, =LPUART0_DriverIRQHandler
  286 0000002C 4700            BX               R0
  287 0000002E                 ENDP
  288 0000002E         
  290 0000002E         LPUART1_IRQHandler
                               PROC
  291 0000002E                 EXPORT           LPUART1_IRQHandler         [WEA
K]
  292 0000002E 480C            LDR              R0, =LPUART1_DriverIRQHandler
  293 00000030 4700            BX               R0
  294 00000032                 ENDP
  295 00000032         
  297 00000032         LPUART2_IRQHandler
                               PROC
  298 00000032                 EXPORT           LPUART2_IRQHandler         [WEA
K]
  299 00000032 480C            LDR              R0, =LPUART2_DriverIRQHandler
  300 00000034 4700            BX               R0
  301 00000036                 ENDP
  302 00000036         
  304 00000036         MSCAN_Rx_IRQHandler
                               PROC
  305 00000036                 EXPORT           MSCAN_Rx_IRQHandler         [WE
AK]
  306 00000036 480C            LDR              R0, =MSCAN_DriverIRQHandler
  307 00000038 4700            BX               R0
  308 0000003A                 ENDP
  309 0000003A         
  311 0000003A         MSCAN_ORed_IRQHandler
                               PROC
  312 0000003A                 EXPORT           MSCAN_ORed_IRQHandler         [
WEAK]
  313 0000003A 480B            LDR              R0, =MSCAN_DriverIRQHandler
  314 0000003C 4700            BX               R0
  315 0000003E                 ENDP
  316 0000003E         
  318 0000003E         Default_Handler
                               PROC
  319 0000003E                 EXPORT           Reserved16_IRQHandler         [
WEAK]
  320 0000003E                 EXPORT           Reserved17_IRQHandler         [
WEAK]
  321 0000003E                 EXPORT           Reserved18_IRQHandler         [
WEAK]
  322 0000003E                 EXPORT           Reserved19_IRQHandler         [
WEAK]
  323 0000003E                 EXPORT           Reserved20_IRQHandler         [
WEAK]
  324 0000003E                 EXPORT           FTFA_IRQHandler         [WEAK]
  325 0000003E                 EXPORT           LVD_LVW_IRQHandler         [WEA
K]



ARM Macro Assembler    Page 9 


  326 0000003E                 EXPORT           PORTAE_IRQHandler         [WEAK
]
  327 0000003E                 EXPORT           LPI2C0_DriverIRQHandler        
 [WEAK]
  328 0000003E                 EXPORT           Reserved25_IRQHandler         [
WEAK]
  329 0000003E                 EXPORT           LPSPI0_DriverIRQHandler        
 [WEAK]
  330 0000003E                 EXPORT           Reserved27_IRQHandler         [
WEAK]
  331 0000003E                 EXPORT           LPUART0_DriverIRQHandler       
  [WEAK]
  332 0000003E                 EXPORT           LPUART1_DriverIRQHandler       
  [WEAK]
  333 0000003E                 EXPORT           LPUART2_DriverIRQHandler       
  [WEAK]
  334 0000003E                 EXPORT           ADC0_IRQHandler         [WEAK]
  335 0000003E                 EXPORT           CMP0_IRQHandler         [WEAK]
  336 0000003E                 EXPORT           FTM0_IRQHandler         [WEAK]
  337 0000003E                 EXPORT           FTM1_IRQHandler         [WEAK]
  338 0000003E                 EXPORT           Reserved35_IRQHandler         [
WEAK]
  339 0000003E                 EXPORT           RTC_IRQHandler         [WEAK]
  340 0000003E                 EXPORT           Reserved37_IRQHandler         [
WEAK]
  341 0000003E                 EXPORT           LPIT0_IRQHandler         [WEAK]
  342 0000003E                 EXPORT           Reserved39_IRQHandler         [
WEAK]
  343 0000003E                 EXPORT           TSI_IRQHandler         [WEAK]
  344 0000003E                 EXPORT           PDB0_IRQHandler         [WEAK]
  345 0000003E                 EXPORT           PORTBCD_IRQHandler         [WEA
K]
  346 0000003E                 EXPORT           SCG_RCM_IRQHandler         [WEA
K]
  347 0000003E                 EXPORT           WDOG_EWM_IRQHandler         [WE
AK]
  348 0000003E                 EXPORT           PWT_LPTMR0_IRQHandler         [
WEAK]
  349 0000003E                 EXPORT           MSCAN_DriverIRQHandler         
[WEAK]
  350 0000003E                 EXPORT           DefaultISR         [WEAK]
  351 0000003E         Reserved16_IRQHandler
  352 0000003E         Reserved17_IRQHandler
  353 0000003E         Reserved18_IRQHandler
  354 0000003E         Reserved19_IRQHandler
  355 0000003E         Reserved20_IRQHandler
  356 0000003E         FTFA_IRQHandler
  357 0000003E         LVD_LVW_IRQHandler
  358 0000003E         PORTAE_IRQHandler
  359 0000003E         LPI2C0_DriverIRQHandler
  360 0000003E         Reserved25_IRQHandler
  361 0000003E         LPSPI0_DriverIRQHandler
  362 0000003E         Reserved27_IRQHandler
  363 0000003E         LPUART0_DriverIRQHandler
  364 0000003E         LPUART1_DriverIRQHandler
  365 0000003E         LPUART2_DriverIRQHandler
  366 0000003E         ADC0_IRQHandler
  367 0000003E         CMP0_IRQHandler
  368 0000003E         FTM0_IRQHandler



ARM Macro Assembler    Page 10 


  369 0000003E         FTM1_IRQHandler
  370 0000003E         Reserved35_IRQHandler
  371 0000003E         RTC_IRQHandler
  372 0000003E         Reserved37_IRQHandler
  373 0000003E         LPIT0_IRQHandler
  374 0000003E         Reserved39_IRQHandler
  375 0000003E         TSI_IRQHandler
  376 0000003E         PDB0_IRQHandler
  377 0000003E         PORTBCD_IRQHandler
  378 0000003E         SCG_RCM_IRQHandler
  379 0000003E         WDOG_EWM_IRQHandler
  380 0000003E         PWT_LPTMR0_IRQHandler
  381 0000003E         MSCAN_DriverIRQHandler
  382 0000003E         DefaultISR
  383 0000003E 480C            LDR              R0, =DefaultISR
  384 00000040 4700            BX               R0
  385 00000042                 ENDP
  386 00000042 00 00           ALIGN
  387 00000044         
  388 00000044         
  389 00000044                 END
              E000ED08 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --
depend=.\output\startup_mke16z4.d -o.\output\startup_mke16z4.o -I.\RTE\_Bootloa
der -IE:\WindowApp\Keil_v5\ARM\PACK\NXP\MKE16Z4_DFP\11.0.0 -IE:\WindowApp\Keil_
v5\ARM\CMSIS\Include --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VER
SION SETA 523" --predefine="CPU_MKE16Z32VLD4 SETA 1" --list=.\listings\startup_
mke16z4.lst ..\..\Core\startup_MKE16Z4.s
