

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/atax.c:5]   --->   Operation 13 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 17 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/atax.c:5]   --->   Operation 18 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/atax.c:26]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%icmp_ln26 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [src/atax.c:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln26_1 = add i12 %indvar_flatten_load, i12 1" [src/atax.c:26]   --->   Operation 22 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc64, void %for.inc74.preheader.exitStub" [src/atax.c:26]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [src/atax.c:5]   --->   Operation 24 'load' 'j_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/atax.c:26]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %i_load, i7 1" [src/atax.c:26]   --->   Operation 26 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6" [src/atax.c:27]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load" [src/atax.c:5]   --->   Operation 28 'select' 'select_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln26 = select i1 %tmp, i7 %add_ln26, i7 %i_load" [src/atax.c:26]   --->   Operation 29 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 31 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln26, i32 1, i32 5" [src/atax.c:5]   --->   Operation 32 'partselect' 'lshr_ln5_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_2" [src/atax.c:5]   --->   Operation 33 'zext' 'zext_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln5" [src/atax.c:5]   --->   Operation 34 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln5" [src/atax.c:5]   --->   Operation 35 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%mux_case_06 = load i5 %tmp1_addr" [src/atax.c:5]   --->   Operation 36 'load' 'mux_case_06' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/atax.c:5]   --->   Operation 37 'load' 'tmp1_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/atax.c:5]   --->   Operation 38 'partselect' 'lshr_ln5_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %lshr_ln5_5" [src/atax.c:28]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_s" [src/atax.c:28]   --->   Operation 40 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 41 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 42 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 43 'load' 'buff_A_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 44 'load' 'buff_A_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %select_ln5, i7 2" [src/atax.c:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i12 %add_ln26_1, i12 %indvar_flatten" [src/atax.c:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln26, i7 %i" [src/atax.c:5]   --->   Operation 47 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln27, i7 %j_1" [src/atax.c:5]   --->   Operation 48 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%mux_case_06 = load i5 %tmp1_addr" [src/atax.c:5]   --->   Operation 49 'load' 'mux_case_06' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/atax.c:5]   --->   Operation 50 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.44ns)   --->   "%tmp_1 = select i1 %trunc_ln26_1, i32 %tmp1_1_load, i32 %mux_case_06" [src/atax.c:26]   --->   Operation 51 'select' 'tmp_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 52 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 53 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 54 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 54 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [3/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 55 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_5" [src/atax.c:5]   --->   Operation 56 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5_1" [src/atax.c:28]   --->   Operation 57 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.23ns)   --->   "%buff_y_out_load = load i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 58 'load' 'buff_y_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5_1" [src/atax.c:28]   --->   Operation 60 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 61 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (1.23ns)   --->   "%buff_y_out_1_load = load i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 62 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 63 [1/2] (1.23ns)   --->   "%buff_y_out_load = load i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 63 'load' 'buff_y_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 64 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 65 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (1.23ns)   --->   "%buff_y_out_1_load = load i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 66 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 67 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [4/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 68 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 69 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [3/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 70 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 71 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 72 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 73 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 74 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/atax.c:5]   --->   Operation 77 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %add1, i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 78 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %add58_1, i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 79 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc61" [src/atax.c:27]   --->   Operation 80 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/atax.c:5) of constant 0 on local variable 'i', src/atax.c:5 [11]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/atax.c:26) on local variable 'i', src/atax.c:5 [21]  (0.000 ns)
	'add' operation 7 bit ('add_ln26', src/atax.c:26) [22]  (0.773 ns)
	'select' operation 7 bit ('select_ln26', src/atax.c:26) [27]  (0.360 ns)
	'getelementptr' operation 5 bit ('tmp1_addr', src/atax.c:5) [32]  (0.000 ns)
	'load' operation 32 bit ('mux_case_06', src/atax.c:5) on array 'tmp1' [34]  (1.237 ns)

 <State 2>: 1.686ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_06', src/atax.c:5) on array 'tmp1' [34]  (1.237 ns)
	'select' operation 32 bit ('tmp_1', src/atax.c:26) [36]  (0.449 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [47]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [47]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [47]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [48]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [48]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [48]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [48]  (6.437 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', src/atax.c:28) of variable 'add1', src/atax.c:28 on array 'buff_y_out' [54]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
