$date
	Sun Oct 23 06:08:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#324124
b100 !
1"
#324126
b100 &
b100 %
1$
#324127
0"
#324130
b10 &
b10 %
#324134
b1 &
1#
b1 %
#324138
b0 &
b0 %
0#
0$
#1334237
b10111 !
1"
#1334238
b10111 &
b10111 %
1$
#1334239
0"
#1334242
b1000110 &
b1000110 %
#1334246
b100011 &
b100011 %
#1334250
b1101010 &
b1101010 %
#1334254
b110101 &
b110101 %
#1334258
b10100000 &
b10100000 %
#1334262
b1010000 &
b1010000 %
#1334266
b101000 &
b101000 %
#1334270
b10100 &
b10100 %
#1334274
b1010 &
b1010 %
#1334278
b101 &
b101 %
#1334282
b10000 &
b10000 %
#1334286
b1000 &
b1000 %
#1334290
b100 &
b100 %
#1334294
b10 &
b10 %
#1334298
b1 &
b1 %
1#
#1334302
b0 &
0#
b0 %
0$
#2356100
b1 !
1"
#2356102
b1 &
b1 %
1$
#2356103
0"
#2356106
1#
#2356110
b0 &
0#
b0 %
0$
#4500012
