-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity udp_udpTxEngine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agmdDataOut_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    agmdDataOut_empty_n : IN STD_LOGIC;
    agmdDataOut_read : OUT STD_LOGIC;
    txthMetaData_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    txthMetaData_empty_n : IN STD_LOGIC;
    txthMetaData_read : OUT STD_LOGIC;
    agmdpayloadLenOut_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    agmdpayloadLenOut_empty_n : IN STD_LOGIC;
    agmdpayloadLenOut_read : OUT STD_LOGIC;
    txUdpDataOut_TREADY : IN STD_LOGIC;
    txUdpDataOut_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    txUdpDataOut_TVALID : OUT STD_LOGIC;
    txUdpDataOut_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    txUdpDataOut_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    txUdpDataOut_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of udp_udpTxEngine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_0_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_0_4 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_3_5 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_0_6 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_223 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100011";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_224 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100100";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv16_1C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011100";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_114000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000100010100000000000000000000000000000000000000";
    constant ap_const_lv16_45 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000101";
    constant ap_const_lv28_FFFFFFF : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op27_read_state1 : BOOLEAN;
    signal ap_predicate_op49_read_state1 : BOOLEAN;
    signal ap_predicate_op71_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_nbreadreq_fu_184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op82_read_state1 : BOOLEAN;
    signal ap_predicate_op92_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ute_state_load_reg_788 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_i_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op107_write_state2 : BOOLEAN;
    signal tmp_1_i_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op133_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ute_state_load_reg_788_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_i_reg_802_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op136_write_state3 : BOOLEAN;
    signal tmp_1_i_reg_827_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op138_write_state3 : BOOLEAN;
    signal regslice_both_txUdpDataOut_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ute_state : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal prevWord_data_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal currMetaData_theirIP_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal currMetaData_myIP_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal currMetaData_theirPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal currMetaData_myPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ip_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal udp_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal txUdpDataOut_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txthMetaData_blk_n : STD_LOGIC;
    signal agmdpayloadLenOut_blk_n : STD_LOGIC;
    signal agmdDataOut_blk_n : STD_LOGIC;
    signal reg_306 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Result_14_fu_322_p1 : STD_LOGIC_VECTOR (223 downto 0);
    signal p_Result_14_reg_792 : STD_LOGIC_VECTOR (223 downto 0);
    signal p_Result_15_fu_326_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_15_reg_797 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln674_7_fu_336_p1 : STD_LOGIC_VECTOR (223 downto 0);
    signal trunc_ln674_7_reg_809 : STD_LOGIC_VECTOR (223 downto 0);
    signal trunc_ln674_8_fu_340_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln674_8_reg_814 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln674_9_fu_344_p1 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln674_9_reg_819 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln674_6_fu_396_p1 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln674_6_reg_834 : STD_LOGIC_VECTOR (287 downto 0);
    signal zext_ln414_fu_564_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_1_fu_568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_12_fu_572_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_13_fu_579_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_10_fu_735_p21 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_11_fu_779_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sendWord_last_V_reg_241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_fu_550_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_4_fu_348_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_s_fu_400_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_5_fu_366_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_1_fu_418_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln144_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln229_fu_526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_1_fu_538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_278_p4 : STD_LOGIC_VECTOR (223 downto 0);
    signal grp_fu_288_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_fu_518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_5_fu_731_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_i_fu_721_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_4_fu_713_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_i_fu_703_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_3_fu_695_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_i_fu_685_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_2_fu_677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_i_fu_667_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_i_fu_657_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i_fu_647_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_1_fu_639_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_i_fu_629_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i_fu_619_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_i_fu_609_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_601_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_i_fu_591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal txUdpDataOut_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal txUdpDataOut_TVALID_int_regslice : STD_LOGIC;
    signal txUdpDataOut_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal txUdpDataOut_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_txUdpDataOut_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_last_V_U_apdone_blk : STD_LOGIC;
    signal txUdpDataOut_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_txUdpDataOut_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_txUdpDataOut_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_673 : BOOLEAN;
    signal ap_condition_358 : BOOLEAN;
    signal ap_condition_281 : BOOLEAN;
    signal ap_condition_277 : BOOLEAN;
    signal ap_condition_290 : BOOLEAN;
    signal ap_condition_296 : BOOLEAN;
    signal ap_condition_293 : BOOLEAN;
    signal ap_condition_306 : BOOLEAN;
    signal ap_condition_81 : BOOLEAN;
    signal ap_condition_228 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component udp_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_txUdpDataOut_V_data_V_U : component udp_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TDATA_int_regslice,
        vld_in => txUdpDataOut_TVALID_int_regslice,
        ack_in => txUdpDataOut_TREADY_int_regslice,
        data_out => txUdpDataOut_TDATA,
        vld_out => regslice_both_txUdpDataOut_V_data_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_txUdpDataOut_V_data_V_U_apdone_blk);

    regslice_both_txUdpDataOut_V_keep_V_U : component udp_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TKEEP_int_regslice,
        vld_in => txUdpDataOut_TVALID_int_regslice,
        ack_in => regslice_both_txUdpDataOut_V_keep_V_U_ack_in_dummy,
        data_out => txUdpDataOut_TKEEP,
        vld_out => regslice_both_txUdpDataOut_V_keep_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_txUdpDataOut_V_keep_V_U_apdone_blk);

    regslice_both_txUdpDataOut_V_strb_V_U : component udp_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv64_0,
        vld_in => txUdpDataOut_TVALID_int_regslice,
        ack_in => regslice_both_txUdpDataOut_V_strb_V_U_ack_in_dummy,
        data_out => txUdpDataOut_TSTRB,
        vld_out => regslice_both_txUdpDataOut_V_strb_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_txUdpDataOut_V_strb_V_U_apdone_blk);

    regslice_both_txUdpDataOut_V_last_V_U : component udp_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TLAST_int_regslice,
        vld_in => txUdpDataOut_TVALID_int_regslice,
        ack_in => regslice_both_txUdpDataOut_V_last_V_U_ack_in_dummy,
        data_out => txUdpDataOut_TLAST,
        vld_out => regslice_both_txUdpDataOut_V_last_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_txUdpDataOut_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_298_p3 = ap_const_lv1_0) and (grp_fu_260_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222 <= ap_const_lv1_1;
            elsif ((((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_260_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_298_p3 = ap_const_lv1_1) and (grp_fu_260_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222 <= ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_222;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_298_p3 = ap_const_lv1_0) and (grp_fu_260_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241 <= ap_const_lv1_1;
            elsif ((((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_260_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_298_p3 = ap_const_lv1_1) and (grp_fu_260_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241 <= ap_phi_reg_pp0_iter0_sendWord_last_V_reg_241;
            end if; 
        end if;
    end process;

    prevWord_data_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_673)) then
                if ((ute_state = ap_const_lv3_1)) then 
                    prevWord_data_V <= p_Result_s_fu_400_p5;
                elsif ((ute_state = ap_const_lv3_2)) then 
                    prevWord_data_V <= p_Result_4_fu_348_p5;
                end if;
            end if; 
        end if;
    end process;

    prevWord_keep_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_673)) then
                if ((ute_state = ap_const_lv3_1)) then 
                    prevWord_keep_V <= p_Result_1_fu_418_p5;
                elsif ((ute_state = ap_const_lv3_2)) then 
                    prevWord_keep_V <= p_Result_5_fu_366_p5;
                end if;
            end if; 
        end if;
    end process;

    ute_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_228)) then
                if ((ap_const_boolean_1 = ap_condition_81)) then 
                    ute_state <= select_ln312_fu_550_p3;
                elsif ((ap_const_boolean_1 = ap_condition_306)) then 
                    ute_state <= ap_const_lv3_0_6;
                elsif ((ap_const_boolean_1 = ap_condition_293)) then 
                    ute_state <= ap_const_lv3_3_5;
                elsif ((ap_const_boolean_1 = ap_condition_296)) then 
                    ute_state <= ap_const_lv3_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                    ute_state <= ap_const_lv3_2;
                elsif ((ap_const_boolean_1 = ap_condition_277)) then 
                    ute_state <= ap_const_lv3_3_3;
                elsif ((ap_const_boolean_1 = ap_condition_281)) then 
                    ute_state <= ap_const_lv3_0_2;
                elsif ((ute_state = ap_const_lv3_3)) then 
                    ute_state <= ap_const_lv3_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ute_state = ap_const_lv3_3)) and not((ute_state = ap_const_lv3_4)) and not((ute_state = ap_const_lv3_1)) and not((ute_state = ap_const_lv3_2)) and (tmp_6_i_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currMetaData_myIP_V <= txthMetaData_dout(63 downto 32);
                currMetaData_myPort_V <= txthMetaData_dout(95 downto 80);
                currMetaData_theirIP_V <= trunc_ln144_fu_460_p1;
                currMetaData_theirPort_V <= txthMetaData_dout(79 downto 64);
                ip_len_V <= add_ln229_fu_526_p2;
                udp_len_V <= add_ln229_1_fu_538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ute_state = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_14_reg_792 <= p_Result_14_fu_322_p1;
                p_Result_15_reg_797 <= p_Result_15_fu_326_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_306 <= agmdDataOut_dout(547 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ute_state = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_i_reg_827 <= grp_nbreadreq_fu_162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_i_reg_827_pp0_iter1_reg <= tmp_1_i_reg_827;
                tmp_2_i_reg_802_pp0_iter1_reg <= tmp_2_i_reg_802;
                ute_state_load_reg_788 <= ute_state;
                ute_state_load_reg_788_pp0_iter1_reg <= ute_state_load_reg_788;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ute_state = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2_i_reg_802 <= grp_nbreadreq_fu_162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln674_6_reg_834 <= trunc_ln674_6_fu_396_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln674_7_reg_809 <= trunc_ln674_7_fu_336_p1;
                trunc_ln674_8_reg_814 <= trunc_ln674_8_fu_340_p1;
                trunc_ln674_9_reg_819 <= trunc_ln674_9_fu_344_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln229_1_fu_538_p2 <= std_logic_vector(unsigned(agmdpayloadLenOut_dout) + unsigned(ap_const_lv16_8));
    add_ln229_fu_526_p2 <= std_logic_vector(unsigned(agmdpayloadLenOut_dout) + unsigned(ap_const_lv16_1C));

    agmdDataOut_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, agmdDataOut_empty_n, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            agmdDataOut_blk_n <= agmdDataOut_empty_n;
        else 
            agmdDataOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    agmdDataOut_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            agmdDataOut_read <= ap_const_logic_1;
        else 
            agmdDataOut_read <= ap_const_logic_0;
        end if; 
    end process;


    agmdpayloadLenOut_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, agmdpayloadLenOut_empty_n, ap_predicate_op92_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            agmdpayloadLenOut_blk_n <= agmdpayloadLenOut_empty_n;
        else 
            agmdpayloadLenOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    agmdpayloadLenOut_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op92_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            agmdpayloadLenOut_read <= ap_const_logic_1;
        else 
            agmdpayloadLenOut_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, agmdDataOut_empty_n, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, txthMetaData_empty_n, ap_predicate_op82_read_state1, agmdpayloadLenOut_empty_n, ap_predicate_op92_read_state1, ap_done_reg, ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, regslice_both_txUdpDataOut_V_data_V_U_apdone_blk, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdpayloadLenOut_empty_n)) or ((ap_predicate_op82_read_state1 = ap_const_boolean_1) and (txthMetaData_empty_n = ap_const_logic_0)) or ((ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_txUdpDataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788 = ap_const_lv3_3)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, agmdDataOut_empty_n, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, txthMetaData_empty_n, ap_predicate_op82_read_state1, agmdpayloadLenOut_empty_n, ap_predicate_op92_read_state1, ap_done_reg, ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ap_block_state2_io, ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, regslice_both_txUdpDataOut_V_data_V_U_apdone_blk, ap_block_state3_io, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdpayloadLenOut_empty_n)) or ((ap_predicate_op82_read_state1 = ap_const_boolean_1) and (txthMetaData_empty_n = ap_const_logic_0)) or ((ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_txUdpDataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788 = ap_const_lv3_3)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, agmdDataOut_empty_n, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, txthMetaData_empty_n, ap_predicate_op82_read_state1, agmdpayloadLenOut_empty_n, ap_predicate_op92_read_state1, ap_done_reg, ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ap_block_state2_io, ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, regslice_both_txUdpDataOut_V_data_V_U_apdone_blk, ap_block_state3_io, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdpayloadLenOut_empty_n)) or ((ap_predicate_op82_read_state1 = ap_const_boolean_1) and (txthMetaData_empty_n = ap_const_logic_0)) or ((ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_txUdpDataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788 = ap_const_lv3_3)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(agmdDataOut_empty_n, ap_predicate_op27_read_state1, ap_predicate_op49_read_state1, ap_predicate_op71_read_state1, txthMetaData_empty_n, ap_predicate_op82_read_state1, agmdpayloadLenOut_empty_n, ap_predicate_op92_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op92_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdpayloadLenOut_empty_n)) or ((ap_predicate_op82_read_state1 = ap_const_boolean_1) and (txthMetaData_empty_n = ap_const_logic_0)) or ((ap_predicate_op71_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op49_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)) or ((ap_predicate_op27_read_state1 = ap_const_boolean_1) and (ap_const_logic_0 = agmdDataOut_empty_n)));
    end process;


    ap_block_state2_io_assign_proc : process(ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788 = ap_const_lv3_3)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788 = ap_const_lv3_3)));
    end process;


    ap_block_state3_io_assign_proc : process(ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, regslice_both_txUdpDataOut_V_data_V_U_apdone_blk, txUdpDataOut_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_txUdpDataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int_regslice = ap_const_logic_0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)));
    end process;


    ap_condition_228_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_228 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_277_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3, grp_fu_298_p3)
    begin
                ap_condition_277 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_298_p3 = ap_const_lv1_1) and (grp_fu_260_p3 = ap_const_lv1_1));
    end process;


    ap_condition_281_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3, grp_fu_298_p3)
    begin
                ap_condition_281 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_298_p3 = ap_const_lv1_0) and (grp_fu_260_p3 = ap_const_lv1_1));
    end process;


    ap_condition_290_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3)
    begin
                ap_condition_290 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_260_p3 = ap_const_lv1_0));
    end process;


    ap_condition_293_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3, grp_fu_298_p3)
    begin
                ap_condition_293 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_298_p3 = ap_const_lv1_1) and (grp_fu_260_p3 = ap_const_lv1_1));
    end process;


    ap_condition_296_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3, grp_fu_298_p3)
    begin
                ap_condition_296 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (grp_fu_298_p3 = ap_const_lv1_0) and (grp_fu_260_p3 = ap_const_lv1_1));
    end process;


    ap_condition_306_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state, grp_fu_260_p3)
    begin
                ap_condition_306 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_4) and (grp_fu_260_p3 = ap_const_lv1_1));
    end process;


    ap_condition_358_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_358 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_673_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_162_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_673 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_81_assign_proc : process(tmp_i_nbreadreq_fu_176_p3, tmp_6_i_nbreadreq_fu_184_p3, ute_state)
    begin
                ap_condition_81 <= (not((ute_state = ap_const_lv3_3)) and not((ute_state = ap_const_lv3_4)) and not((ute_state = ap_const_lv3_1)) and not((ute_state = ap_const_lv3_2)) and (tmp_6_i_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_222 <= "X";
    ap_phi_reg_pp0_iter0_sendWord_last_V_reg_241 <= "X";

    ap_predicate_op107_write_state2_assign_proc : process(ute_state_load_reg_788, tmp_2_i_reg_802)
    begin
                ap_predicate_op107_write_state2 <= ((tmp_2_i_reg_802 = ap_const_lv1_1) and (ute_state_load_reg_788 = ap_const_lv3_2));
    end process;


    ap_predicate_op133_write_state2_assign_proc : process(ute_state_load_reg_788, tmp_1_i_reg_827)
    begin
                ap_predicate_op133_write_state2 <= ((tmp_1_i_reg_827 = ap_const_lv1_1) and (ute_state_load_reg_788 = ap_const_lv3_1));
    end process;


    ap_predicate_op136_write_state3_assign_proc : process(ute_state_load_reg_788_pp0_iter1_reg, tmp_2_i_reg_802_pp0_iter1_reg)
    begin
                ap_predicate_op136_write_state3 <= ((tmp_2_i_reg_802_pp0_iter1_reg = ap_const_lv1_1) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_2));
    end process;


    ap_predicate_op138_write_state3_assign_proc : process(ute_state_load_reg_788_pp0_iter1_reg, tmp_1_i_reg_827_pp0_iter1_reg)
    begin
                ap_predicate_op138_write_state3 <= ((tmp_1_i_reg_827_pp0_iter1_reg = ap_const_lv1_1) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_1));
    end process;


    ap_predicate_op27_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state)
    begin
                ap_predicate_op27_read_state1 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2));
    end process;


    ap_predicate_op49_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state)
    begin
                ap_predicate_op49_read_state1 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1));
    end process;


    ap_predicate_op71_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, ute_state)
    begin
                ap_predicate_op71_read_state1 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_4));
    end process;


    ap_predicate_op82_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_176_p3, tmp_6_i_nbreadreq_fu_184_p3, ute_state)
    begin
                ap_predicate_op82_read_state1 <= (not((ute_state = ap_const_lv3_3)) and not((ute_state = ap_const_lv3_4)) and not((ute_state = ap_const_lv3_1)) and not((ute_state = ap_const_lv3_2)) and (tmp_6_i_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op92_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_176_p3, tmp_6_i_nbreadreq_fu_184_p3, ute_state)
    begin
                ap_predicate_op92_read_state1 <= (not((ute_state = ap_const_lv3_3)) and not((ute_state = ap_const_lv3_4)) and not((ute_state = ap_const_lv3_1)) and not((ute_state = ap_const_lv3_2)) and (tmp_6_i_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_260_p3 <= agmdDataOut_dout(576 downto 576);
    grp_fu_278_p4 <= agmdDataOut_dout(511 downto 288);
    grp_fu_288_p4 <= agmdDataOut_dout(575 downto 548);
    grp_fu_298_p3 <= agmdDataOut_dout(548 downto 548);
    grp_nbreadreq_fu_162_p3 <= (0=>(agmdDataOut_empty_n), others=>'-');
    p_Result_10_fu_735_p21 <= (((((((((((((((((((trunc_ln674_6_reg_834 & ap_const_lv16_0) & trunc_ln674_5_fu_731_p1) & tmp_11_i_fu_721_p4) & trunc_ln674_4_fu_713_p1) & tmp_10_i_fu_703_p4) & trunc_ln674_3_fu_695_p1) & tmp_9_i_fu_685_p4) & trunc_ln674_2_fu_677_p1) & p_Result_6_i_fu_667_p4) & p_Result_5_i_fu_657_p4) & tmp_8_i_fu_647_p4) & trunc_ln674_1_fu_639_p1) & p_Result_3_i_fu_629_p4) & p_Result_2_i_fu_619_p4) & tmp_7_i_fu_609_p4) & ap_const_lv64_114000000000) & trunc_ln674_fu_601_p1) & p_Result_i_fu_591_p4) & ap_const_lv16_45);
    p_Result_11_fu_779_p3 <= (reg_306 & ap_const_lv28_FFFFFFF);
    p_Result_12_fu_572_p3 <= (trunc_ln674_9_reg_819 & trunc_ln674_7_reg_809);
    p_Result_13_fu_579_p3 <= (reg_306 & trunc_ln674_8_reg_814);
    p_Result_14_fu_322_p1 <= prevWord_data_V(224 - 1 downto 0);
    p_Result_15_fu_326_p1 <= prevWord_keep_V(28 - 1 downto 0);
    p_Result_1_fu_418_p5 <= (prevWord_keep_V(63 downto 28) & grp_fu_288_p4);
    p_Result_2_i_fu_619_p4 <= currMetaData_myIP_V(23 downto 16);
    p_Result_3_i_fu_629_p4 <= currMetaData_myIP_V(15 downto 8);
    p_Result_4_fu_348_p5 <= (prevWord_data_V(511 downto 224) & grp_fu_278_p4);
    p_Result_5_fu_366_p5 <= (prevWord_keep_V(63 downto 28) & grp_fu_288_p4);
    p_Result_5_i_fu_657_p4 <= currMetaData_theirIP_V(23 downto 16);
    p_Result_6_i_fu_667_p4 <= currMetaData_theirIP_V(15 downto 8);
    p_Result_i_fu_591_p4 <= ip_len_V(15 downto 8);
    p_Result_s_fu_400_p5 <= (prevWord_data_V(511 downto 224) & grp_fu_278_p4);
    select_ln312_fu_550_p3 <= 
        ap_const_lv3_1 when (tmp_fu_518_p3(0) = '1') else 
        ap_const_lv3_4;
    tmp_10_i_fu_703_p4 <= currMetaData_theirPort_V(15 downto 8);
    tmp_11_i_fu_721_p4 <= udp_len_V(15 downto 8);
    tmp_6_i_nbreadreq_fu_184_p3 <= (0=>(agmdpayloadLenOut_empty_n), others=>'-');
    tmp_7_i_fu_609_p4 <= currMetaData_myIP_V(31 downto 24);
    tmp_8_i_fu_647_p4 <= currMetaData_theirIP_V(31 downto 24);
    tmp_9_i_fu_685_p4 <= currMetaData_myPort_V(15 downto 8);
    tmp_fu_518_p3 <= txthMetaData_dout(96 downto 96);
    tmp_i_nbreadreq_fu_176_p3 <= (0=>(txthMetaData_empty_n), others=>'-');
    trunc_ln144_fu_460_p1 <= txthMetaData_dout(32 - 1 downto 0);
    trunc_ln674_1_fu_639_p1 <= currMetaData_myIP_V(8 - 1 downto 0);
    trunc_ln674_2_fu_677_p1 <= currMetaData_theirIP_V(8 - 1 downto 0);
    trunc_ln674_3_fu_695_p1 <= currMetaData_myPort_V(8 - 1 downto 0);
    trunc_ln674_4_fu_713_p1 <= currMetaData_theirPort_V(8 - 1 downto 0);
    trunc_ln674_5_fu_731_p1 <= udp_len_V(8 - 1 downto 0);
    trunc_ln674_6_fu_396_p1 <= agmdDataOut_dout(288 - 1 downto 0);
    trunc_ln674_7_fu_336_p1 <= prevWord_data_V(224 - 1 downto 0);
    trunc_ln674_8_fu_340_p1 <= prevWord_keep_V(28 - 1 downto 0);
    trunc_ln674_9_fu_344_p1 <= agmdDataOut_dout(288 - 1 downto 0);
    trunc_ln674_fu_601_p1 <= ip_len_V(8 - 1 downto 0);

    txUdpDataOut_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ute_state_load_reg_788_pp0_iter1_reg, ap_predicate_op136_write_state3, ap_predicate_op138_write_state3, ap_block_pp0_stage0, txUdpDataOut_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ute_state_load_reg_788_pp0_iter1_reg = ap_const_lv3_3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ute_state_load_reg_788 = ap_const_lv3_3)))) then 
            txUdpDataOut_TDATA_blk_n <= txUdpDataOut_TREADY_int_regslice;
        else 
            txUdpDataOut_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txUdpDataOut_TDATA_int_regslice_assign_proc : process(ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, zext_ln414_fu_564_p1, p_Result_12_fu_572_p3, p_Result_10_fu_735_p21, ap_condition_358)
    begin
        if ((ap_const_boolean_1 = ap_condition_358)) then
            if ((ap_predicate_op133_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TDATA_int_regslice <= p_Result_10_fu_735_p21;
            elsif ((ap_predicate_op107_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TDATA_int_regslice <= p_Result_12_fu_572_p3;
            elsif ((ute_state_load_reg_788 = ap_const_lv3_3)) then 
                txUdpDataOut_TDATA_int_regslice <= zext_ln414_fu_564_p1;
            else 
                txUdpDataOut_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txUdpDataOut_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txUdpDataOut_TKEEP_int_regslice_assign_proc : process(ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, zext_ln414_1_fu_568_p1, p_Result_13_fu_579_p3, p_Result_11_fu_779_p3, ap_condition_358)
    begin
        if ((ap_const_boolean_1 = ap_condition_358)) then
            if ((ap_predicate_op133_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TKEEP_int_regslice <= p_Result_11_fu_779_p3;
            elsif ((ap_predicate_op107_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TKEEP_int_regslice <= p_Result_13_fu_579_p3;
            elsif ((ute_state_load_reg_788 = ap_const_lv3_3)) then 
                txUdpDataOut_TKEEP_int_regslice <= zext_ln414_1_fu_568_p1;
            else 
                txUdpDataOut_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txUdpDataOut_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txUdpDataOut_TLAST_int_regslice_assign_proc : process(ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222, ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241, ap_condition_358)
    begin
        if ((ap_const_boolean_1 = ap_condition_358)) then
            if ((ap_predicate_op133_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TLAST_int_regslice <= ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241;
            elsif ((ap_predicate_op107_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TLAST_int_regslice <= ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222;
            elsif ((ute_state_load_reg_788 = ap_const_lv3_3)) then 
                txUdpDataOut_TLAST_int_regslice <= ap_const_lv1_1;
            else 
                txUdpDataOut_TLAST_int_regslice <= "X";
            end if;
        else 
            txUdpDataOut_TLAST_int_regslice <= "X";
        end if; 
    end process;

    txUdpDataOut_TVALID <= regslice_both_txUdpDataOut_V_data_V_U_vld_out;

    txUdpDataOut_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ute_state_load_reg_788, ap_predicate_op107_write_state2, ap_predicate_op133_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op133_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op107_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ute_state_load_reg_788 = ap_const_lv3_3)))) then 
            txUdpDataOut_TVALID_int_regslice <= ap_const_logic_1;
        else 
            txUdpDataOut_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    txthMetaData_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txthMetaData_empty_n, ap_predicate_op82_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op82_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txthMetaData_blk_n <= txthMetaData_empty_n;
        else 
            txthMetaData_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txthMetaData_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op82_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op82_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txthMetaData_read <= ap_const_logic_1;
        else 
            txthMetaData_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln414_1_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_reg_797),64));
    zext_ln414_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_reg_792),512));
end behav;
