{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556139218164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556139218171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 16:53:37 2019 " "Processing started: Wed Apr 24 16:53:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556139218171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139218171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab -c Lab " "Command: quartus_sta Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139218171 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139218351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139219527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139219596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139219596 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab.sdc " "Synopsys Design Constraints File file not found: 'Lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock slow_clock " "create_clock -period 1.000 -name slow_clock slow_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556139220551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "create_clock -period 1.000 -name ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556139220551 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220551 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datab  to: combout " "Cell: alu_main\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datae  to: combout " "Cell: alu_main\|Mux32~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: dataa  to: combout " "Cell: control\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataa  to: combout " "Cell: control\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139220566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139220576 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139220578 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139220593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556139221067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.720 " "Worst-case setup slack is -18.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.720            -565.910 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -18.720            -565.910 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.667           -6268.164 slow_clock  " "   -8.667           -6268.164 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.654 " "Worst-case hold slack is -3.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654             -68.474 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.654             -68.474 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483            -696.822 slow_clock  " "   -3.483            -696.822 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1425.915 slow_clock  " "   -3.166           -1425.915 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446            -535.815 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.446            -535.815 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139221170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139221319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139221377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139230995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datab  to: combout " "Cell: alu_main\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datae  to: combout " "Cell: alu_main\|Mux32~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: dataa  to: combout " "Cell: control\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataa  to: combout " "Cell: control\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139231348 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556139231491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.649 " "Worst-case setup slack is -18.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.649            -569.571 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -18.649            -569.571 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.999           -6092.070 slow_clock  " "   -8.999           -6092.070 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.973 " "Worst-case hold slack is -3.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973             -75.642 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.973             -75.642 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.578            -921.725 slow_clock  " "   -3.578            -921.725 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1330.084 slow_clock  " "   -3.166           -1330.084 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487            -570.657 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.487            -570.657 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139231586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139231586 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139231723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139232037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datab  to: combout " "Cell: alu_main\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datae  to: combout " "Cell: alu_main\|Mux32~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: dataa  to: combout " "Cell: control\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataa  to: combout " "Cell: control\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139240461 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556139240535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.805 " "Worst-case setup slack is -8.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.805            -265.292 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -8.805            -265.292 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060           -2655.350 slow_clock  " "   -4.060           -2655.350 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.725 " "Worst-case hold slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -33.096 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.725             -33.096 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416            -457.791 slow_clock  " "   -1.416            -457.791 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -80.819 slow_clock  " "   -2.174             -80.819 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187            -170.399 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.187            -170.399 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139240633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139240633 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556139240772 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datab  to: combout " "Cell: alu_main\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datae  to: combout " "Cell: alu_main\|Mux32~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout " "Cell: control\|ALUControl\[2\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: dataa  to: combout " "Cell: control\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataa  to: combout " "Cell: control\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556139241072 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556139241132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.913 " "Worst-case setup slack is -7.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.913            -239.350 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -7.913            -239.350 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.611           -2167.125 slow_clock  " "   -3.611           -2167.125 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.622 " "Worst-case hold slack is -1.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.622             -30.980 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.622             -30.980 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361            -551.326 slow_clock  " "   -1.361            -551.326 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -104.567 slow_clock  " "   -2.174            -104.567 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.954            -143.070 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -0.954            -143.070 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556139241243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139241243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139245281 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139245299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5431 " "Peak virtual memory: 5431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556139245481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 16:54:05 2019 " "Processing ended: Wed Apr 24 16:54:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556139245481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556139245481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556139245481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556139245481 ""}
