# reprogrammable-digital-systems
The purpose of this project was to design an accelarator using C and design tools from Xilinx, like the Vivado High level Synthesis for the inner design of the Accelarator and the SDSoC to design the transfer of the data in Zynq-7000.
