ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemClock_Config,"ax",%progbits
  16              		.align	1
  17              		.global	SystemClock_Config
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemClock_Config:
  25              	.LFB41:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Firmware for the pump board v1 (v2 tbr)
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.</center></h2>
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****  * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****  * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****  *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****  *
  17:Core/Src/main.c ****  ******************************************************************************
  18:Core/Src/main.c ****  */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "can.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** CAN_TxHeaderTypeDef Txheader;
  48:Core/Src/main.c **** CAN_RxHeaderTypeDef Rxheader;
  49:Core/Src/main.c **** uint32_t Txmailbox;
  50:Core/Src/main.c **** uint8_t Rxmsg[8];
  51:Core/Src/main.c **** uint8_t Txmsg[8];
  52:Core/Src/main.c **** uint8_t msg[8];
  53:Core/Src/main.c **** CAN_FilterTypeDef filter;
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** void conf_filter(void);
  60:Core/Src/main.c **** void TogglePump(uint16_t pin,uint16_t state);
  61:Core/Src/main.c **** void ToggleValve(uint16_t pin,uint16_t state);
  62:Core/Src/main.c **** void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan);
  63:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan);
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 3


  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_CAN_Init();
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 101:Core/Src/main.c ****   conf_filter();
 102:Core/Src/main.c ****   /* USER CODE END 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Infinite loop */
 105:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 106:Core/Src/main.c **** 	while (1)
 107:Core/Src/main.c **** 	{
 108:Core/Src/main.c **** 	//Waiting for interruption on the Canbus
 109:Core/Src/main.c ****     /* USER CODE END WHILE */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c **** 	}
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief System Clock Configuration
 118:Core/Src/main.c ****   * @retval None
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** void SystemClock_Config(void)
 121:Core/Src/main.c **** {
  27              		.loc 1 121 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 72
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 93B0     		sub	sp, sp, #76
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 88
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  40              		.loc 1 122 3 view .LVU1
  41              		.loc 1 122 22 is_stmt 0 view .LVU2
  42 0004 1C22     		movs	r2, #28
  43 0006 0021     		movs	r1, #0
  44 0008 07A8     		add	r0, sp, #28
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 123 3 is_stmt 1 view .LVU3
  48              		.loc 1 123 22 is_stmt 0 view .LVU4
  49 000e 1022     		movs	r2, #16
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 4


  50 0010 0021     		movs	r1, #0
  51 0012 01A8     		add	r0, sp, #4
  52 0014 FFF7FEFF 		bl	memset
  53              	.LVL1:
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 126:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  54              		.loc 1 128 3 is_stmt 1 view .LVU5
  55              		.loc 1 128 36 is_stmt 0 view .LVU6
  56 0018 0123     		movs	r3, #1
  57 001a 0593     		str	r3, [sp, #20]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  58              		.loc 1 129 3 is_stmt 1 view .LVU7
  59              		.loc 1 129 30 is_stmt 0 view .LVU8
  60 001c 0693     		str	r3, [sp, #24]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  61              		.loc 1 130 3 is_stmt 1 view .LVU9
  62              		.loc 1 130 34 is_stmt 0 view .LVU10
  63 001e 0225     		movs	r5, #2
  64 0020 0E95     		str	r5, [sp, #56]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  65              		.loc 1 131 3 is_stmt 1 view .LVU11
  66              		.loc 1 131 35 is_stmt 0 view .LVU12
  67 0022 8023     		movs	r3, #128
  68 0024 5B02     		lsls	r3, r3, #9
  69 0026 0F93     		str	r3, [sp, #60]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
  70              		.loc 1 132 3 is_stmt 1 view .LVU13
  71              		.loc 1 132 32 is_stmt 0 view .LVU14
  72 0028 8023     		movs	r3, #128
  73 002a 5B03     		lsls	r3, r3, #13
  74 002c 1093     		str	r3, [sp, #64]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  75              		.loc 1 133 3 is_stmt 1 view .LVU15
  76              		.loc 1 133 32 is_stmt 0 view .LVU16
  77 002e 0024     		movs	r4, #0
  78 0030 1194     		str	r4, [sp, #68]
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  79              		.loc 1 134 3 is_stmt 1 view .LVU17
  80              		.loc 1 134 7 is_stmt 0 view .LVU18
  81 0032 05A8     		add	r0, sp, #20
  82 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
  83              	.LVL2:
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  84              		.loc 1 140 3 is_stmt 1 view .LVU19
  85              		.loc 1 140 31 is_stmt 0 view .LVU20
  86 0038 0723     		movs	r3, #7
  87 003a 0193     		str	r3, [sp, #4]
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 5


  88              		.loc 1 142 3 is_stmt 1 view .LVU21
  89              		.loc 1 142 34 is_stmt 0 view .LVU22
  90 003c 0295     		str	r5, [sp, #8]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  91              		.loc 1 143 3 is_stmt 1 view .LVU23
  92              		.loc 1 143 35 is_stmt 0 view .LVU24
  93 003e 0394     		str	r4, [sp, #12]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  94              		.loc 1 144 3 is_stmt 1 view .LVU25
  95              		.loc 1 144 36 is_stmt 0 view .LVU26
  96 0040 0494     		str	r4, [sp, #16]
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
  97              		.loc 1 146 3 is_stmt 1 view .LVU27
  98              		.loc 1 146 7 is_stmt 0 view .LVU28
  99 0042 0121     		movs	r1, #1
 100 0044 01A8     		add	r0, sp, #4
 101 0046 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 102              	.LVL3:
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** }
 103              		.loc 1 150 1 view .LVU29
 104 004a 13B0     		add	sp, sp, #76
 105              		@ sp needed
 106 004c 30BD     		pop	{r4, r5, pc}
 107              		.cfi_endproc
 108              	.LFE41:
 110              		.section	.text.TogglePump,"ax",%progbits
 111              		.align	1
 112              		.global	TogglePump
 113              		.syntax unified
 114              		.code	16
 115              		.thumb_func
 116              		.fpu softvfp
 118              	TogglePump:
 119              	.LVL4:
 120              	.LFB42:
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 153:Core/Src/main.c **** void TogglePump(uint16_t pin, uint16_t state){
 121              		.loc 1 153 46 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		.loc 1 153 46 is_stmt 0 view .LVU31
 126 0000 10B5     		push	{r4, lr}
 127              	.LCFI2:
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 4, -8
 130              		.cfi_offset 14, -4
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** 	switch(state){
 131              		.loc 1 155 2 is_stmt 1 view .LVU32
 132 0002 3029     		cmp	r1, #48
 133 0004 11D0     		beq	.L12
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 6


 134 0006 3129     		cmp	r1, #49
 135 0008 00D1     		bne	.L3
 156:Core/Src/main.c **** 	case '0':
 157:Core/Src/main.c **** 		state = GPIO_PIN_RESET;
 158:Core/Src/main.c **** 		break;
 159:Core/Src/main.c **** 	case '1':
 160:Core/Src/main.c **** 		state = GPIO_PIN_SET;
 136              		.loc 1 160 9 is_stmt 0 view .LVU33
 137 000a 3039     		subs	r1, r1, #48
 138              	.LVL5:
 139              	.L3:
 161:Core/Src/main.c **** 		break;
 162:Core/Src/main.c **** 	}
 163:Core/Src/main.c **** 	Txmsg[0]='R';
 140              		.loc 1 163 2 is_stmt 1 view .LVU34
 141              		.loc 1 163 10 is_stmt 0 view .LVU35
 142 000c 334B     		ldr	r3, .L13
 143 000e 5222     		movs	r2, #82
 144 0010 1A70     		strb	r2, [r3]
 164:Core/Src/main.c **** 	Txmsg[1]='p';
 145              		.loc 1 164 2 is_stmt 1 view .LVU36
 146              		.loc 1 164 10 is_stmt 0 view .LVU37
 147 0012 1E32     		adds	r2, r2, #30
 148 0014 5A70     		strb	r2, [r3, #1]
 165:Core/Src/main.c **** 	Txmsg[2]='b';
 149              		.loc 1 165 2 is_stmt 1 view .LVU38
 150              		.loc 1 165 10 is_stmt 0 view .LVU39
 151 0016 0E3A     		subs	r2, r2, #14
 152 0018 9A70     		strb	r2, [r3, #2]
 166:Core/Src/main.c **** 	switch (pin)
 153              		.loc 1 166 2 is_stmt 1 view .LVU40
 154 001a 3038     		subs	r0, r0, #48
 155              	.LVL6:
 156              		.loc 1 166 2 is_stmt 0 view .LVU41
 157 001c 83B2     		uxth	r3, r0
 158 001e 052B     		cmp	r3, #5
 159 0020 0ED8     		bhi	.L2
 160 0022 9800     		lsls	r0, r3, #2
 161 0024 2E4B     		ldr	r3, .L13+4
 162 0026 1B58     		ldr	r3, [r3, r0]
 163 0028 9F46     		mov	pc, r3
 164              		.section	.rodata.TogglePump,"a",%progbits
 165              		.align	2
 166              	.L6:
 167 0000 2E000000 		.word	.L11
 168 0004 42000000 		.word	.L10
 169 0008 62000000 		.word	.L9
 170 000c 82000000 		.word	.L8
 171 0010 A0000000 		.word	.L7
 172 0014 BE000000 		.word	.L5
 173              		.section	.text.TogglePump
 174              	.LVL7:
 175              	.L12:
 157:Core/Src/main.c **** 		break;
 176              		.loc 1 157 9 view .LVU42
 177 002a 0021     		movs	r1, #0
 178              	.LVL8:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 7


 157:Core/Src/main.c **** 		break;
 179              		.loc 1 157 9 view .LVU43
 180 002c EEE7     		b	.L3
 181              	.LVL9:
 182              	.L11:
 167:Core/Src/main.c **** 	{
 168:Core/Src/main.c **** 	case '0':
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** 		HAL_GPIO_WritePin(P1_GPIO_Port, P1_Pin, state);
 183              		.loc 1 170 3 is_stmt 1 view .LVU44
 184 002e CAB2     		uxtb	r2, r1
 185 0030 9020     		movs	r0, #144
 186 0032 0821     		movs	r1, #8
 187              	.LVL10:
 188              		.loc 1 170 3 is_stmt 0 view .LVU45
 189 0034 C005     		lsls	r0, r0, #23
 190 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 191              	.LVL11:
 171:Core/Src/main.c **** 		HAL_Delay(250);
 192              		.loc 1 171 3 is_stmt 1 view .LVU46
 193 003a FA20     		movs	r0, #250
 194 003c FFF7FEFF 		bl	HAL_Delay
 195              	.LVL12:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** 		break;
 196              		.loc 1 173 3 view .LVU47
 197              	.L2:
 174:Core/Src/main.c **** 	case '1':
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** 		HAL_GPIO_WritePin(P2_GPIO_Port, P2_Pin, state);
 177:Core/Src/main.c **** 		HAL_Delay(250);
 178:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 179:Core/Src/main.c **** 		break;
 180:Core/Src/main.c **** 	case '2':
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** 		HAL_GPIO_WritePin(P3_GPIO_Port, P3_Pin, state);
 183:Core/Src/main.c **** 		HAL_Delay(250);
 184:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 185:Core/Src/main.c **** 		break;
 186:Core/Src/main.c **** 	case '3':
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** 		HAL_GPIO_WritePin(P4_GPIO_Port, P4_Pin, state);
 189:Core/Src/main.c **** 		HAL_Delay(250);
 190:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 191:Core/Src/main.c **** 		break;
 192:Core/Src/main.c **** 	case '4':
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** 		HAL_GPIO_WritePin(P5_GPIO_Port, P5_Pin, state);
 195:Core/Src/main.c **** 		HAL_Delay(250);
 196:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 197:Core/Src/main.c **** 		break;
 198:Core/Src/main.c **** 	case '5':
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** 		HAL_GPIO_WritePin(P6_GPIO_Port, P6_Pin, state);
 201:Core/Src/main.c **** 		HAL_Delay(250);
 202:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 203:Core/Src/main.c **** 		break;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 8


 204:Core/Src/main.c **** 	}
 205:Core/Src/main.c **** 	
 206:Core/Src/main.c **** }
 198              		.loc 1 206 1 is_stmt 0 view .LVU48
 199              		@ sp needed
 200 0040 10BD     		pop	{r4, pc}
 201              	.LVL13:
 202              	.L10:
 176:Core/Src/main.c **** 		HAL_Delay(250);
 203              		.loc 1 176 3 is_stmt 1 view .LVU49
 204 0042 CAB2     		uxtb	r2, r1
 205 0044 9020     		movs	r0, #144
 206 0046 2021     		movs	r1, #32
 207              	.LVL14:
 176:Core/Src/main.c **** 		HAL_Delay(250);
 208              		.loc 1 176 3 is_stmt 0 view .LVU50
 209 0048 C005     		lsls	r0, r0, #23
 210 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 211              	.LVL15:
 177:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 212              		.loc 1 177 3 is_stmt 1 view .LVU51
 213 004e FA20     		movs	r0, #250
 214 0050 FFF7FEFF 		bl	HAL_Delay
 215              	.LVL16:
 178:Core/Src/main.c **** 		break;
 216              		.loc 1 178 3 view .LVU52
 217 0054 234B     		ldr	r3, .L13+8
 218 0056 214A     		ldr	r2, .L13
 219 0058 2349     		ldr	r1, .L13+12
 220 005a 2448     		ldr	r0, .L13+16
 221 005c FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 222              	.LVL17:
 179:Core/Src/main.c **** 	case '2':
 223              		.loc 1 179 3 view .LVU53
 224 0060 EEE7     		b	.L2
 225              	.LVL18:
 226              	.L9:
 182:Core/Src/main.c **** 		HAL_Delay(250);
 227              		.loc 1 182 3 view .LVU54
 228 0062 CAB2     		uxtb	r2, r1
 229 0064 9020     		movs	r0, #144
 230 0066 8021     		movs	r1, #128
 231              	.LVL19:
 182:Core/Src/main.c **** 		HAL_Delay(250);
 232              		.loc 1 182 3 is_stmt 0 view .LVU55
 233 0068 C005     		lsls	r0, r0, #23
 234 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 235              	.LVL20:
 183:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 236              		.loc 1 183 3 is_stmt 1 view .LVU56
 237 006e FA20     		movs	r0, #250
 238 0070 FFF7FEFF 		bl	HAL_Delay
 239              	.LVL21:
 184:Core/Src/main.c **** 		break;
 240              		.loc 1 184 3 view .LVU57
 241 0074 1B4B     		ldr	r3, .L13+8
 242 0076 194A     		ldr	r2, .L13
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 9


 243 0078 1B49     		ldr	r1, .L13+12
 244 007a 1C48     		ldr	r0, .L13+16
 245 007c FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 246              	.LVL22:
 185:Core/Src/main.c **** 	case '3':
 247              		.loc 1 185 3 view .LVU58
 248 0080 DEE7     		b	.L2
 249              	.LVL23:
 250              	.L8:
 188:Core/Src/main.c **** 		HAL_Delay(250);
 251              		.loc 1 188 3 view .LVU59
 252 0082 CAB2     		uxtb	r2, r1
 253 0084 8021     		movs	r1, #128
 254              	.LVL24:
 188:Core/Src/main.c **** 		HAL_Delay(250);
 255              		.loc 1 188 3 is_stmt 0 view .LVU60
 256 0086 1A48     		ldr	r0, .L13+20
 257 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 258              	.LVL25:
 189:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 259              		.loc 1 189 3 is_stmt 1 view .LVU61
 260 008c FA20     		movs	r0, #250
 261 008e FFF7FEFF 		bl	HAL_Delay
 262              	.LVL26:
 190:Core/Src/main.c **** 		break;
 263              		.loc 1 190 3 view .LVU62
 264 0092 144B     		ldr	r3, .L13+8
 265 0094 114A     		ldr	r2, .L13
 266 0096 1449     		ldr	r1, .L13+12
 267 0098 1448     		ldr	r0, .L13+16
 268 009a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 269              	.LVL27:
 191:Core/Src/main.c **** 	case '4':
 270              		.loc 1 191 3 view .LVU63
 271 009e CFE7     		b	.L2
 272              	.LVL28:
 273              	.L7:
 194:Core/Src/main.c **** 		HAL_Delay(250);
 274              		.loc 1 194 3 view .LVU64
 275 00a0 CAB2     		uxtb	r2, r1
 276 00a2 2021     		movs	r1, #32
 277              	.LVL29:
 194:Core/Src/main.c **** 		HAL_Delay(250);
 278              		.loc 1 194 3 is_stmt 0 view .LVU65
 279 00a4 1248     		ldr	r0, .L13+20
 280 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 281              	.LVL30:
 195:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 282              		.loc 1 195 3 is_stmt 1 view .LVU66
 283 00aa FA20     		movs	r0, #250
 284 00ac FFF7FEFF 		bl	HAL_Delay
 285              	.LVL31:
 196:Core/Src/main.c **** 		break;
 286              		.loc 1 196 3 view .LVU67
 287 00b0 0C4B     		ldr	r3, .L13+8
 288 00b2 0A4A     		ldr	r2, .L13
 289 00b4 0C49     		ldr	r1, .L13+12
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 10


 290 00b6 0D48     		ldr	r0, .L13+16
 291 00b8 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 292              	.LVL32:
 197:Core/Src/main.c **** 	case '5':
 293              		.loc 1 197 3 view .LVU68
 294 00bc C0E7     		b	.L2
 295              	.LVL33:
 296              	.L5:
 200:Core/Src/main.c **** 		HAL_Delay(250);
 297              		.loc 1 200 3 view .LVU69
 298 00be CAB2     		uxtb	r2, r1
 299 00c0 0821     		movs	r1, #8
 300              	.LVL34:
 200:Core/Src/main.c **** 		HAL_Delay(250);
 301              		.loc 1 200 3 is_stmt 0 view .LVU70
 302 00c2 0B48     		ldr	r0, .L13+20
 303 00c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 304              	.LVL35:
 201:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 305              		.loc 1 201 3 is_stmt 1 view .LVU71
 306 00c8 FA20     		movs	r0, #250
 307 00ca FFF7FEFF 		bl	HAL_Delay
 308              	.LVL36:
 202:Core/Src/main.c **** 		break;
 309              		.loc 1 202 3 view .LVU72
 310 00ce 054B     		ldr	r3, .L13+8
 311 00d0 024A     		ldr	r2, .L13
 312 00d2 0549     		ldr	r1, .L13+12
 313 00d4 0548     		ldr	r0, .L13+16
 314 00d6 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 315              	.LVL37:
 203:Core/Src/main.c **** 	}
 316              		.loc 1 203 3 view .LVU73
 317              		.loc 1 206 1 is_stmt 0 view .LVU74
 318 00da B1E7     		b	.L2
 319              	.L14:
 320              		.align	2
 321              	.L13:
 322 00dc 00000000 		.word	Txmsg
 323 00e0 00000000 		.word	.L6
 324 00e4 00000000 		.word	Txmailbox
 325 00e8 00000000 		.word	Txheader
 326 00ec 00000000 		.word	hcan
 327 00f0 00040048 		.word	1207960576
 328              		.cfi_endproc
 329              	.LFE42:
 331              		.section	.text.ToggleValve,"ax",%progbits
 332              		.align	1
 333              		.global	ToggleValve
 334              		.syntax unified
 335              		.code	16
 336              		.thumb_func
 337              		.fpu softvfp
 339              	ToggleValve:
 340              	.LVL38:
 341              	.LFB43:
 207:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 11


 208:Core/Src/main.c **** void ToggleValve(uint16_t pin, uint16_t state){
 342              		.loc 1 208 47 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		.loc 1 208 47 is_stmt 0 view .LVU76
 347 0000 10B5     		push	{r4, lr}
 348              	.LCFI3:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 4, -8
 351              		.cfi_offset 14, -4
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** 	switch(state){
 352              		.loc 1 210 2 is_stmt 1 view .LVU77
 353 0002 3029     		cmp	r1, #48
 354 0004 0AD0     		beq	.L25
 355 0006 3129     		cmp	r1, #49
 356 0008 00D1     		bne	.L16
 211:Core/Src/main.c **** 	case '0':
 212:Core/Src/main.c **** 		state = GPIO_PIN_RESET;
 213:Core/Src/main.c **** 		break;
 214:Core/Src/main.c **** 	case '1':
 215:Core/Src/main.c **** 		state = GPIO_PIN_SET;
 357              		.loc 1 215 9 is_stmt 0 view .LVU78
 358 000a 3039     		subs	r1, r1, #48
 359              	.LVL39:
 360              	.L16:
 216:Core/Src/main.c **** 		break;
 217:Core/Src/main.c **** 	}
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** 	switch (pin)
 361              		.loc 1 219 2 is_stmt 1 view .LVU79
 362 000c 3038     		subs	r0, r0, #48
 363              	.LVL40:
 364              		.loc 1 219 2 is_stmt 0 view .LVU80
 365 000e 83B2     		uxth	r3, r0
 366 0010 052B     		cmp	r3, #5
 367 0012 14D8     		bhi	.L15
 368 0014 9800     		lsls	r0, r3, #2
 369 0016 314B     		ldr	r3, .L26
 370 0018 1B58     		ldr	r3, [r3, r0]
 371 001a 9F46     		mov	pc, r3
 372              		.section	.rodata.ToggleValve,"a",%progbits
 373              		.align	2
 374              	.L19:
 375 0000 20000000 		.word	.L24
 376 0004 40000000 		.word	.L23
 377 0008 60000000 		.word	.L22
 378 000c 7E000000 		.word	.L21
 379 0010 9C000000 		.word	.L20
 380 0014 BA000000 		.word	.L18
 381              		.section	.text.ToggleValve
 382              	.LVL41:
 383              	.L25:
 212:Core/Src/main.c **** 		break;
 384              		.loc 1 212 9 view .LVU81
 385 001c 0021     		movs	r1, #0
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 12


 386              	.LVL42:
 212:Core/Src/main.c **** 		break;
 387              		.loc 1 212 9 view .LVU82
 388 001e F5E7     		b	.L16
 389              	.LVL43:
 390              	.L24:
 220:Core/Src/main.c **** 	{
 221:Core/Src/main.c **** 	case '0':
 222:Core/Src/main.c **** 		HAL_GPIO_WritePin(V1_GPIO_Port, V1_Pin, state);
 391              		.loc 1 222 3 is_stmt 1 view .LVU83
 392 0020 CAB2     		uxtb	r2, r1
 393 0022 9020     		movs	r0, #144
 394 0024 1021     		movs	r1, #16
 395              	.LVL44:
 396              		.loc 1 222 3 is_stmt 0 view .LVU84
 397 0026 C005     		lsls	r0, r0, #23
 398 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 399              	.LVL45:
 223:Core/Src/main.c **** 		HAL_Delay(250);
 400              		.loc 1 223 3 is_stmt 1 view .LVU85
 401 002c FA20     		movs	r0, #250
 402 002e FFF7FEFF 		bl	HAL_Delay
 403              	.LVL46:
 224:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 404              		.loc 1 224 3 view .LVU86
 405 0032 2B4B     		ldr	r3, .L26+4
 406 0034 2B4A     		ldr	r2, .L26+8
 407 0036 2C49     		ldr	r1, .L26+12
 408 0038 2C48     		ldr	r0, .L26+16
 409 003a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 410              	.LVL47:
 225:Core/Src/main.c **** 		break;
 411              		.loc 1 225 3 view .LVU87
 412              	.L15:
 226:Core/Src/main.c **** 	case '1':
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** 		HAL_GPIO_WritePin(V2_GPIO_Port, V2_Pin, state);
 229:Core/Src/main.c **** 		HAL_Delay(250);
 230:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 231:Core/Src/main.c **** 		break;
 232:Core/Src/main.c **** 	case '2':
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** 		HAL_GPIO_WritePin(V3_GPIO_Port, V3_Pin, state);
 235:Core/Src/main.c **** 		HAL_Delay(250);
 236:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 237:Core/Src/main.c **** 		break;
 238:Core/Src/main.c **** 	case '3':
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** 		HAL_GPIO_WritePin(V4_GPIO_Port, V4_Pin, state);
 241:Core/Src/main.c **** 		HAL_Delay(250);
 242:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 243:Core/Src/main.c **** 		break;
 244:Core/Src/main.c **** 	case '4':
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** 		HAL_GPIO_WritePin(V5_GPIO_Port, V5_Pin, state);
 247:Core/Src/main.c **** 		HAL_Delay(250);
 248:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 13


 249:Core/Src/main.c **** 		break;
 250:Core/Src/main.c **** 	case '5':
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** 		HAL_GPIO_WritePin(V6_GPIO_Port, V6_Pin, state);
 253:Core/Src/main.c **** 		HAL_Delay(250);
 254:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 255:Core/Src/main.c **** 		break;
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** 	}
 258:Core/Src/main.c **** 	
 259:Core/Src/main.c **** }
 413              		.loc 1 259 1 is_stmt 0 view .LVU88
 414              		@ sp needed
 415 003e 10BD     		pop	{r4, pc}
 416              	.LVL48:
 417              	.L23:
 228:Core/Src/main.c **** 		HAL_Delay(250);
 418              		.loc 1 228 3 is_stmt 1 view .LVU89
 419 0040 CAB2     		uxtb	r2, r1
 420 0042 9020     		movs	r0, #144
 421 0044 4021     		movs	r1, #64
 422              	.LVL49:
 228:Core/Src/main.c **** 		HAL_Delay(250);
 423              		.loc 1 228 3 is_stmt 0 view .LVU90
 424 0046 C005     		lsls	r0, r0, #23
 425 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 426              	.LVL50:
 229:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 427              		.loc 1 229 3 is_stmt 1 view .LVU91
 428 004c FA20     		movs	r0, #250
 429 004e FFF7FEFF 		bl	HAL_Delay
 430              	.LVL51:
 230:Core/Src/main.c **** 		break;
 431              		.loc 1 230 3 view .LVU92
 432 0052 234B     		ldr	r3, .L26+4
 433 0054 234A     		ldr	r2, .L26+8
 434 0056 2449     		ldr	r1, .L26+12
 435 0058 2448     		ldr	r0, .L26+16
 436 005a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 437              	.LVL52:
 231:Core/Src/main.c **** 	case '2':
 438              		.loc 1 231 3 view .LVU93
 439 005e EEE7     		b	.L15
 440              	.LVL53:
 441              	.L22:
 234:Core/Src/main.c **** 		HAL_Delay(250);
 442              		.loc 1 234 3 view .LVU94
 443 0060 CAB2     		uxtb	r2, r1
 444 0062 0121     		movs	r1, #1
 445              	.LVL54:
 234:Core/Src/main.c **** 		HAL_Delay(250);
 446              		.loc 1 234 3 is_stmt 0 view .LVU95
 447 0064 2248     		ldr	r0, .L26+20
 448 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 449              	.LVL55:
 235:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 450              		.loc 1 235 3 is_stmt 1 view .LVU96
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 14


 451 006a FA20     		movs	r0, #250
 452 006c FFF7FEFF 		bl	HAL_Delay
 453              	.LVL56:
 236:Core/Src/main.c **** 		break;
 454              		.loc 1 236 3 view .LVU97
 455 0070 1B4B     		ldr	r3, .L26+4
 456 0072 1C4A     		ldr	r2, .L26+8
 457 0074 1C49     		ldr	r1, .L26+12
 458 0076 1D48     		ldr	r0, .L26+16
 459 0078 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 460              	.LVL57:
 237:Core/Src/main.c **** 	case '3':
 461              		.loc 1 237 3 view .LVU98
 462 007c DFE7     		b	.L15
 463              	.LVL58:
 464              	.L21:
 240:Core/Src/main.c **** 		HAL_Delay(250);
 465              		.loc 1 240 3 view .LVU99
 466 007e CAB2     		uxtb	r2, r1
 467 0080 4021     		movs	r1, #64
 468              	.LVL59:
 240:Core/Src/main.c **** 		HAL_Delay(250);
 469              		.loc 1 240 3 is_stmt 0 view .LVU100
 470 0082 1B48     		ldr	r0, .L26+20
 471 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 472              	.LVL60:
 241:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 473              		.loc 1 241 3 is_stmt 1 view .LVU101
 474 0088 FA20     		movs	r0, #250
 475 008a FFF7FEFF 		bl	HAL_Delay
 476              	.LVL61:
 242:Core/Src/main.c **** 		break;
 477              		.loc 1 242 3 view .LVU102
 478 008e 144B     		ldr	r3, .L26+4
 479 0090 144A     		ldr	r2, .L26+8
 480 0092 1549     		ldr	r1, .L26+12
 481 0094 1548     		ldr	r0, .L26+16
 482 0096 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 483              	.LVL62:
 243:Core/Src/main.c **** 	case '4':
 484              		.loc 1 243 3 view .LVU103
 485 009a D0E7     		b	.L15
 486              	.LVL63:
 487              	.L20:
 246:Core/Src/main.c **** 		HAL_Delay(250);
 488              		.loc 1 246 3 view .LVU104
 489 009c CAB2     		uxtb	r2, r1
 490 009e 1021     		movs	r1, #16
 491              	.LVL64:
 246:Core/Src/main.c **** 		HAL_Delay(250);
 492              		.loc 1 246 3 is_stmt 0 view .LVU105
 493 00a0 1348     		ldr	r0, .L26+20
 494 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 495              	.LVL65:
 247:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 496              		.loc 1 247 3 is_stmt 1 view .LVU106
 497 00a6 FA20     		movs	r0, #250
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 15


 498 00a8 FFF7FEFF 		bl	HAL_Delay
 499              	.LVL66:
 248:Core/Src/main.c **** 		break;
 500              		.loc 1 248 3 view .LVU107
 501 00ac 0C4B     		ldr	r3, .L26+4
 502 00ae 0D4A     		ldr	r2, .L26+8
 503 00b0 0D49     		ldr	r1, .L26+12
 504 00b2 0E48     		ldr	r0, .L26+16
 505 00b4 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 506              	.LVL67:
 249:Core/Src/main.c **** 	case '5':
 507              		.loc 1 249 3 view .LVU108
 508 00b8 C1E7     		b	.L15
 509              	.LVL68:
 510              	.L18:
 252:Core/Src/main.c **** 		HAL_Delay(250);
 511              		.loc 1 252 3 view .LVU109
 512 00ba CAB2     		uxtb	r2, r1
 513 00bc 8021     		movs	r1, #128
 514              	.LVL69:
 252:Core/Src/main.c **** 		HAL_Delay(250);
 515              		.loc 1 252 3 is_stmt 0 view .LVU110
 516 00be 9020     		movs	r0, #144
 517 00c0 0902     		lsls	r1, r1, #8
 518 00c2 C005     		lsls	r0, r0, #23
 519 00c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 520              	.LVL70:
 253:Core/Src/main.c **** 		HAL_CAN_AddTxMessage(&hcan,&Txheader, Txmsg, &Txmailbox);
 521              		.loc 1 253 3 is_stmt 1 view .LVU111
 522 00c8 FA20     		movs	r0, #250
 523 00ca FFF7FEFF 		bl	HAL_Delay
 524              	.LVL71:
 254:Core/Src/main.c **** 		break;
 525              		.loc 1 254 3 view .LVU112
 526 00ce 044B     		ldr	r3, .L26+4
 527 00d0 044A     		ldr	r2, .L26+8
 528 00d2 0549     		ldr	r1, .L26+12
 529 00d4 0548     		ldr	r0, .L26+16
 530 00d6 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 531              	.LVL72:
 255:Core/Src/main.c **** 
 532              		.loc 1 255 3 view .LVU113
 533              		.loc 1 259 1 is_stmt 0 view .LVU114
 534 00da B0E7     		b	.L15
 535              	.L27:
 536              		.align	2
 537              	.L26:
 538 00dc 00000000 		.word	.L19
 539 00e0 00000000 		.word	Txmailbox
 540 00e4 00000000 		.word	Txmsg
 541 00e8 00000000 		.word	Txheader
 542 00ec 00000000 		.word	hcan
 543 00f0 00040048 		.word	1207960576
 544              		.cfi_endproc
 545              	.LFE43:
 547              		.section	.text.HAL_CAN_RxFifo1MsgPendingCallback,"ax",%progbits
 548              		.align	1
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 16


 549              		.global	HAL_CAN_RxFifo1MsgPendingCallback
 550              		.syntax unified
 551              		.code	16
 552              		.thumb_func
 553              		.fpu softvfp
 555              	HAL_CAN_RxFifo1MsgPendingCallback:
 556              	.LVL73:
 557              	.LFB44:
 260:Core/Src/main.c **** void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan){
 558              		.loc 1 260 64 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		.loc 1 260 64 is_stmt 0 view .LVU116
 563 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 564              	.LCFI4:
 565              		.cfi_def_cfa_offset 24
 566              		.cfi_offset 3, -24
 567              		.cfi_offset 4, -20
 568              		.cfi_offset 5, -16
 569              		.cfi_offset 6, -12
 570              		.cfi_offset 7, -8
 571              		.cfi_offset 14, -4
 261:Core/Src/main.c **** 	HAL_CAN_GetRxMessage(hcan, CAN_FILTER_FIFO1, &Rxheader,Rxmsg);
 572              		.loc 1 261 2 is_stmt 1 view .LVU117
 573 0002 0E4C     		ldr	r4, .L33
 574 0004 2300     		movs	r3, r4
 575 0006 0E4A     		ldr	r2, .L33+4
 576 0008 0121     		movs	r1, #1
 577 000a FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 578              	.LVL74:
 262:Core/Src/main.c **** 	uint8_t msg[8];
 579              		.loc 1 262 2 view .LVU118
 263:Core/Src/main.c **** 	msg[0]=Rxmsg[0];
 580              		.loc 1 263 2 view .LVU119
 581              		.loc 1 263 14 is_stmt 0 view .LVU120
 582 000e 2578     		ldrb	r5, [r4]
 264:Core/Src/main.c **** 	msg[1]=Rxmsg[1];
 583              		.loc 1 264 2 is_stmt 1 view .LVU121
 584              		.loc 1 264 14 is_stmt 0 view .LVU122
 585 0010 6678     		ldrb	r6, [r4, #1]
 265:Core/Src/main.c **** 	msg[2]=Rxmsg[2];
 586              		.loc 1 265 2 is_stmt 1 view .LVU123
 587              		.loc 1 265 14 is_stmt 0 view .LVU124
 588 0012 A778     		ldrb	r7, [r4, #2]
 266:Core/Src/main.c **** 	msg[3]=Rxmsg[3];
 589              		.loc 1 266 2 is_stmt 1 view .LVU125
 590              		.loc 1 266 14 is_stmt 0 view .LVU126
 591 0014 E478     		ldrb	r4, [r4, #3]
 267:Core/Src/main.c **** 	msg[4]=Rxmsg[4];
 592              		.loc 1 267 2 is_stmt 1 view .LVU127
 268:Core/Src/main.c **** 	msg[5]=Rxmsg[5];
 593              		.loc 1 268 2 view .LVU128
 269:Core/Src/main.c **** 	msg[6]=Rxmsg[6];
 594              		.loc 1 269 2 view .LVU129
 270:Core/Src/main.c **** 	msg[7]=Rxmsg[7];
 595              		.loc 1 270 2 view .LVU130
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 17


 271:Core/Src/main.c **** 	if(msg[0]=='P'&&msg[1]=='b')
 596              		.loc 1 271 2 view .LVU131
 597              		.loc 1 271 4 is_stmt 0 view .LVU132
 598 0016 502D     		cmp	r5, #80
 599 0018 02D0     		beq	.L31
 600              	.L29:
 272:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 273:Core/Src/main.c **** 	if(msg[0]=='V'&&msg[1]=='b')
 601              		.loc 1 273 2 is_stmt 1 view .LVU133
 602              		.loc 1 273 4 is_stmt 0 view .LVU134
 603 001a 562D     		cmp	r5, #86
 604 001c 07D0     		beq	.L32
 605              	.L28:
 274:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** }
 606              		.loc 1 276 1 view .LVU135
 607              		@ sp needed
 608 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 609              	.L31:
 271:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 610              		.loc 1 271 16 discriminator 1 view .LVU136
 611 0020 622E     		cmp	r6, #98
 612 0022 FAD1     		bne	.L29
 272:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 613              		.loc 1 272 3 is_stmt 1 view .LVU137
 614 0024 A1B2     		uxth	r1, r4
 615 0026 B8B2     		uxth	r0, r7
 616 0028 FFF7FEFF 		bl	TogglePump
 617              	.LVL75:
 618 002c F5E7     		b	.L29
 619              	.L32:
 273:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 620              		.loc 1 273 16 is_stmt 0 discriminator 1 view .LVU138
 621 002e 622E     		cmp	r6, #98
 622 0030 F5D1     		bne	.L28
 274:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 623              		.loc 1 274 3 is_stmt 1 view .LVU139
 624 0032 A1B2     		uxth	r1, r4
 625 0034 B8B2     		uxth	r0, r7
 626 0036 FFF7FEFF 		bl	ToggleValve
 627              	.LVL76:
 628              		.loc 1 276 1 is_stmt 0 view .LVU140
 629 003a F0E7     		b	.L28
 630              	.L34:
 631              		.align	2
 632              	.L33:
 633 003c 00000000 		.word	Rxmsg
 634 0040 00000000 		.word	Rxheader
 635              		.cfi_endproc
 636              	.LFE44:
 638              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
 639              		.align	1
 640              		.global	HAL_CAN_RxFifo0MsgPendingCallback
 641              		.syntax unified
 642              		.code	16
 643              		.thumb_func
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 18


 644              		.fpu softvfp
 646              	HAL_CAN_RxFifo0MsgPendingCallback:
 647              	.LVL77:
 648              	.LFB45:
 277:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 649              		.loc 1 277 64 is_stmt 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              		.loc 1 277 64 is_stmt 0 view .LVU142
 654 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 655              	.LCFI5:
 656              		.cfi_def_cfa_offset 24
 657              		.cfi_offset 3, -24
 658              		.cfi_offset 4, -20
 659              		.cfi_offset 5, -16
 660              		.cfi_offset 6, -12
 661              		.cfi_offset 7, -8
 662              		.cfi_offset 14, -4
 278:Core/Src/main.c **** 	HAL_CAN_GetRxMessage(hcan, CAN_FILTER_FIFO0, &Rxheader,Rxmsg);
 663              		.loc 1 278 2 is_stmt 1 view .LVU143
 664 0002 0E4C     		ldr	r4, .L40
 665 0004 2300     		movs	r3, r4
 666 0006 0E4A     		ldr	r2, .L40+4
 667 0008 0021     		movs	r1, #0
 668 000a FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 669              	.LVL78:
 279:Core/Src/main.c **** 	uint8_t msg[8];
 670              		.loc 1 279 2 view .LVU144
 280:Core/Src/main.c **** 	msg[0]=Rxmsg[0];
 671              		.loc 1 280 2 view .LVU145
 672              		.loc 1 280 14 is_stmt 0 view .LVU146
 673 000e 2578     		ldrb	r5, [r4]
 281:Core/Src/main.c **** 	msg[1]=Rxmsg[1];
 674              		.loc 1 281 2 is_stmt 1 view .LVU147
 675              		.loc 1 281 14 is_stmt 0 view .LVU148
 676 0010 6678     		ldrb	r6, [r4, #1]
 282:Core/Src/main.c **** 	msg[2]=Rxmsg[2];
 677              		.loc 1 282 2 is_stmt 1 view .LVU149
 678              		.loc 1 282 14 is_stmt 0 view .LVU150
 679 0012 A778     		ldrb	r7, [r4, #2]
 283:Core/Src/main.c **** 	msg[3]=Rxmsg[3];
 680              		.loc 1 283 2 is_stmt 1 view .LVU151
 681              		.loc 1 283 14 is_stmt 0 view .LVU152
 682 0014 E478     		ldrb	r4, [r4, #3]
 284:Core/Src/main.c **** 	msg[4]=Rxmsg[4];
 683              		.loc 1 284 2 is_stmt 1 view .LVU153
 285:Core/Src/main.c **** 	msg[5]=Rxmsg[5];
 684              		.loc 1 285 2 view .LVU154
 286:Core/Src/main.c **** 	msg[6]=Rxmsg[6];
 685              		.loc 1 286 2 view .LVU155
 287:Core/Src/main.c **** 	msg[7]=Rxmsg[7];
 686              		.loc 1 287 2 view .LVU156
 288:Core/Src/main.c **** 	if(msg[0]=='P'&&msg[1]=='b')
 687              		.loc 1 288 2 view .LVU157
 688              		.loc 1 288 4 is_stmt 0 view .LVU158
 689 0016 502D     		cmp	r5, #80
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 19


 690 0018 02D0     		beq	.L38
 691              	.L36:
 289:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 290:Core/Src/main.c **** 	if(msg[0]=='V'&&msg[1]=='b')
 692              		.loc 1 290 2 is_stmt 1 view .LVU159
 693              		.loc 1 290 4 is_stmt 0 view .LVU160
 694 001a 562D     		cmp	r5, #86
 695 001c 07D0     		beq	.L39
 696              	.L35:
 291:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** }
 697              		.loc 1 293 1 view .LVU161
 698              		@ sp needed
 699 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 700              	.L38:
 288:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 701              		.loc 1 288 16 discriminator 1 view .LVU162
 702 0020 622E     		cmp	r6, #98
 703 0022 FAD1     		bne	.L36
 289:Core/Src/main.c **** 		TogglePump(msg[2],msg[3]);
 704              		.loc 1 289 3 is_stmt 1 view .LVU163
 705 0024 A1B2     		uxth	r1, r4
 706 0026 B8B2     		uxth	r0, r7
 707 0028 FFF7FEFF 		bl	TogglePump
 708              	.LVL79:
 709 002c F5E7     		b	.L36
 710              	.L39:
 290:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 711              		.loc 1 290 16 is_stmt 0 discriminator 1 view .LVU164
 712 002e 622E     		cmp	r6, #98
 713 0030 F5D1     		bne	.L35
 291:Core/Src/main.c **** 		ToggleValve(msg[2], msg[3]);
 714              		.loc 1 291 3 is_stmt 1 view .LVU165
 715 0032 A1B2     		uxth	r1, r4
 716 0034 B8B2     		uxth	r0, r7
 717 0036 FFF7FEFF 		bl	ToggleValve
 718              	.LVL80:
 719              		.loc 1 293 1 is_stmt 0 view .LVU166
 720 003a F0E7     		b	.L35
 721              	.L41:
 722              		.align	2
 723              	.L40:
 724 003c 00000000 		.word	Rxmsg
 725 0040 00000000 		.word	Rxheader
 726              		.cfi_endproc
 727              	.LFE45:
 729              		.section	.text.conf_filter,"ax",%progbits
 730              		.align	1
 731              		.global	conf_filter
 732              		.syntax unified
 733              		.code	16
 734              		.thumb_func
 735              		.fpu softvfp
 737              	conf_filter:
 738              	.LFB46:
 294:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 20


 295:Core/Src/main.c **** void conf_filter(void){
 739              		.loc 1 295 23 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 296:Core/Src/main.c **** 	filter.FilterIdHigh=0x400;
 744              		.loc 1 296 2 view .LVU168
 745              		.loc 1 296 21 is_stmt 0 view .LVU169
 746 0000 0B4B     		ldr	r3, .L43
 747 0002 8022     		movs	r2, #128
 748 0004 D200     		lsls	r2, r2, #3
 749 0006 1A60     		str	r2, [r3]
 297:Core/Src/main.c **** 	filter.FilterFIFOAssignment=CAN_FILTER_FIFO0|CAN_FILTER_FIFO1;
 750              		.loc 1 297 2 is_stmt 1 view .LVU170
 751              		.loc 1 297 29 is_stmt 0 view .LVU171
 752 0008 0121     		movs	r1, #1
 753 000a 1961     		str	r1, [r3, #16]
 298:Core/Src/main.c **** 	filter.FilterMode=CAN_FILTERMODE_IDMASK;
 754              		.loc 1 298 2 is_stmt 1 view .LVU172
 755              		.loc 1 298 19 is_stmt 0 view .LVU173
 756 000c 0022     		movs	r2, #0
 757 000e 9A61     		str	r2, [r3, #24]
 299:Core/Src/main.c **** 	filter.FilterScale=CAN_FILTERSCALE_32BIT;
 758              		.loc 1 299 2 is_stmt 1 view .LVU174
 759              		.loc 1 299 20 is_stmt 0 view .LVU175
 760 0010 D961     		str	r1, [r3, #28]
 300:Core/Src/main.c **** 	filter.FilterBank=0;
 761              		.loc 1 300 2 is_stmt 1 view .LVU176
 762              		.loc 1 300 19 is_stmt 0 view .LVU177
 763 0012 5A61     		str	r2, [r3, #20]
 301:Core/Src/main.c **** 	filter.SlaveStartFilterBank=14;
 764              		.loc 1 301 2 is_stmt 1 view .LVU178
 765              		.loc 1 301 29 is_stmt 0 view .LVU179
 766 0014 0E20     		movs	r0, #14
 767 0016 5862     		str	r0, [r3, #36]
 302:Core/Src/main.c **** 	filter.FilterActivation=CAN_FILTER_ENABLE;
 768              		.loc 1 302 2 is_stmt 1 view .LVU180
 769              		.loc 1 302 25 is_stmt 0 view .LVU181
 770 0018 1962     		str	r1, [r3, #32]
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** 	Txheader.StdId = 0x500;      // Détermine l'adresse du périphérique au quel la trame est destin
 771              		.loc 1 304 2 is_stmt 1 view .LVU182
 772              		.loc 1 304 17 is_stmt 0 view .LVU183
 773 001a 064B     		ldr	r3, .L43+4
 774 001c A021     		movs	r1, #160
 775 001e C900     		lsls	r1, r1, #3
 776 0020 1960     		str	r1, [r3]
 305:Core/Src/main.c **** 	// Si plusieurs périphériques sur le bus comprennent cette adresse dans leur filtre, ils recevro
 306:Core/Src/main.c **** 	Txheader.ExtId = 0x0;       // Adresse étendue, non utilisée dans note cas
 777              		.loc 1 306 2 is_stmt 1 view .LVU184
 778              		.loc 1 306 17 is_stmt 0 view .LVU185
 779 0022 5A60     		str	r2, [r3, #4]
 307:Core/Src/main.c **** 	Txheader.RTR = CAN_RTR_DATA; // Précise que la trame contient des données
 780              		.loc 1 307 2 is_stmt 1 view .LVU186
 781              		.loc 1 307 15 is_stmt 0 view .LVU187
 782 0024 DA60     		str	r2, [r3, #12]
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 21


 308:Core/Src/main.c **** 	Txheader.IDE = CAN_ID_STD;   // Précise que la trame est de type Standard
 783              		.loc 1 308 2 is_stmt 1 view .LVU188
 784              		.loc 1 308 15 is_stmt 0 view .LVU189
 785 0026 9A60     		str	r2, [r3, #8]
 309:Core/Src/main.c **** 	Txheader.DLC = 5;            // Précise le nombre d'octets de données que la trame transporte ( 
 786              		.loc 1 309 2 is_stmt 1 view .LVU190
 787              		.loc 1 309 15 is_stmt 0 view .LVU191
 788 0028 0521     		movs	r1, #5
 789 002a 1961     		str	r1, [r3, #16]
 310:Core/Src/main.c **** 	Txheader.TransmitGlobalTime = DISABLE;
 790              		.loc 1 310 2 is_stmt 1 view .LVU192
 791              		.loc 1 310 30 is_stmt 0 view .LVU193
 792 002c 1A75     		strb	r2, [r3, #20]
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** }
 793              		.loc 1 312 1 view .LVU194
 794              		@ sp needed
 795 002e 7047     		bx	lr
 796              	.L44:
 797              		.align	2
 798              	.L43:
 799 0030 00000000 		.word	filter
 800 0034 00000000 		.word	Txheader
 801              		.cfi_endproc
 802              	.LFE46:
 804              		.section	.text.main,"ax",%progbits
 805              		.align	1
 806              		.global	main
 807              		.syntax unified
 808              		.code	16
 809              		.thumb_func
 810              		.fpu softvfp
 812              	main:
 813              	.LFB40:
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 814              		.loc 1 76 1 is_stmt 1 view -0
 815              		.cfi_startproc
 816              		@ Volatile: function does not return.
 817              		@ args = 0, pretend = 0, frame = 0
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819 0000 10B5     		push	{r4, lr}
 820              	.LCFI6:
 821              		.cfi_def_cfa_offset 8
 822              		.cfi_offset 4, -8
 823              		.cfi_offset 14, -4
  84:Core/Src/main.c **** 
 824              		.loc 1 84 3 view .LVU196
 825 0002 FFF7FEFF 		bl	HAL_Init
 826              	.LVL81:
  91:Core/Src/main.c **** 
 827              		.loc 1 91 3 view .LVU197
 828 0006 FFF7FEFF 		bl	SystemClock_Config
 829              	.LVL82:
  98:Core/Src/main.c ****   MX_CAN_Init();
 830              		.loc 1 98 3 view .LVU198
 831 000a FFF7FEFF 		bl	MX_GPIO_Init
 832              	.LVL83:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 22


  99:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 833              		.loc 1 99 3 view .LVU199
 834 000e FFF7FEFF 		bl	MX_CAN_Init
 835              	.LVL84:
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 836              		.loc 1 101 3 view .LVU200
 837 0012 FFF7FEFF 		bl	conf_filter
 838              	.LVL85:
 839              	.L46:
 106:Core/Src/main.c **** 	{
 840              		.loc 1 106 2 discriminator 1 view .LVU201
 112:Core/Src/main.c ****   /* USER CODE END 3 */
 841              		.loc 1 112 2 discriminator 1 view .LVU202
 106:Core/Src/main.c **** 	{
 842              		.loc 1 106 8 discriminator 1 view .LVU203
 843 0016 FEE7     		b	.L46
 844              		.cfi_endproc
 845              	.LFE40:
 847              		.section	.text.Error_Handler,"ax",%progbits
 848              		.align	1
 849              		.global	Error_Handler
 850              		.syntax unified
 851              		.code	16
 852              		.thumb_func
 853              		.fpu softvfp
 855              	Error_Handler:
 856              	.LFB47:
 313:Core/Src/main.c **** /* USER CODE END 4 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 317:Core/Src/main.c ****   * @retval None
 318:Core/Src/main.c ****   */
 319:Core/Src/main.c **** void Error_Handler(void)
 320:Core/Src/main.c **** {
 857              		.loc 1 320 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 321:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 322:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 325:Core/Src/main.c **** }
 862              		.loc 1 325 1 view .LVU205
 863              		@ sp needed
 864 0000 7047     		bx	lr
 865              		.cfi_endproc
 866              	.LFE47:
 868              		.comm	filter,40,4
 869              		.comm	msg,8,4
 870              		.comm	Txmsg,8,4
 871              		.comm	Rxmsg,8,4
 872              		.comm	Txmailbox,4,4
 873              		.comm	Rxheader,28,4
 874              		.comm	Txheader,24,4
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 23


 875              		.text
 876              	.Letext0:
 877              		.file 2 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 878              		.file 3 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 879              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 880              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 881              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 882              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 883              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 884              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 885              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_can.h"
 886              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 887              		.file 12 "Core/Inc/can.h"
 888              		.file 13 "Core/Inc/gpio.h"
 889              		.file 14 "<built-in>"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:16     .text.SystemClock_Config:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:24     .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:111    .text.TogglePump:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:118    .text.TogglePump:0000000000000000 TogglePump
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:165    .rodata.TogglePump:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:322    .text.TogglePump:00000000000000dc $d
                            *COM*:0000000000000008 Txmsg
                            *COM*:0000000000000004 Txmailbox
                            *COM*:0000000000000018 Txheader
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:332    .text.ToggleValve:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:339    .text.ToggleValve:0000000000000000 ToggleValve
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:373    .rodata.ToggleValve:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:538    .text.ToggleValve:00000000000000dc $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:548    .text.HAL_CAN_RxFifo1MsgPendingCallback:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:555    .text.HAL_CAN_RxFifo1MsgPendingCallback:0000000000000000 HAL_CAN_RxFifo1MsgPendingCallback
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:633    .text.HAL_CAN_RxFifo1MsgPendingCallback:000000000000003c $d
                            *COM*:0000000000000008 Rxmsg
                            *COM*:000000000000001c Rxheader
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:639    .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:646    .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 HAL_CAN_RxFifo0MsgPendingCallback
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:724    .text.HAL_CAN_RxFifo0MsgPendingCallback:000000000000003c $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:730    .text.conf_filter:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:737    .text.conf_filter:0000000000000000 conf_filter
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:799    .text.conf_filter:0000000000000030 $d
                            *COM*:0000000000000028 filter
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:805    .text.main:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:812    .text.main:0000000000000000 main
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:848    .text.Error_Handler:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccRbHDTq.s:855    .text.Error_Handler:0000000000000000 Error_Handler
                            *COM*:0000000000000008 msg

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_GPIO_WritePin
HAL_Delay
HAL_CAN_AddTxMessage
hcan
HAL_CAN_GetRxMessage
HAL_Init
MX_GPIO_Init
MX_CAN_Init
