("nfet_01v8:/\tnfet_01v8 design schematic" (("open" (nil hierarchy "/{design nfet_01v8 schematic }:a"))) (((-1.31875 -0.5625) (1.00625 1.25)) "a" "Schematics" 7))("opin:/\topin digitallogic symbol" (("open" (nil hierarchy "/{digitallogic opin symbol }:a"))) (((-1.85 -0.825) (0.2625 0.825)) "a" "Symbol" 4))("iopin:/\tiopin 1 symbol" (("open" (nil hierarchy "/{1 iopin symbol }:a"))) (((-2.18125 -0.91875) (0.18125 0.925)) "a" "Symbol" 2))("strong_arm:/\tstrong_arm strong_arm layout" (("open" (nil hierarchy "/{strong_arm strong_arm layout }:a"))) (((0.233 -26.145) (6.35 -21.67)) "a" "Layout" 3))("DigitalLDOLogic:/\tDigitalLDOLogic DigitalLDOLogic layout" (("open" (nil hierarchy "/{DigitalLDOLogic DigitalLDOLogic layout }:a"))) (((-75.587 -29.92) (61.191 70.143)) "a" "Layout" 3))("inverter:/\tinverter inverter layout" (("open" (nil hierarchy "/{inverter inverter layout }:a"))) (((-2.274 1.843) (9.469 10.433)) "a" "Layout" 3))("rs_latch_new:/\trs_latch_new rs_latch_new layout" (("open" (nil hierarchy "/{rs_latch_new rs_latch_new layout }:a"))) (((-3.932 -1.308) (4.229 4.662)) "a" "Layout" 5))("pass_transistors:/\tpass_transistors pass_transistors layout" (("open" (nil hierarchy "/{pass_transistors pass_transistors layout }:a"))) (((-0.267 12.025) (1.202 13.1)) "a" "Layout" 6))("rs_latch_new:/\trs_latch_new digital_ldo_core layout" (("open" (nil hierarchy "/{digital_ldo_core rs_latch_new layout }:a"))) (((-6.801 -4.263) (10.606 7.019)) "a" "Virtuoso XL" 15))("inverter:/\tinverter digital_ldo_core layout" (("open" (nil hierarchy "/{digital_ldo_core inverter layout }:a"))) (((-3.606 -0.636) (9.851 8.086)) "a" "Virtuoso XL" 11))