<profile>

<section name = "Vivado HLS Report for 'relu_bn2'" level="0">
<item name = "Date">Mon Dec  5 18:18:44 2022
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out_dataflow.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.526 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">409602, 409602, 4.096 ms, 4.096 ms, 409602, 409602, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- relu2_args01_relu2_args11_relu2_args21">409600, 409600, 2, 1, 1, 409600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 168, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 30, 15, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 47, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="test_mac_muladd_1ewR_U312">test_mac_muladd_1ewR, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="a_batchnorm2_V_U">relu_bn2_a_batchneuR, 0, 10, 5, 0, 32, 10, 1, 320</column>
<column name="b_batchnorm2_V_U">relu_bn2_b_batchnevR, 0, 20, 10, 0, 32, 20, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln296_fu_192_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln297_fu_248_p2">+, 0, 0, 21, 1, 14</column>
<column name="add_ln298_fu_242_p2">+, 0, 0, 15, 1, 6</column>
<column name="and_ln297_fu_216_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1495_fu_290_p2">icmp, 0, 0, 13, 16, 9</column>
<column name="icmp_ln296_fu_186_p2">icmp, 0, 0, 20, 19, 18</column>
<column name="icmp_ln297_fu_198_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="icmp_ln298_fu_210_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1495_fu_313_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln298_fu_222_p2">or, 0, 0, 2, 1, 1</column>
<column name="relu2_pipe_4_V_V_din">select, 0, 0, 5, 1, 5</column>
<column name="select_ln1495_fu_305_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln297_fu_254_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln298_fu_228_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln297_fu_204_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="args21_0_0_reg_175">9, 2, 6, 12</column>
<column name="conv2_pipe_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten11_reg_153">9, 2, 19, 38</column>
<column name="indvar_flatten_reg_164">9, 2, 14, 28</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="relu2_pipe_4_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="args21_0_0_reg_175">6, 0, 6, 0</column>
<column name="icmp_ln296_reg_339">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_153">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_164">14, 0, 14, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, relu_bn2, return value</column>
<column name="conv2_pipe_3_V_V_dout">in, 16, ap_fifo, conv2_pipe_3_V_V, pointer</column>
<column name="conv2_pipe_3_V_V_empty_n">in, 1, ap_fifo, conv2_pipe_3_V_V, pointer</column>
<column name="conv2_pipe_3_V_V_read">out, 1, ap_fifo, conv2_pipe_3_V_V, pointer</column>
<column name="relu2_pipe_4_V_V_din">out, 5, ap_fifo, relu2_pipe_4_V_V, pointer</column>
<column name="relu2_pipe_4_V_V_full_n">in, 1, ap_fifo, relu2_pipe_4_V_V, pointer</column>
<column name="relu2_pipe_4_V_V_write">out, 1, ap_fifo, relu2_pipe_4_V_V, pointer</column>
</table>
</item>
</section>
</profile>
