
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c64  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08003e14  08003e14  00013e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f58  08003f58  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08003f58  08003f58  00013f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f60  08003f60  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f60  08003f60  00013f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f64  08003f64  00013f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08003f68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
 10 .bss          00000254  20000088  20000088  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002dc  200002dc  00020088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dcb9  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f07  00000000  00000000  0002dd71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  0002fc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b80  00000000  00000000  000308d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023808  00000000  00000000  00031450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000eee4  00000000  00000000  00054c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7c85  00000000  00000000  00063b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013b7c1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036e8  00000000  00000000  0013b814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003dfc 	.word	0x08003dfc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	08003dfc 	.word	0x08003dfc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005aa:	2300      	movs	r3, #0
 80005ac:	60fb      	str	r3, [r7, #12]
 80005ae:	4b17      	ldr	r3, [pc, #92]	; (800060c <MX_GPIO_Init+0x68>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	4a16      	ldr	r2, [pc, #88]	; (800060c <MX_GPIO_Init+0x68>)
 80005b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005b8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ba:	4b14      	ldr	r3, [pc, #80]	; (800060c <MX_GPIO_Init+0x68>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	60bb      	str	r3, [r7, #8]
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <MX_GPIO_Init+0x68>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	4a0f      	ldr	r2, [pc, #60]	; (800060c <MX_GPIO_Init+0x68>)
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	6313      	str	r3, [r2, #48]	; 0x30
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <MX_GPIO_Init+0x68>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f003 0308 	and.w	r3, r3, #8
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <MX_GPIO_Init+0x68>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a08      	ldr	r2, [pc, #32]	; (800060c <MX_GPIO_Init+0x68>)
 80005ec:	f043 0304 	orr.w	r3, r3, #4
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <MX_GPIO_Init+0x68>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0304 	and.w	r3, r3, #4
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]

}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	40023800 	.word	0x40023800

08000610 <uart_println>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void uart_println(const char *s)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  USART_DRV_TxStr("\n");
 8000618:	4806      	ldr	r0, [pc, #24]	; (8000634 <uart_println+0x24>)
 800061a:	f000 fd31 	bl	8001080 <USART_DRV_TxStr>
  USART_DRV_TxStr(s);
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 fd2e 	bl	8001080 <USART_DRV_TxStr>
  USART_DRV_TxStr("\n");
 8000624:	4803      	ldr	r0, [pc, #12]	; (8000634 <uart_println+0x24>)
 8000626:	f000 fd2b 	bl	8001080 <USART_DRV_TxStr>
}
 800062a:	bf00      	nop
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	08003e14 	.word	0x08003e14

08000638 <set_led_pwm>:
void set_led_pwm(LedSlot_t cfg)
{
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	80b8      	strh	r0, [r7, #4]
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8000640:	4b18      	ldr	r3, [pc, #96]	; (80006a4 <set_led_pwm+0x6c>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2200      	movs	r2, #0
 8000646:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000648:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <set_led_pwm+0x6c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	2200      	movs	r2, #0
 800064e:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8000650:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <set_led_pwm+0x6c>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2200      	movs	r2, #0
 8000656:	641a      	str	r2, [r3, #64]	; 0x40

  uint32_t value = cfg.duty * 10;
 8000658:	797b      	ldrb	r3, [r7, #5]
 800065a:	461a      	mov	r2, r3
 800065c:	4613      	mov	r3, r2
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	4413      	add	r3, r2
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	60fb      	str	r3, [r7, #12]

  switch (cfg.color)
 8000666:	793b      	ldrb	r3, [r7, #4]
 8000668:	2b02      	cmp	r3, #2
 800066a:	d010      	beq.n	800068e <set_led_pwm+0x56>
 800066c:	2b02      	cmp	r3, #2
 800066e:	dc13      	bgt.n	8000698 <set_led_pwm+0x60>
 8000670:	2b00      	cmp	r3, #0
 8000672:	d002      	beq.n	800067a <set_led_pwm+0x42>
 8000674:	2b01      	cmp	r3, #1
 8000676:	d005      	beq.n	8000684 <set_led_pwm+0x4c>
    break;
  case LED_RED:
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, value);
    break;
  }
}
 8000678:	e00e      	b.n	8000698 <set_led_pwm+0x60>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, value);
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <set_led_pwm+0x6c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	639a      	str	r2, [r3, #56]	; 0x38
    break;
 8000682:	e009      	b.n	8000698 <set_led_pwm+0x60>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, value);
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <set_led_pwm+0x6c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	63da      	str	r2, [r3, #60]	; 0x3c
    break;
 800068c:	e004      	b.n	8000698 <set_led_pwm+0x60>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, value);
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <set_led_pwm+0x6c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	68fa      	ldr	r2, [r7, #12]
 8000694:	641a      	str	r2, [r3, #64]	; 0x40
    break;
 8000696:	bf00      	nop
}
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	200000ac 	.word	0x200000ac

080006a8 <handle_config_char>:

static uint8_t edit_slot = 0;

void handle_config_char(char c)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08c      	sub	sp, #48	; 0x30
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
  if ((mode == MODE_CONFIG_SLOT) && (c >= '1' && c <= '9'))
 80006b2:	4b62      	ldr	r3, [pc, #392]	; (800083c <handle_config_char+0x194>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d11d      	bne.n	80006f6 <handle_config_char+0x4e>
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b30      	cmp	r3, #48	; 0x30
 80006be:	d91a      	bls.n	80006f6 <handle_config_char+0x4e>
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	2b39      	cmp	r3, #57	; 0x39
 80006c4:	d817      	bhi.n	80006f6 <handle_config_char+0x4e>
  {
    edit_slot = c - '1';
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	3b31      	subs	r3, #49	; 0x31
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	4b5c      	ldr	r3, [pc, #368]	; (8000840 <handle_config_char+0x198>)
 80006ce:	701a      	strb	r2, [r3, #0]
    set_led_pwm(slots[edit_slot]);
 80006d0:	4b5b      	ldr	r3, [pc, #364]	; (8000840 <handle_config_char+0x198>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b5b      	ldr	r3, [pc, #364]	; (8000844 <handle_config_char+0x19c>)
 80006d8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80006dc:	2300      	movs	r3, #0
 80006de:	f362 030f 	bfi	r3, r2, #0, #16
 80006e2:	4618      	mov	r0, r3
 80006e4:	f7ff ffa8 	bl	8000638 <set_led_pwm>
    mode = MODE_CONFIG_COLOR;
 80006e8:	4b54      	ldr	r3, [pc, #336]	; (800083c <handle_config_char+0x194>)
 80006ea:	2202      	movs	r2, #2
 80006ec:	701a      	strb	r2, [r3, #0]
    uart_println("Select LED color: a(green), b(yellow), c(red)");
 80006ee:	4856      	ldr	r0, [pc, #344]	; (8000848 <handle_config_char+0x1a0>)
 80006f0:	f7ff ff8e 	bl	8000610 <uart_println>
 80006f4:	e09e      	b.n	8000834 <handle_config_char+0x18c>
  }
  else if ((mode == MODE_CONFIG_COLOR) && (c == 'a' || c == 'b' || c == 'c'))
 80006f6:	4b51      	ldr	r3, [pc, #324]	; (800083c <handle_config_char+0x194>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d13d      	bne.n	800077a <handle_config_char+0xd2>
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	2b61      	cmp	r3, #97	; 0x61
 8000702:	d005      	beq.n	8000710 <handle_config_char+0x68>
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	2b62      	cmp	r3, #98	; 0x62
 8000708:	d002      	beq.n	8000710 <handle_config_char+0x68>
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	2b63      	cmp	r3, #99	; 0x63
 800070e:	d134      	bne.n	800077a <handle_config_char+0xd2>
  {
    switch (c)
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	2b63      	cmp	r3, #99	; 0x63
 8000714:	d016      	beq.n	8000744 <handle_config_char+0x9c>
 8000716:	2b63      	cmp	r3, #99	; 0x63
 8000718:	dc1c      	bgt.n	8000754 <handle_config_char+0xac>
 800071a:	2b61      	cmp	r3, #97	; 0x61
 800071c:	d002      	beq.n	8000724 <handle_config_char+0x7c>
 800071e:	2b62      	cmp	r3, #98	; 0x62
 8000720:	d008      	beq.n	8000734 <handle_config_char+0x8c>
 8000722:	e017      	b.n	8000754 <handle_config_char+0xac>
    {
    case 'a':
      slots[edit_slot].color = LED_GREEN;
 8000724:	4b46      	ldr	r3, [pc, #280]	; (8000840 <handle_config_char+0x198>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	461a      	mov	r2, r3
 800072a:	4b46      	ldr	r3, [pc, #280]	; (8000844 <handle_config_char+0x19c>)
 800072c:	2100      	movs	r1, #0
 800072e:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      break;
 8000732:	e00f      	b.n	8000754 <handle_config_char+0xac>
    case 'b':
      slots[edit_slot].color = LED_YELLOW;
 8000734:	4b42      	ldr	r3, [pc, #264]	; (8000840 <handle_config_char+0x198>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	4b42      	ldr	r3, [pc, #264]	; (8000844 <handle_config_char+0x19c>)
 800073c:	2101      	movs	r1, #1
 800073e:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      break;
 8000742:	e007      	b.n	8000754 <handle_config_char+0xac>
    case 'c':
      slots[edit_slot].color = LED_RED;
 8000744:	4b3e      	ldr	r3, [pc, #248]	; (8000840 <handle_config_char+0x198>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	461a      	mov	r2, r3
 800074a:	4b3e      	ldr	r3, [pc, #248]	; (8000844 <handle_config_char+0x19c>)
 800074c:	2102      	movs	r1, #2
 800074e:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      break;
 8000752:	bf00      	nop
    }
    set_led_pwm(slots[edit_slot]);
 8000754:	4b3a      	ldr	r3, [pc, #232]	; (8000840 <handle_config_char+0x198>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	4b3a      	ldr	r3, [pc, #232]	; (8000844 <handle_config_char+0x19c>)
 800075c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8000760:	2300      	movs	r3, #0
 8000762:	f362 030f 	bfi	r3, r2, #0, #16
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ff66 	bl	8000638 <set_led_pwm>
    mode = MODE_CONFIG_BRIGHTNESS;
 800076c:	4b33      	ldr	r3, [pc, #204]	; (800083c <handle_config_char+0x194>)
 800076e:	2203      	movs	r2, #3
 8000770:	701a      	strb	r2, [r3, #0]
    uart_println("Use +/- to change brightness, Enter to save");
 8000772:	4836      	ldr	r0, [pc, #216]	; (800084c <handle_config_char+0x1a4>)
 8000774:	f7ff ff4c 	bl	8000610 <uart_println>
 8000778:	e05c      	b.n	8000834 <handle_config_char+0x18c>
  }
  else if ((mode == MODE_CONFIG_BRIGHTNESS) && (c == '+' || c == '-'))
 800077a:	4b30      	ldr	r3, [pc, #192]	; (800083c <handle_config_char+0x194>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b03      	cmp	r3, #3
 8000780:	d14a      	bne.n	8000818 <handle_config_char+0x170>
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	2b2b      	cmp	r3, #43	; 0x2b
 8000786:	d002      	beq.n	800078e <handle_config_char+0xe6>
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	2b2d      	cmp	r3, #45	; 0x2d
 800078c:	d144      	bne.n	8000818 <handle_config_char+0x170>
  {
    int delta = (c == '+') ? 10 : -10;
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b2b      	cmp	r3, #43	; 0x2b
 8000792:	d101      	bne.n	8000798 <handle_config_char+0xf0>
 8000794:	230a      	movs	r3, #10
 8000796:	e001      	b.n	800079c <handle_config_char+0xf4>
 8000798:	f06f 0309 	mvn.w	r3, #9
 800079c:	62bb      	str	r3, [r7, #40]	; 0x28
    int result = slots[edit_slot].duty + delta;
 800079e:	4b28      	ldr	r3, [pc, #160]	; (8000840 <handle_config_char+0x198>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	4a28      	ldr	r2, [pc, #160]	; (8000844 <handle_config_char+0x19c>)
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	4413      	add	r3, r2
 80007a8:	785b      	ldrb	r3, [r3, #1]
 80007aa:	461a      	mov	r2, r3
 80007ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ae:	4413      	add	r3, r2
 80007b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (result > 100)
 80007b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007b4:	2b64      	cmp	r3, #100	; 0x64
 80007b6:	dd02      	ble.n	80007be <handle_config_char+0x116>
    {
      result = 100;
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007bc:	e004      	b.n	80007c8 <handle_config_char+0x120>
    }
    else if (result < 0)
 80007be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	da01      	bge.n	80007c8 <handle_config_char+0x120>
    {
      result = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    slots[edit_slot].duty = result;
 80007c8:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <handle_config_char+0x198>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007ce:	b2d1      	uxtb	r1, r2
 80007d0:	4a1c      	ldr	r2, [pc, #112]	; (8000844 <handle_config_char+0x19c>)
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	4413      	add	r3, r2
 80007d6:	460a      	mov	r2, r1
 80007d8:	705a      	strb	r2, [r3, #1]
    set_led_pwm(slots[edit_slot]);
 80007da:	4b19      	ldr	r3, [pc, #100]	; (8000840 <handle_config_char+0x198>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	461a      	mov	r2, r3
 80007e0:	4b18      	ldr	r3, [pc, #96]	; (8000844 <handle_config_char+0x19c>)
 80007e2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80007e6:	2300      	movs	r3, #0
 80007e8:	f362 030f 	bfi	r3, r2, #0, #16
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff23 	bl	8000638 <set_led_pwm>

    char buf[32];
    sprintf(buf, "Brightness: %d%%", slots[edit_slot].duty);
 80007f2:	4b13      	ldr	r3, [pc, #76]	; (8000840 <handle_config_char+0x198>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4a13      	ldr	r2, [pc, #76]	; (8000844 <handle_config_char+0x19c>)
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4413      	add	r3, r2
 80007fc:	785b      	ldrb	r3, [r3, #1]
 80007fe:	461a      	mov	r2, r3
 8000800:	f107 0308 	add.w	r3, r7, #8
 8000804:	4912      	ldr	r1, [pc, #72]	; (8000850 <handle_config_char+0x1a8>)
 8000806:	4618      	mov	r0, r3
 8000808:	f002 fe8a 	bl	8003520 <siprintf>
    uart_println(buf);
 800080c:	f107 0308 	add.w	r3, r7, #8
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fefd 	bl	8000610 <uart_println>
  {
 8000816:	e00d      	b.n	8000834 <handle_config_char+0x18c>
  }
  else if (c == '\r')
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	2b0d      	cmp	r3, #13
 800081c:	d106      	bne.n	800082c <handle_config_char+0x184>
  {
	mode = MODE_WORK;
 800081e:	4b07      	ldr	r3, [pc, #28]	; (800083c <handle_config_char+0x194>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
    uart_println("Saved, back to WORK mode");
 8000824:	480b      	ldr	r0, [pc, #44]	; (8000854 <handle_config_char+0x1ac>)
 8000826:	f7ff fef3 	bl	8000610 <uart_println>
  }
  else
  {
    uart_println("Invalid input");
  }
}
 800082a:	e003      	b.n	8000834 <handle_config_char+0x18c>
    uart_println("Invalid input");
 800082c:	480a      	ldr	r0, [pc, #40]	; (8000858 <handle_config_char+0x1b0>)
 800082e:	f7ff feef 	bl	8000610 <uart_println>
}
 8000832:	e7ff      	b.n	8000834 <handle_config_char+0x18c>
 8000834:	bf00      	nop
 8000836:	3730      	adds	r7, #48	; 0x30
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000a4 	.word	0x200000a4
 8000840:	200000a6 	.word	0x200000a6
 8000844:	20000000 	.word	0x20000000
 8000848:	08003e18 	.word	0x08003e18
 800084c:	08003e48 	.word	0x08003e48
 8000850:	08003e74 	.word	0x08003e74
 8000854:	08003e88 	.word	0x08003e88
 8000858:	08003ea4 	.word	0x08003ea4

0800085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000862:	f000 fd5b 	bl	800131c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000866:	f000 f891 	bl	800098c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086a:	f7ff fe9b 	bl	80005a4 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 800086e:	f000 fa89 	bl	8000d84 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8000872:	f000 f99d 	bl	8000bb0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  USART_DRV_Init(&huart6);
 8000876:	483c      	ldr	r0, [pc, #240]	; (8000968 <main+0x10c>)
 8000878:	f000 fafe 	bl	8000e78 <USART_DRV_Init>
  USART_DRV_EnableInterrupts(true);
 800087c:	2001      	movs	r0, #1
 800087e:	f000 fb35 	bl	8000eec <USART_DRV_EnableInterrupts>
  USART_DRV_SetEcho(true);
 8000882:	2001      	movs	r0, #1
 8000884:	f000 fc80 	bl	8001188 <USART_DRV_SetEcho>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000888:	2104      	movs	r1, #4
 800088a:	4838      	ldr	r0, [pc, #224]	; (800096c <main+0x110>)
 800088c:	f001 fd76 	bl	800237c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000890:	2108      	movs	r1, #8
 8000892:	4836      	ldr	r0, [pc, #216]	; (800096c <main+0x110>)
 8000894:	f001 fd72 	bl	800237c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000898:	210c      	movs	r1, #12
 800089a:	4834      	ldr	r0, [pc, #208]	; (800096c <main+0x110>)
 800089c:	f001 fd6e 	bl	800237c <HAL_TIM_PWM_Start>

  set_led_pwm(slots[selected_slot]);
 80008a0:	4b33      	ldr	r3, [pc, #204]	; (8000970 <main+0x114>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b33      	ldr	r3, [pc, #204]	; (8000974 <main+0x118>)
 80008a8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80008ac:	2300      	movs	r3, #0
 80008ae:	f362 030f 	bfi	r3, r2, #0, #16
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fec0 	bl	8000638 <set_led_pwm>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint8_t rx;
    while (USART_DRV_PollGetByte(&rx))
 80008b8:	e04d      	b.n	8000956 <main+0xfa>
    {
      if (mode != MODE_WORK)
 80008ba:	4b2f      	ldr	r3, [pc, #188]	; (8000978 <main+0x11c>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d005      	beq.n	80008ce <main+0x72>
      {
        handle_config_char(rx);
 80008c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff feee 	bl	80006a8 <handle_config_char>
        continue;
 80008cc:	e043      	b.n	8000956 <main+0xfa>
      }
      switch (rx)
 80008ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80008d2:	2b39      	cmp	r3, #57	; 0x39
 80008d4:	dc3b      	bgt.n	800094e <main+0xf2>
 80008d6:	2b31      	cmp	r3, #49	; 0x31
 80008d8:	da13      	bge.n	8000902 <main+0xa6>
 80008da:	2b0d      	cmp	r3, #13
 80008dc:	d030      	beq.n	8000940 <main+0xe4>
 80008de:	2b30      	cmp	r3, #48	; 0x30
 80008e0:	d135      	bne.n	800094e <main+0xf2>
      {
      case '0':
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 80008e2:	4b22      	ldr	r3, [pc, #136]	; (800096c <main+0x110>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2200      	movs	r2, #0
 80008e8:	639a      	str	r2, [r3, #56]	; 0x38
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80008ea:	4b20      	ldr	r3, [pc, #128]	; (800096c <main+0x110>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2200      	movs	r2, #0
 80008f0:	63da      	str	r2, [r3, #60]	; 0x3c
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80008f2:	4b1e      	ldr	r3, [pc, #120]	; (800096c <main+0x110>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2200      	movs	r2, #0
 80008f8:	641a      	str	r2, [r3, #64]	; 0x40
        uart_println("All switched off");
 80008fa:	4820      	ldr	r0, [pc, #128]	; (800097c <main+0x120>)
 80008fc:	f7ff fe88 	bl	8000610 <uart_println>
        break;
 8000900:	e029      	b.n	8000956 <main+0xfa>
      case '1' ... '9':
        selected_slot = rx - '1';
 8000902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000906:	3b31      	subs	r3, #49	; 0x31
 8000908:	b2da      	uxtb	r2, r3
 800090a:	4b19      	ldr	r3, [pc, #100]	; (8000970 <main+0x114>)
 800090c:	701a      	strb	r2, [r3, #0]
        set_led_pwm(slots[selected_slot]);
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <main+0x114>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	461a      	mov	r2, r3
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <main+0x118>)
 8000916:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800091a:	2300      	movs	r3, #0
 800091c:	f362 030f 	bfi	r3, r2, #0, #16
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fe89 	bl	8000638 <set_led_pwm>
        char buf[32];
        sprintf(buf, "Set mode %d", selected_slot + 1);
 8000926:	4b12      	ldr	r3, [pc, #72]	; (8000970 <main+0x114>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	1c5a      	adds	r2, r3, #1
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4914      	ldr	r1, [pc, #80]	; (8000980 <main+0x124>)
 8000930:	4618      	mov	r0, r3
 8000932:	f002 fdf5 	bl	8003520 <siprintf>
        uart_println(buf);
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fe69 	bl	8000610 <uart_println>
        break;
 800093e:	e00a      	b.n	8000956 <main+0xfa>
      case '\r':
        mode = MODE_CONFIG_SLOT;
 8000940:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <main+0x11c>)
 8000942:	2201      	movs	r2, #1
 8000944:	701a      	strb	r2, [r3, #0]
        USART_DRV_TxStr("CONFIG_MODE\nSelect slot (from 1 to 9):\n");
 8000946:	480f      	ldr	r0, [pc, #60]	; (8000984 <main+0x128>)
 8000948:	f000 fb9a 	bl	8001080 <USART_DRV_TxStr>
        break;
 800094c:	e003      	b.n	8000956 <main+0xfa>
      default:
        uart_println("UNKNOWN COMMAND");
 800094e:	480e      	ldr	r0, [pc, #56]	; (8000988 <main+0x12c>)
 8000950:	f7ff fe5e 	bl	8000610 <uart_println>
        break;
 8000954:	bf00      	nop
    while (USART_DRV_PollGetByte(&rx))
 8000956:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800095a:	4618      	mov	r0, r3
 800095c:	f000 fba2 	bl	80010a4 <USART_DRV_PollGetByte>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1a9      	bne.n	80008ba <main+0x5e>
  {
 8000966:	e7a7      	b.n	80008b8 <main+0x5c>
 8000968:	200000f4 	.word	0x200000f4
 800096c:	200000ac 	.word	0x200000ac
 8000970:	200000a5 	.word	0x200000a5
 8000974:	20000000 	.word	0x20000000
 8000978:	200000a4 	.word	0x200000a4
 800097c:	08003eb4 	.word	0x08003eb4
 8000980:	08003ec8 	.word	0x08003ec8
 8000984:	08003ed4 	.word	0x08003ed4
 8000988:	08003efc 	.word	0x08003efc

0800098c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b094      	sub	sp, #80	; 0x50
 8000990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000992:	f107 0320 	add.w	r3, r7, #32
 8000996:	2230      	movs	r2, #48	; 0x30
 8000998:	2100      	movs	r1, #0
 800099a:	4618      	mov	r0, r3
 800099c:	f002 fdb8 	bl	8003510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	4b29      	ldr	r3, [pc, #164]	; (8000a5c <SystemClock_Config+0xd0>)
 80009b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b8:	4a28      	ldr	r2, [pc, #160]	; (8000a5c <SystemClock_Config+0xd0>)
 80009ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009be:	6413      	str	r3, [r2, #64]	; 0x40
 80009c0:	4b26      	ldr	r3, [pc, #152]	; (8000a5c <SystemClock_Config+0xd0>)
 80009c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009cc:	2300      	movs	r3, #0
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <SystemClock_Config+0xd4>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80009d8:	4a21      	ldr	r2, [pc, #132]	; (8000a60 <SystemClock_Config+0xd4>)
 80009da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <SystemClock_Config+0xd4>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ec:	2301      	movs	r3, #1
 80009ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f6:	2302      	movs	r3, #2
 80009f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000a00:	230f      	movs	r3, #15
 8000a02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 108;
 8000a04:	236c      	movs	r3, #108	; 0x6c
 8000a06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a10:	f107 0320 	add.w	r3, r7, #32
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 ffb1 	bl	800197c <HAL_RCC_OscConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a20:	f000 f820 	bl	8000a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a24:	230f      	movs	r3, #15
 8000a26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	2101      	movs	r1, #1
 8000a42:	4618      	mov	r0, r3
 8000a44:	f001 fa12 	bl	8001e6c <HAL_RCC_ClockConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000a4e:	f000 f809 	bl	8000a64 <Error_Handler>
  }
}
 8000a52:	bf00      	nop
 8000a54:	3750      	adds	r7, #80	; 0x50
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40007000 	.word	0x40007000

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <Error_Handler+0x8>
	...

08000a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	607b      	str	r3, [r7, #4]
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <HAL_MspInit+0x4c>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7e:	4a0f      	ldr	r2, [pc, #60]	; (8000abc <HAL_MspInit+0x4c>)
 8000a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a84:	6453      	str	r3, [r2, #68]	; 0x44
 8000a86:	4b0d      	ldr	r3, [pc, #52]	; (8000abc <HAL_MspInit+0x4c>)
 8000a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	603b      	str	r3, [r7, #0]
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_MspInit+0x4c>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9a:	4a08      	ldr	r2, [pc, #32]	; (8000abc <HAL_MspInit+0x4c>)
 8000a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_MspInit+0x4c>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800

08000ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <NMI_Handler+0x4>

08000ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <HardFault_Handler+0x4>

08000acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <MemManage_Handler+0x4>

08000ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <BusFault_Handler+0x4>

08000ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <UsageFault_Handler+0x4>

08000ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0c:	f000 fc58 	bl	80013c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	USART_DRV_IRQ_Handler();
 8000b18:	f000 fb46 	bl	80011a8 <USART_DRV_IRQ_Handler>
  /* USER CODE END USART6_IRQn 0 */
//  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b28:	4a14      	ldr	r2, [pc, #80]	; (8000b7c <_sbrk+0x5c>)
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <_sbrk+0x60>)
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b34:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d102      	bne.n	8000b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <_sbrk+0x64>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <_sbrk+0x68>)
 8000b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <_sbrk+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d207      	bcs.n	8000b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b50:	f002 fcb4 	bl	80034bc <__errno>
 8000b54:	4603      	mov	r3, r0
 8000b56:	220c      	movs	r2, #12
 8000b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5e:	e009      	b.n	8000b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b60:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <_sbrk+0x64>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <_sbrk+0x64>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	4a05      	ldr	r2, [pc, #20]	; (8000b84 <_sbrk+0x64>)
 8000b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20030000 	.word	0x20030000
 8000b80:	00000400 	.word	0x00000400
 8000b84:	200000a8 	.word	0x200000a8
 8000b88:	200002e0 	.word	0x200002e0

08000b8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <SystemInit+0x20>)
 8000b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <SystemInit+0x20>)
 8000b98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08e      	sub	sp, #56	; 0x38
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc4:	f107 0320 	add.w	r3, r7, #32
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
 8000bdc:	615a      	str	r2, [r3, #20]
 8000bde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000be0:	4b38      	ldr	r3, [pc, #224]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000be2:	4a39      	ldr	r2, [pc, #228]	; (8000cc8 <MX_TIM4_Init+0x118>)
 8000be4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 89;
 8000be6:	4b37      	ldr	r3, [pc, #220]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000be8:	2259      	movs	r2, #89	; 0x59
 8000bea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bec:	4b35      	ldr	r3, [pc, #212]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000bf2:	4b34      	ldr	r3, [pc, #208]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000bf4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bf8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfa:	4b32      	ldr	r3, [pc, #200]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c00:	4b30      	ldr	r3, [pc, #192]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c06:	482f      	ldr	r0, [pc, #188]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c08:	f001 fb10 	bl	800222c <HAL_TIM_Base_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000c12:	f7ff ff27 	bl	8000a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000c1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c20:	4619      	mov	r1, r3
 8000c22:	4828      	ldr	r0, [pc, #160]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c24:	f001 fd34 	bl	8002690 <HAL_TIM_ConfigClockSource>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000c2e:	f7ff ff19 	bl	8000a64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c32:	4824      	ldr	r0, [pc, #144]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c34:	f001 fb49 	bl	80022ca <HAL_TIM_PWM_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000c3e:	f7ff ff11 	bl	8000a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c4a:	f107 0320 	add.w	r3, r7, #32
 8000c4e:	4619      	mov	r1, r3
 8000c50:	481c      	ldr	r0, [pc, #112]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c52:	f002 f8f5 	bl	8002e40 <HAL_TIMEx_MasterConfigSynchronization>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000c5c:	f7ff ff02 	bl	8000a64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c60:	2360      	movs	r3, #96	; 0x60
 8000c62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8000c64:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	2204      	movs	r2, #4
 8000c76:	4619      	mov	r1, r3
 8000c78:	4812      	ldr	r0, [pc, #72]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c7a:	f001 fc47 	bl	800250c <HAL_TIM_PWM_ConfigChannel>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000c84:	f7ff feee 	bl	8000a64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2208      	movs	r2, #8
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480d      	ldr	r0, [pc, #52]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000c90:	f001 fc3c 	bl	800250c <HAL_TIM_PWM_ConfigChannel>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8000c9a:	f7ff fee3 	bl	8000a64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	220c      	movs	r2, #12
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4807      	ldr	r0, [pc, #28]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000ca6:	f001 fc31 	bl	800250c <HAL_TIM_PWM_ConfigChannel>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8000cb0:	f7ff fed8 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000cb4:	4803      	ldr	r0, [pc, #12]	; (8000cc4 <MX_TIM4_Init+0x114>)
 8000cb6:	f000 f82b 	bl	8000d10 <HAL_TIM_MspPostInit>

}
 8000cba:	bf00      	nop
 8000cbc:	3738      	adds	r7, #56	; 0x38
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200000ac 	.word	0x200000ac
 8000cc8:	40000800 	.word	0x40000800

08000ccc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0b      	ldr	r2, [pc, #44]	; (8000d08 <HAL_TIM_Base_MspInit+0x3c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d10d      	bne.n	8000cfa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_TIM_Base_MspInit+0x40>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	4a09      	ldr	r2, [pc, #36]	; (8000d0c <HAL_TIM_Base_MspInit+0x40>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	6413      	str	r3, [r2, #64]	; 0x40
 8000cee:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <HAL_TIM_Base_MspInit+0x40>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	f003 0304 	and.w	r3, r3, #4
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40000800 	.word	0x40000800
 8000d0c:	40023800 	.word	0x40023800

08000d10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b088      	sub	sp, #32
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <HAL_TIM_MspPostInit+0x68>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d11e      	bne.n	8000d70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <HAL_TIM_MspPostInit+0x6c>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <HAL_TIM_MspPostInit+0x6c>)
 8000d3c:	f043 0308 	orr.w	r3, r3, #8
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <HAL_TIM_MspPostInit+0x6c>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0308 	and.w	r3, r3, #8
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000d4e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000d52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d54:	2302      	movs	r3, #2
 8000d56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000d60:	2302      	movs	r3, #2
 8000d62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d64:	f107 030c 	add.w	r3, r7, #12
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <HAL_TIM_MspPostInit+0x70>)
 8000d6c:	f000 fc5a 	bl	8001624 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000d70:	bf00      	nop
 8000d72:	3720      	adds	r7, #32
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40000800 	.word	0x40000800
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40020c00 	.word	0x40020c00

08000d84 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000d8a:	4a12      	ldr	r2, [pc, #72]	; (8000dd4 <MX_USART6_UART_Init+0x50>)
 8000d8c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000d90:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000d94:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000da8:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000daa:	220c      	movs	r2, #12
 8000dac:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000dba:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_USART6_UART_Init+0x4c>)
 8000dbc:	f002 f8bc 	bl	8002f38 <HAL_UART_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000dc6:	f7ff fe4d 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200000f4 	.word	0x200000f4
 8000dd4:	40011400 	.word	0x40011400

08000dd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	; 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a1d      	ldr	r2, [pc, #116]	; (8000e6c <HAL_UART_MspInit+0x94>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d133      	bne.n	8000e62 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e02:	4a1b      	ldr	r2, [pc, #108]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e04:	f043 0320 	orr.w	r3, r3, #32
 8000e08:	6453      	str	r3, [r2, #68]	; 0x44
 8000e0a:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0e:	f003 0320 	and.w	r3, r3, #32
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a14      	ldr	r2, [pc, #80]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e20:	f043 0304 	orr.w	r3, r3, #4
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <HAL_UART_MspInit+0x98>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0304 	and.w	r3, r3, #4
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e32:	23c0      	movs	r3, #192	; 0xc0
 8000e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000e42:	2308      	movs	r3, #8
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4809      	ldr	r0, [pc, #36]	; (8000e74 <HAL_UART_MspInit+0x9c>)
 8000e4e:	f000 fbe9 	bl	8001624 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	2047      	movs	r0, #71	; 0x47
 8000e58:	f000 fbad 	bl	80015b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000e5c:	2047      	movs	r0, #71	; 0x47
 8000e5e:	f000 fbc6 	bl	80015ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000e62:	bf00      	nop
 8000e64:	3728      	adds	r7, #40	; 0x28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40011400 	.word	0x40011400
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020800 	.word	0x40020800

08000e78 <USART_DRV_Init>:

static volatile bool interrupts_enabled = true;
static bool echo = true;

void USART_DRV_Init(UART_HandleTypeDef *huart)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
    huart_ptr = huart;
 8000e80:	4a13      	ldr	r2, [pc, #76]	; (8000ed0 <USART_DRV_Init+0x58>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
    rx_head = rx_tail = 0;
 8000e86:	2100      	movs	r1, #0
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <USART_DRV_Init+0x5c>)
 8000e8a:	460a      	mov	r2, r1
 8000e8c:	801a      	strh	r2, [r3, #0]
 8000e8e:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <USART_DRV_Init+0x60>)
 8000e90:	460a      	mov	r2, r1
 8000e92:	801a      	strh	r2, [r3, #0]
    tx_head = tx_tail = 0;
 8000e94:	2100      	movs	r1, #0
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <USART_DRV_Init+0x64>)
 8000e98:	460a      	mov	r2, r1
 8000e9a:	801a      	strh	r2, [r3, #0]
 8000e9c:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <USART_DRV_Init+0x68>)
 8000e9e:	460a      	mov	r2, r1
 8000ea0:	801a      	strh	r2, [r3, #0]
    tx_busy = false;
 8000ea2:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <USART_DRV_Init+0x6c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
    interrupts_enabled = true;
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <USART_DRV_Init+0x70>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
    __HAL_UART_ENABLE_IT(huart_ptr, UART_IT_RXNE);
 8000eae:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <USART_DRV_Init+0x58>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	68da      	ldr	r2, [r3, #12]
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <USART_DRV_Init+0x58>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f042 0220 	orr.w	r2, r2, #32
 8000ec0:	60da      	str	r2, [r3, #12]
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000138 	.word	0x20000138
 8000ed4:	200001be 	.word	0x200001be
 8000ed8:	200001bc 	.word	0x200001bc
 8000edc:	200002c2 	.word	0x200002c2
 8000ee0:	200002c0 	.word	0x200002c0
 8000ee4:	200002c4 	.word	0x200002c4
 8000ee8:	20000018 	.word	0x20000018

08000eec <USART_DRV_EnableInterrupts>:

void USART_DRV_EnableInterrupts(bool en)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
    if(!huart_ptr) return;
 8000ef6:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d037      	beq.n	8000f6e <USART_DRV_EnableInterrupts+0x82>
    interrupts_enabled = en;
 8000efe:	4a20      	ldr	r2, [pc, #128]	; (8000f80 <USART_DRV_EnableInterrupts+0x94>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	7013      	strb	r3, [r2, #0]
    if(en) {
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d01c      	beq.n	8000f44 <USART_DRV_EnableInterrupts+0x58>
        __HAL_UART_ENABLE_IT(huart_ptr, UART_IT_RXNE);
 8000f0a:	4b1c      	ldr	r3, [pc, #112]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68da      	ldr	r2, [r3, #12]
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f042 0220 	orr.w	r2, r2, #32
 8000f1c:	60da      	str	r2, [r3, #12]
        if(tx_head != tx_tail)
 8000f1e:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <USART_DRV_EnableInterrupts+0x98>)
 8000f20:	881b      	ldrh	r3, [r3, #0]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <USART_DRV_EnableInterrupts+0x9c>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d020      	beq.n	8000f70 <USART_DRV_EnableInterrupts+0x84>
            __HAL_UART_ENABLE_IT(huart_ptr, UART_IT_TXE);
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68da      	ldr	r2, [r3, #12]
 8000f36:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	e015      	b.n	8000f70 <USART_DRV_EnableInterrupts+0x84>
    } else {
        __HAL_UART_DISABLE_IT(huart_ptr, UART_IT_RXNE);
 8000f44:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	68da      	ldr	r2, [r3, #12]
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0220 	bic.w	r2, r2, #32
 8000f56:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart_ptr, UART_IT_TXE);
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	68da      	ldr	r2, [r3, #12]
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <USART_DRV_EnableInterrupts+0x90>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	e000      	b.n	8000f70 <USART_DRV_EnableInterrupts+0x84>
    if(!huart_ptr) return;
 8000f6e:	bf00      	nop
    }
}
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000138 	.word	0x20000138
 8000f80:	20000018 	.word	0x20000018
 8000f84:	200002c0 	.word	0x200002c0
 8000f88:	200002c2 	.word	0x200002c2

08000f8c <USART_DRV_IsInterruptsEnabled>:

bool USART_DRV_IsInterruptsEnabled(void){ return interrupts_enabled; }
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <USART_DRV_IsInterruptsEnabled+0x14>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	20000018 	.word	0x20000018

08000fa4 <USART_DRV_TxBuf>:

bool USART_DRV_TxBuf(const uint8_t *buf, uint16_t len)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	; 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
    if(!huart_ptr) return false;
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	; (8001068 <USART_DRV_TxBuf+0xc4>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <USART_DRV_TxBuf+0x18>
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e04f      	b.n	800105c <USART_DRV_TxBuf+0xb8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8000fc0:	613b      	str	r3, [r7, #16]
  return(result);
 8000fc2:	693b      	ldr	r3, [r7, #16]

    uint32_t prim = __get_PRIMASK();
 8000fc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc6:	b672      	cpsid	i
}
 8000fc8:	bf00      	nop
    __disable_irq();

    for(uint16_t i = 0; i < len; i++) {
 8000fca:	2300      	movs	r3, #0
 8000fcc:	83fb      	strh	r3, [r7, #30]
 8000fce:	e020      	b.n	8001012 <USART_DRV_TxBuf+0x6e>
        uint16_t next = (tx_head + 1) % UART_TX_BUF_SIZE;
 8000fd0:	4b26      	ldr	r3, [pc, #152]	; (800106c <USART_DRV_TxBuf+0xc8>)
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	425a      	negs	r2, r3
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	bf58      	it	pl
 8000fe0:	4253      	negpl	r3, r2
 8000fe2:	82fb      	strh	r3, [r7, #22]
        if(next == tx_tail) {
 8000fe4:	4b22      	ldr	r3, [pc, #136]	; (8001070 <USART_DRV_TxBuf+0xcc>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	8afa      	ldrh	r2, [r7, #22]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d101      	bne.n	8000ff4 <USART_DRV_TxBuf+0x50>
            //  
            return false;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	e033      	b.n	800105c <USART_DRV_TxBuf+0xb8>
        }
        tx_ring[tx_head] = buf[i];
 8000ff4:	8bfb      	ldrh	r3, [r7, #30]
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	4a1c      	ldr	r2, [pc, #112]	; (800106c <USART_DRV_TxBuf+0xc8>)
 8000ffc:	8812      	ldrh	r2, [r2, #0]
 8000ffe:	b292      	uxth	r2, r2
 8001000:	7819      	ldrb	r1, [r3, #0]
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <USART_DRV_TxBuf+0xd0>)
 8001004:	5499      	strb	r1, [r3, r2]
        tx_head = next;
 8001006:	4a19      	ldr	r2, [pc, #100]	; (800106c <USART_DRV_TxBuf+0xc8>)
 8001008:	8afb      	ldrh	r3, [r7, #22]
 800100a:	8013      	strh	r3, [r2, #0]
    for(uint16_t i = 0; i < len; i++) {
 800100c:	8bfb      	ldrh	r3, [r7, #30]
 800100e:	3301      	adds	r3, #1
 8001010:	83fb      	strh	r3, [r7, #30]
 8001012:	8bfa      	ldrh	r2, [r7, #30]
 8001014:	887b      	ldrh	r3, [r7, #2]
 8001016:	429a      	cmp	r2, r3
 8001018:	d3da      	bcc.n	8000fd0 <USART_DRV_TxBuf+0x2c>
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f383 8810 	msr	PRIMASK, r3
}
 8001024:	bf00      	nop
    }

    __set_PRIMASK(prim);

    if(interrupts_enabled) {
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <USART_DRV_TxBuf+0xd4>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d014      	beq.n	800105a <USART_DRV_TxBuf+0xb6>
        if(!tx_busy) {
 8001030:	4b12      	ldr	r3, [pc, #72]	; (800107c <USART_DRV_TxBuf+0xd8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	f083 0301 	eor.w	r3, r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00c      	beq.n	800105a <USART_DRV_TxBuf+0xb6>
            tx_busy = true;
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <USART_DRV_TxBuf+0xd8>)
 8001042:	2201      	movs	r2, #1
 8001044:	701a      	strb	r2, [r3, #0]
            __HAL_UART_ENABLE_IT(huart_ptr, UART_IT_TXE);
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <USART_DRV_TxBuf+0xc4>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	68da      	ldr	r2, [r3, #12]
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <USART_DRV_TxBuf+0xc4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001058:	60da      	str	r2, [r3, #12]
        }
    }

    return true;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	3724      	adds	r7, #36	; 0x24
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	20000138 	.word	0x20000138
 800106c:	200002c0 	.word	0x200002c0
 8001070:	200002c2 	.word	0x200002c2
 8001074:	200001c0 	.word	0x200001c0
 8001078:	20000018 	.word	0x20000018
 800107c:	200002c4 	.word	0x200002c4

08001080 <USART_DRV_TxStr>:
        tx_tail = (tx_tail + 1) % UART_TX_BUF_SIZE;
    }
}

bool USART_DRV_TxStr(const char *s)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    return USART_DRV_TxBuf((uint8_t*)s, (uint16_t)strlen(s));
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff f8b1 	bl	80001f0 <strlen>
 800108e:	4603      	mov	r3, r0
 8001090:	b29b      	uxth	r3, r3
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff85 	bl	8000fa4 <USART_DRV_TxBuf>
 800109a:	4603      	mov	r3, r0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <USART_DRV_PollGetByte>:

bool USART_DRV_PollGetByte(uint8_t *out)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
    if(USART_DRV_IsInterruptsEnabled()) {
 80010ac:	f7ff ff6e 	bl	8000f8c <USART_DRV_IsInterruptsEnabled>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d03a      	beq.n	800112c <USART_DRV_PollGetByte+0x88>
        if(rx_head == rx_tail) return false;
 80010b6:	4b2f      	ldr	r3, [pc, #188]	; (8001174 <USART_DRV_PollGetByte+0xd0>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <USART_DRV_PollGetByte+0xd4>)
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d101      	bne.n	80010ca <USART_DRV_PollGetByte+0x26>
 80010c6:	2300      	movs	r3, #0
 80010c8:	e04f      	b.n	800116a <USART_DRV_PollGetByte+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010ca:	f3ef 8310 	mrs	r3, PRIMASK
 80010ce:	613b      	str	r3, [r7, #16]
  return(result);
 80010d0:	693b      	ldr	r3, [r7, #16]

        uint32_t prim = __get_PRIMASK();
 80010d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80010d4:	b672      	cpsid	i
}
 80010d6:	bf00      	nop
        __disable_irq();

        *out = rx_ring[rx_tail++];
 80010d8:	4b27      	ldr	r3, [pc, #156]	; (8001178 <USART_DRV_PollGetByte+0xd4>)
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	b291      	uxth	r1, r2
 80010e2:	4a25      	ldr	r2, [pc, #148]	; (8001178 <USART_DRV_PollGetByte+0xd4>)
 80010e4:	8011      	strh	r1, [r2, #0]
 80010e6:	461a      	mov	r2, r3
 80010e8:	4b24      	ldr	r3, [pc, #144]	; (800117c <USART_DRV_PollGetByte+0xd8>)
 80010ea:	5c9b      	ldrb	r3, [r3, r2]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	701a      	strb	r2, [r3, #0]
        if(rx_tail >= UART_RX_BUF_SIZE) rx_tail = 0;
 80010f2:	4b21      	ldr	r3, [pc, #132]	; (8001178 <USART_DRV_PollGetByte+0xd4>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	2b7f      	cmp	r3, #127	; 0x7f
 80010fa:	d902      	bls.n	8001102 <USART_DRV_PollGetByte+0x5e>
 80010fc:	4b1e      	ldr	r3, [pc, #120]	; (8001178 <USART_DRV_PollGetByte+0xd4>)
 80010fe:	2200      	movs	r2, #0
 8001100:	801a      	strh	r2, [r3, #0]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	f383 8810 	msr	PRIMASK, r3
}
 800110c:	bf00      	nop

        __set_PRIMASK(prim);

        if(echo) {
 800110e:	4b1c      	ldr	r3, [pc, #112]	; (8001180 <USART_DRV_PollGetByte+0xdc>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d008      	beq.n	8001128 <USART_DRV_PollGetByte+0x84>
            uint8_t ch = *out;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	72fb      	strb	r3, [r7, #11]
            USART_DRV_TxBuf(&ch, 1);
 800111c:	f107 030b 	add.w	r3, r7, #11
 8001120:	2101      	movs	r1, #1
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff3e 	bl	8000fa4 <USART_DRV_TxBuf>
        }

        return true;
 8001128:	2301      	movs	r3, #1
 800112a:	e01e      	b.n	800116a <USART_DRV_PollGetByte+0xc6>
    } else {
        if(__HAL_UART_GET_FLAG(huart_ptr, UART_FLAG_RXNE)) {
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <USART_DRV_PollGetByte+0xe0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0320 	and.w	r3, r3, #32
 8001138:	2b20      	cmp	r3, #32
 800113a:	d115      	bne.n	8001168 <USART_DRV_PollGetByte+0xc4>
            *out = (uint8_t)(huart_ptr->Instance->DR & 0xFF);
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <USART_DRV_PollGetByte+0xe0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	b2da      	uxtb	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	701a      	strb	r2, [r3, #0]
            if(echo) {
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <USART_DRV_PollGetByte+0xdc>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d008      	beq.n	8001164 <USART_DRV_PollGetByte+0xc0>
                uint8_t ch = *out;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	72bb      	strb	r3, [r7, #10]
                USART_DRV_TxBuf(&ch, 1);
 8001158:	f107 030a 	add.w	r3, r7, #10
 800115c:	2101      	movs	r1, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff ff20 	bl	8000fa4 <USART_DRV_TxBuf>
            }
            return true;
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <USART_DRV_PollGetByte+0xc6>
        }
        return false;
 8001168:	2300      	movs	r3, #0
    }
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200001bc 	.word	0x200001bc
 8001178:	200001be 	.word	0x200001be
 800117c:	2000013c 	.word	0x2000013c
 8001180:	20000019 	.word	0x20000019
 8001184:	20000138 	.word	0x20000138

08001188 <USART_DRV_SetEcho>:

void USART_DRV_SetEcho(bool en){ echo = en; }
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
 8001192:	4a04      	ldr	r2, [pc, #16]	; (80011a4 <USART_DRV_SetEcho+0x1c>)
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	7013      	strb	r3, [r2, #0]
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	20000019 	.word	0x20000019

080011a8 <USART_DRV_IRQ_Handler>:

void USART_DRV_IRQ_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
    if(!huart_ptr) return;
 80011ae:	4b3e      	ldr	r3, [pc, #248]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d072      	beq.n	800129c <USART_DRV_IRQ_Handler+0xf4>

    uint32_t sr = huart_ptr->Instance->SR;
 80011b6:	4b3c      	ldr	r3, [pc, #240]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	607b      	str	r3, [r7, #4]

    /* --- RX --- */
    if(sr & USART_SR_RXNE) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f003 0320 	and.w	r3, r3, #32
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d02e      	beq.n	8001228 <USART_DRV_IRQ_Handler+0x80>
        uint8_t b = (uint8_t)(huart_ptr->Instance->DR & 0xFF);
 80011ca:	4b37      	ldr	r3, [pc, #220]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	70fb      	strb	r3, [r7, #3]
        uint16_t next = (rx_head + 1) % UART_RX_BUF_SIZE;
 80011d4:	4b35      	ldr	r3, [pc, #212]	; (80012ac <USART_DRV_IRQ_Handler+0x104>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	3301      	adds	r3, #1
 80011dc:	425a      	negs	r2, r3
 80011de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011e6:	bf58      	it	pl
 80011e8:	4253      	negpl	r3, r2
 80011ea:	803b      	strh	r3, [r7, #0]
        if(next == rx_tail) {
 80011ec:	4b30      	ldr	r3, [pc, #192]	; (80012b0 <USART_DRV_IRQ_Handler+0x108>)
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	883a      	ldrh	r2, [r7, #0]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d10d      	bne.n	8001214 <USART_DRV_IRQ_Handler+0x6c>
            //     
            rx_tail = (rx_tail + 1) % UART_RX_BUF_SIZE;
 80011f8:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <USART_DRV_IRQ_Handler+0x108>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	3301      	adds	r3, #1
 8001200:	425a      	negs	r2, r3
 8001202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001206:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800120a:	bf58      	it	pl
 800120c:	4253      	negpl	r3, r2
 800120e:	b29a      	uxth	r2, r3
 8001210:	4b27      	ldr	r3, [pc, #156]	; (80012b0 <USART_DRV_IRQ_Handler+0x108>)
 8001212:	801a      	strh	r2, [r3, #0]
        }
        rx_ring[rx_head] = b;
 8001214:	4b25      	ldr	r3, [pc, #148]	; (80012ac <USART_DRV_IRQ_Handler+0x104>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	b29b      	uxth	r3, r3
 800121a:	4619      	mov	r1, r3
 800121c:	4a25      	ldr	r2, [pc, #148]	; (80012b4 <USART_DRV_IRQ_Handler+0x10c>)
 800121e:	78fb      	ldrb	r3, [r7, #3]
 8001220:	5453      	strb	r3, [r2, r1]
        rx_head = next;
 8001222:	4a22      	ldr	r2, [pc, #136]	; (80012ac <USART_DRV_IRQ_Handler+0x104>)
 8001224:	883b      	ldrh	r3, [r7, #0]
 8001226:	8013      	strh	r3, [r2, #0]
    }

    /* --- TX --- */
    if((sr & USART_SR_TXE) && tx_head != tx_tail) {
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122e:	2b00      	cmp	r3, #0
 8001230:	d01e      	beq.n	8001270 <USART_DRV_IRQ_Handler+0xc8>
 8001232:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <USART_DRV_IRQ_Handler+0x110>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	b29a      	uxth	r2, r3
 8001238:	4b20      	ldr	r3, [pc, #128]	; (80012bc <USART_DRV_IRQ_Handler+0x114>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	b29b      	uxth	r3, r3
 800123e:	429a      	cmp	r2, r3
 8001240:	d016      	beq.n	8001270 <USART_DRV_IRQ_Handler+0xc8>
        huart_ptr->Instance->DR = tx_ring[tx_tail];
 8001242:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <USART_DRV_IRQ_Handler+0x114>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	b29b      	uxth	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <USART_DRV_IRQ_Handler+0x118>)
 800124c:	5c9b      	ldrb	r3, [r3, r2]
 800124e:	b2da      	uxtb	r2, r3
 8001250:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
        tx_tail = (tx_tail + 1) % UART_TX_BUF_SIZE;
 8001258:	4b18      	ldr	r3, [pc, #96]	; (80012bc <USART_DRV_IRQ_Handler+0x114>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	b29b      	uxth	r3, r3
 800125e:	3301      	adds	r3, #1
 8001260:	425a      	negs	r2, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	b2d2      	uxtb	r2, r2
 8001266:	bf58      	it	pl
 8001268:	4253      	negpl	r3, r2
 800126a:	b29a      	uxth	r2, r3
 800126c:	4b13      	ldr	r3, [pc, #76]	; (80012bc <USART_DRV_IRQ_Handler+0x114>)
 800126e:	801a      	strh	r2, [r3, #0]
    }

    if(tx_head == tx_tail) {
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <USART_DRV_IRQ_Handler+0x110>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	b29a      	uxth	r2, r3
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <USART_DRV_IRQ_Handler+0x114>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	b29b      	uxth	r3, r3
 800127c:	429a      	cmp	r2, r3
 800127e:	d10e      	bne.n	800129e <USART_DRV_IRQ_Handler+0xf6>
        __HAL_UART_DISABLE_IT(huart_ptr, UART_IT_TXE);
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <USART_DRV_IRQ_Handler+0x100>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001292:	60da      	str	r2, [r3, #12]
        tx_busy = false;
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <USART_DRV_IRQ_Handler+0x11c>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	e000      	b.n	800129e <USART_DRV_IRQ_Handler+0xf6>
    if(!huart_ptr) return;
 800129c:	bf00      	nop
    }
}
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	20000138 	.word	0x20000138
 80012ac:	200001bc 	.word	0x200001bc
 80012b0:	200001be 	.word	0x200001be
 80012b4:	2000013c 	.word	0x2000013c
 80012b8:	200002c0 	.word	0x200002c0
 80012bc:	200002c2 	.word	0x200002c2
 80012c0:	200001c0 	.word	0x200001c0
 80012c4:	200002c4 	.word	0x200002c4

080012c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001300 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012cc:	480d      	ldr	r0, [pc, #52]	; (8001304 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012ce:	490e      	ldr	r1, [pc, #56]	; (8001308 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012d0:	4a0e      	ldr	r2, [pc, #56]	; (800130c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a0b      	ldr	r2, [pc, #44]	; (8001310 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012e4:	4c0b      	ldr	r4, [pc, #44]	; (8001314 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012f2:	f7ff fc4b 	bl	8000b8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012f6:	f002 f8e7 	bl	80034c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012fa:	f7ff faaf 	bl	800085c <main>
  bx  lr    
 80012fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001300:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001308:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800130c:	08003f68 	.word	0x08003f68
  ldr r2, =_sbss
 8001310:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001314:	200002dc 	.word	0x200002dc

08001318 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001318:	e7fe      	b.n	8001318 <ADC_IRQHandler>
	...

0800131c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001320:	4b0e      	ldr	r3, [pc, #56]	; (800135c <HAL_Init+0x40>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a0d      	ldr	r2, [pc, #52]	; (800135c <HAL_Init+0x40>)
 8001326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800132a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_Init+0x40>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0a      	ldr	r2, [pc, #40]	; (800135c <HAL_Init+0x40>)
 8001332:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001336:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001338:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_Init+0x40>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a07      	ldr	r2, [pc, #28]	; (800135c <HAL_Init+0x40>)
 800133e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001344:	2003      	movs	r0, #3
 8001346:	f000 f92b 	bl	80015a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800134a:	200f      	movs	r0, #15
 800134c:	f000 f808 	bl	8001360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001350:	f7ff fb8e 	bl	8000a70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40023c00 	.word	0x40023c00

08001360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <HAL_InitTick+0x54>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <HAL_InitTick+0x58>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001376:	fbb3 f3f1 	udiv	r3, r3, r1
 800137a:	fbb2 f3f3 	udiv	r3, r2, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f943 	bl	800160a <HAL_SYSTICK_Config>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e00e      	b.n	80013ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b0f      	cmp	r3, #15
 8001392:	d80a      	bhi.n	80013aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001394:	2200      	movs	r2, #0
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	f04f 30ff 	mov.w	r0, #4294967295
 800139c:	f000 f90b 	bl	80015b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013a0:	4a06      	ldr	r2, [pc, #24]	; (80013bc <HAL_InitTick+0x5c>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e000      	b.n	80013ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000014 	.word	0x20000014
 80013b8:	20000020 	.word	0x20000020
 80013bc:	2000001c 	.word	0x2000001c

080013c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_IncTick+0x20>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <HAL_IncTick+0x24>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <HAL_IncTick+0x24>)
 80013d2:	6013      	str	r3, [r2, #0]
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000020 	.word	0x20000020
 80013e4:	200002c8 	.word	0x200002c8

080013e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return uwTick;
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <HAL_GetTick+0x14>)
 80013ee:	681b      	ldr	r3, [r3, #0]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	200002c8 	.word	0x200002c8

08001400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800141c:	4013      	ands	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800142c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001432:	4a04      	ldr	r2, [pc, #16]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	60d3      	str	r3, [r2, #12]
}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <__NVIC_GetPriorityGrouping+0x18>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	0a1b      	lsrs	r3, r3, #8
 8001452:	f003 0307 	and.w	r3, r3, #7
}
 8001456:	4618      	mov	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	db0b      	blt.n	800148e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f003 021f 	and.w	r2, r3, #31
 800147c:	4907      	ldr	r1, [pc, #28]	; (800149c <__NVIC_EnableIRQ+0x38>)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	095b      	lsrs	r3, r3, #5
 8001484:	2001      	movs	r0, #1
 8001486:	fa00 f202 	lsl.w	r2, r0, r2
 800148a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000e100 	.word	0xe000e100

080014a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	6039      	str	r1, [r7, #0]
 80014aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	db0a      	blt.n	80014ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	490c      	ldr	r1, [pc, #48]	; (80014ec <__NVIC_SetPriority+0x4c>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	0112      	lsls	r2, r2, #4
 80014c0:	b2d2      	uxtb	r2, r2
 80014c2:	440b      	add	r3, r1
 80014c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c8:	e00a      	b.n	80014e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4908      	ldr	r1, [pc, #32]	; (80014f0 <__NVIC_SetPriority+0x50>)
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	f003 030f 	and.w	r3, r3, #15
 80014d6:	3b04      	subs	r3, #4
 80014d8:	0112      	lsls	r2, r2, #4
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	440b      	add	r3, r1
 80014de:	761a      	strb	r2, [r3, #24]
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000e100 	.word	0xe000e100
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b089      	sub	sp, #36	; 0x24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	f1c3 0307 	rsb	r3, r3, #7
 800150e:	2b04      	cmp	r3, #4
 8001510:	bf28      	it	cs
 8001512:	2304      	movcs	r3, #4
 8001514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	3304      	adds	r3, #4
 800151a:	2b06      	cmp	r3, #6
 800151c:	d902      	bls.n	8001524 <NVIC_EncodePriority+0x30>
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	3b03      	subs	r3, #3
 8001522:	e000      	b.n	8001526 <NVIC_EncodePriority+0x32>
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001528:	f04f 32ff 	mov.w	r2, #4294967295
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43da      	mvns	r2, r3
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	401a      	ands	r2, r3
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800153c:	f04f 31ff 	mov.w	r1, #4294967295
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	fa01 f303 	lsl.w	r3, r1, r3
 8001546:	43d9      	mvns	r1, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800154c:	4313      	orrs	r3, r2
         );
}
 800154e:	4618      	mov	r0, r3
 8001550:	3724      	adds	r7, #36	; 0x24
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800156c:	d301      	bcc.n	8001572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800156e:	2301      	movs	r3, #1
 8001570:	e00f      	b.n	8001592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001572:	4a0a      	ldr	r2, [pc, #40]	; (800159c <SysTick_Config+0x40>)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3b01      	subs	r3, #1
 8001578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800157a:	210f      	movs	r1, #15
 800157c:	f04f 30ff 	mov.w	r0, #4294967295
 8001580:	f7ff ff8e 	bl	80014a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <SysTick_Config+0x40>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800158a:	4b04      	ldr	r3, [pc, #16]	; (800159c <SysTick_Config+0x40>)
 800158c:	2207      	movs	r2, #7
 800158e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	e000e010 	.word	0xe000e010

080015a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ff29 	bl	8001400 <__NVIC_SetPriorityGrouping>
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b086      	sub	sp, #24
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
 80015c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015c8:	f7ff ff3e 	bl	8001448 <__NVIC_GetPriorityGrouping>
 80015cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	6978      	ldr	r0, [r7, #20]
 80015d4:	f7ff ff8e 	bl	80014f4 <NVIC_EncodePriority>
 80015d8:	4602      	mov	r2, r0
 80015da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015de:	4611      	mov	r1, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ff5d 	bl	80014a0 <__NVIC_SetPriority>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff ff31 	bl	8001464 <__NVIC_EnableIRQ>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ffa2 	bl	800155c <SysTick_Config>
 8001618:	4603      	mov	r3, r0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001624:	b480      	push	{r7}
 8001626:	b089      	sub	sp, #36	; 0x24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	e177      	b.n	8001930 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001640:	2201      	movs	r2, #1
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	697a      	ldr	r2, [r7, #20]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	429a      	cmp	r2, r3
 800165a:	f040 8166 	bne.w	800192a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b01      	cmp	r3, #1
 8001668:	d005      	beq.n	8001676 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001672:	2b02      	cmp	r3, #2
 8001674:	d130      	bne.n	80016d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	2203      	movs	r2, #3
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	68da      	ldr	r2, [r3, #12]
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4313      	orrs	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ac:	2201      	movs	r2, #1
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	f003 0201 	and.w	r2, r3, #1
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 0303 	and.w	r3, r3, #3
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d017      	beq.n	8001714 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	2203      	movs	r2, #3
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	689a      	ldr	r2, [r3, #8]
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	4313      	orrs	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d123      	bne.n	8001768 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	08da      	lsrs	r2, r3, #3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3208      	adds	r2, #8
 8001728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800172c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	f003 0307 	and.w	r3, r3, #7
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	220f      	movs	r2, #15
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	43db      	mvns	r3, r3
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4013      	ands	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	691a      	ldr	r2, [r3, #16]
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	4313      	orrs	r3, r2
 8001758:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	08da      	lsrs	r2, r3, #3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3208      	adds	r2, #8
 8001762:	69b9      	ldr	r1, [r7, #24]
 8001764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	2203      	movs	r2, #3
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 0203 	and.w	r2, r3, #3
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f000 80c0 	beq.w	800192a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	4b66      	ldr	r3, [pc, #408]	; (8001948 <HAL_GPIO_Init+0x324>)
 80017b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b2:	4a65      	ldr	r2, [pc, #404]	; (8001948 <HAL_GPIO_Init+0x324>)
 80017b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017b8:	6453      	str	r3, [r2, #68]	; 0x44
 80017ba:	4b63      	ldr	r3, [pc, #396]	; (8001948 <HAL_GPIO_Init+0x324>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017c6:	4a61      	ldr	r2, [pc, #388]	; (800194c <HAL_GPIO_Init+0x328>)
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	089b      	lsrs	r3, r3, #2
 80017cc:	3302      	adds	r3, #2
 80017ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	f003 0303 	and.w	r3, r3, #3
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	220f      	movs	r2, #15
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4013      	ands	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a58      	ldr	r2, [pc, #352]	; (8001950 <HAL_GPIO_Init+0x32c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d037      	beq.n	8001862 <HAL_GPIO_Init+0x23e>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a57      	ldr	r2, [pc, #348]	; (8001954 <HAL_GPIO_Init+0x330>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d031      	beq.n	800185e <HAL_GPIO_Init+0x23a>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a56      	ldr	r2, [pc, #344]	; (8001958 <HAL_GPIO_Init+0x334>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d02b      	beq.n	800185a <HAL_GPIO_Init+0x236>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a55      	ldr	r2, [pc, #340]	; (800195c <HAL_GPIO_Init+0x338>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d025      	beq.n	8001856 <HAL_GPIO_Init+0x232>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a54      	ldr	r2, [pc, #336]	; (8001960 <HAL_GPIO_Init+0x33c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d01f      	beq.n	8001852 <HAL_GPIO_Init+0x22e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a53      	ldr	r2, [pc, #332]	; (8001964 <HAL_GPIO_Init+0x340>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d019      	beq.n	800184e <HAL_GPIO_Init+0x22a>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a52      	ldr	r2, [pc, #328]	; (8001968 <HAL_GPIO_Init+0x344>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d013      	beq.n	800184a <HAL_GPIO_Init+0x226>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a51      	ldr	r2, [pc, #324]	; (800196c <HAL_GPIO_Init+0x348>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d00d      	beq.n	8001846 <HAL_GPIO_Init+0x222>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a50      	ldr	r2, [pc, #320]	; (8001970 <HAL_GPIO_Init+0x34c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d007      	beq.n	8001842 <HAL_GPIO_Init+0x21e>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a4f      	ldr	r2, [pc, #316]	; (8001974 <HAL_GPIO_Init+0x350>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d101      	bne.n	800183e <HAL_GPIO_Init+0x21a>
 800183a:	2309      	movs	r3, #9
 800183c:	e012      	b.n	8001864 <HAL_GPIO_Init+0x240>
 800183e:	230a      	movs	r3, #10
 8001840:	e010      	b.n	8001864 <HAL_GPIO_Init+0x240>
 8001842:	2308      	movs	r3, #8
 8001844:	e00e      	b.n	8001864 <HAL_GPIO_Init+0x240>
 8001846:	2307      	movs	r3, #7
 8001848:	e00c      	b.n	8001864 <HAL_GPIO_Init+0x240>
 800184a:	2306      	movs	r3, #6
 800184c:	e00a      	b.n	8001864 <HAL_GPIO_Init+0x240>
 800184e:	2305      	movs	r3, #5
 8001850:	e008      	b.n	8001864 <HAL_GPIO_Init+0x240>
 8001852:	2304      	movs	r3, #4
 8001854:	e006      	b.n	8001864 <HAL_GPIO_Init+0x240>
 8001856:	2303      	movs	r3, #3
 8001858:	e004      	b.n	8001864 <HAL_GPIO_Init+0x240>
 800185a:	2302      	movs	r3, #2
 800185c:	e002      	b.n	8001864 <HAL_GPIO_Init+0x240>
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <HAL_GPIO_Init+0x240>
 8001862:	2300      	movs	r3, #0
 8001864:	69fa      	ldr	r2, [r7, #28]
 8001866:	f002 0203 	and.w	r2, r2, #3
 800186a:	0092      	lsls	r2, r2, #2
 800186c:	4093      	lsls	r3, r2
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001874:	4935      	ldr	r1, [pc, #212]	; (800194c <HAL_GPIO_Init+0x328>)
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	089b      	lsrs	r3, r3, #2
 800187a:	3302      	adds	r3, #2
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001882:	4b3d      	ldr	r3, [pc, #244]	; (8001978 <HAL_GPIO_Init+0x354>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018a6:	4a34      	ldr	r2, [pc, #208]	; (8001978 <HAL_GPIO_Init+0x354>)
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018ac:	4b32      	ldr	r3, [pc, #200]	; (8001978 <HAL_GPIO_Init+0x354>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	69ba      	ldr	r2, [r7, #24]
 80018b8:	4013      	ands	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d0:	4a29      	ldr	r2, [pc, #164]	; (8001978 <HAL_GPIO_Init+0x354>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018d6:	4b28      	ldr	r3, [pc, #160]	; (8001978 <HAL_GPIO_Init+0x354>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	43db      	mvns	r3, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4013      	ands	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018fa:	4a1f      	ldr	r2, [pc, #124]	; (8001978 <HAL_GPIO_Init+0x354>)
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001900:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <HAL_GPIO_Init+0x354>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001924:	4a14      	ldr	r2, [pc, #80]	; (8001978 <HAL_GPIO_Init+0x354>)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3301      	adds	r3, #1
 800192e:	61fb      	str	r3, [r7, #28]
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	2b0f      	cmp	r3, #15
 8001934:	f67f ae84 	bls.w	8001640 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001938:	bf00      	nop
 800193a:	bf00      	nop
 800193c:	3724      	adds	r7, #36	; 0x24
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800
 800194c:	40013800 	.word	0x40013800
 8001950:	40020000 	.word	0x40020000
 8001954:	40020400 	.word	0x40020400
 8001958:	40020800 	.word	0x40020800
 800195c:	40020c00 	.word	0x40020c00
 8001960:	40021000 	.word	0x40021000
 8001964:	40021400 	.word	0x40021400
 8001968:	40021800 	.word	0x40021800
 800196c:	40021c00 	.word	0x40021c00
 8001970:	40022000 	.word	0x40022000
 8001974:	40022400 	.word	0x40022400
 8001978:	40013c00 	.word	0x40013c00

0800197c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e267      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	2b00      	cmp	r3, #0
 8001998:	d075      	beq.n	8001a86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800199a:	4b88      	ldr	r3, [pc, #544]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d00c      	beq.n	80019c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019a6:	4b85      	ldr	r3, [pc, #532]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019ae:	2b08      	cmp	r3, #8
 80019b0:	d112      	bne.n	80019d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b2:	4b82      	ldr	r3, [pc, #520]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019be:	d10b      	bne.n	80019d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c0:	4b7e      	ldr	r3, [pc, #504]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d05b      	beq.n	8001a84 <HAL_RCC_OscConfig+0x108>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d157      	bne.n	8001a84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e242      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e0:	d106      	bne.n	80019f0 <HAL_RCC_OscConfig+0x74>
 80019e2:	4b76      	ldr	r3, [pc, #472]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a75      	ldr	r2, [pc, #468]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	e01d      	b.n	8001a2c <HAL_RCC_OscConfig+0xb0>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019f8:	d10c      	bne.n	8001a14 <HAL_RCC_OscConfig+0x98>
 80019fa:	4b70      	ldr	r3, [pc, #448]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a6f      	ldr	r2, [pc, #444]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	4b6d      	ldr	r3, [pc, #436]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a6c      	ldr	r2, [pc, #432]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	e00b      	b.n	8001a2c <HAL_RCC_OscConfig+0xb0>
 8001a14:	4b69      	ldr	r3, [pc, #420]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a68      	ldr	r2, [pc, #416]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a65      	ldr	r2, [pc, #404]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d013      	beq.n	8001a5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a34:	f7ff fcd8 	bl	80013e8 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a3c:	f7ff fcd4 	bl	80013e8 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b64      	cmp	r3, #100	; 0x64
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e207      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	4b5b      	ldr	r3, [pc, #364]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0xc0>
 8001a5a:	e014      	b.n	8001a86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fcc4 	bl	80013e8 <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a64:	f7ff fcc0 	bl	80013e8 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b64      	cmp	r3, #100	; 0x64
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e1f3      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a76:	4b51      	ldr	r3, [pc, #324]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0xe8>
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d063      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a92:	4b4a      	ldr	r3, [pc, #296]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00b      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a9e:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d11c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aaa:	4b44      	ldr	r3, [pc, #272]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d116      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab6:	4b41      	ldr	r3, [pc, #260]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d005      	beq.n	8001ace <HAL_RCC_OscConfig+0x152>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d001      	beq.n	8001ace <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e1c7      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ace:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4937      	ldr	r1, [pc, #220]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae2:	e03a      	b.n	8001b5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d020      	beq.n	8001b2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aec:	4b34      	ldr	r3, [pc, #208]	; (8001bc0 <HAL_RCC_OscConfig+0x244>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af2:	f7ff fc79 	bl	80013e8 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001afa:	f7ff fc75 	bl	80013e8 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e1a8      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0c:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0f0      	beq.n	8001afa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b18:	4b28      	ldr	r3, [pc, #160]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	4925      	ldr	r1, [pc, #148]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	600b      	str	r3, [r1, #0]
 8001b2c:	e015      	b.n	8001b5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2e:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <HAL_RCC_OscConfig+0x244>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b34:	f7ff fc58 	bl	80013e8 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b3c:	f7ff fc54 	bl	80013e8 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e187      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4e:	4b1b      	ldr	r3, [pc, #108]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f0      	bne.n	8001b3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d036      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d016      	beq.n	8001b9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <HAL_RCC_OscConfig+0x248>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b74:	f7ff fc38 	bl	80013e8 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fc34 	bl	80013e8 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e167      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_RCC_OscConfig+0x240>)
 8001b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0x200>
 8001b9a:	e01b      	b.n	8001bd4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <HAL_RCC_OscConfig+0x248>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff fc21 	bl	80013e8 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba8:	e00e      	b.n	8001bc8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001baa:	f7ff fc1d 	bl	80013e8 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d907      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e150      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	42470000 	.word	0x42470000
 8001bc4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc8:	4b88      	ldr	r3, [pc, #544]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001bca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1ea      	bne.n	8001baa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 8097 	beq.w	8001d10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001be6:	4b81      	ldr	r3, [pc, #516]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10f      	bne.n	8001c12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	4b7d      	ldr	r3, [pc, #500]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	4a7c      	ldr	r2, [pc, #496]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	6413      	str	r3, [r2, #64]	; 0x40
 8001c02:	4b7a      	ldr	r3, [pc, #488]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c12:	4b77      	ldr	r3, [pc, #476]	; (8001df0 <HAL_RCC_OscConfig+0x474>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d118      	bne.n	8001c50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c1e:	4b74      	ldr	r3, [pc, #464]	; (8001df0 <HAL_RCC_OscConfig+0x474>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a73      	ldr	r2, [pc, #460]	; (8001df0 <HAL_RCC_OscConfig+0x474>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c2a:	f7ff fbdd 	bl	80013e8 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c32:	f7ff fbd9 	bl	80013e8 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e10c      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c44:	4b6a      	ldr	r3, [pc, #424]	; (8001df0 <HAL_RCC_OscConfig+0x474>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d106      	bne.n	8001c66 <HAL_RCC_OscConfig+0x2ea>
 8001c58:	4b64      	ldr	r3, [pc, #400]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c5c:	4a63      	ldr	r2, [pc, #396]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6713      	str	r3, [r2, #112]	; 0x70
 8001c64:	e01c      	b.n	8001ca0 <HAL_RCC_OscConfig+0x324>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	d10c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x30c>
 8001c6e:	4b5f      	ldr	r3, [pc, #380]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c72:	4a5e      	ldr	r2, [pc, #376]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c74:	f043 0304 	orr.w	r3, r3, #4
 8001c78:	6713      	str	r3, [r2, #112]	; 0x70
 8001c7a:	4b5c      	ldr	r3, [pc, #368]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c7e:	4a5b      	ldr	r2, [pc, #364]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6713      	str	r3, [r2, #112]	; 0x70
 8001c86:	e00b      	b.n	8001ca0 <HAL_RCC_OscConfig+0x324>
 8001c88:	4b58      	ldr	r3, [pc, #352]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8c:	4a57      	ldr	r2, [pc, #348]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c8e:	f023 0301 	bic.w	r3, r3, #1
 8001c92:	6713      	str	r3, [r2, #112]	; 0x70
 8001c94:	4b55      	ldr	r3, [pc, #340]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c98:	4a54      	ldr	r2, [pc, #336]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001c9a:	f023 0304 	bic.w	r3, r3, #4
 8001c9e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d015      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca8:	f7ff fb9e 	bl	80013e8 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cae:	e00a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cb0:	f7ff fb9a 	bl	80013e8 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e0cb      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc6:	4b49      	ldr	r3, [pc, #292]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0ee      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x334>
 8001cd2:	e014      	b.n	8001cfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd4:	f7ff fb88 	bl	80013e8 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f7ff fb84 	bl	80013e8 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e0b5      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf2:	4b3e      	ldr	r3, [pc, #248]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1ee      	bne.n	8001cdc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cfe:	7dfb      	ldrb	r3, [r7, #23]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d105      	bne.n	8001d10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d04:	4b39      	ldr	r3, [pc, #228]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d08:	4a38      	ldr	r2, [pc, #224]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001d0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 80a1 	beq.w	8001e5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d1a:	4b34      	ldr	r3, [pc, #208]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b08      	cmp	r3, #8
 8001d24:	d05c      	beq.n	8001de0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d141      	bne.n	8001db2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2e:	4b31      	ldr	r3, [pc, #196]	; (8001df4 <HAL_RCC_OscConfig+0x478>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d34:	f7ff fb58 	bl	80013e8 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3c:	f7ff fb54 	bl	80013e8 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e087      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d4e:	4b27      	ldr	r3, [pc, #156]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	69da      	ldr	r2, [r3, #28]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d68:	019b      	lsls	r3, r3, #6
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d70:	085b      	lsrs	r3, r3, #1
 8001d72:	3b01      	subs	r3, #1
 8001d74:	041b      	lsls	r3, r3, #16
 8001d76:	431a      	orrs	r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7c:	061b      	lsls	r3, r3, #24
 8001d7e:	491b      	ldr	r1, [pc, #108]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d84:	4b1b      	ldr	r3, [pc, #108]	; (8001df4 <HAL_RCC_OscConfig+0x478>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7ff fb2d 	bl	80013e8 <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d92:	f7ff fb29 	bl	80013e8 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e05c      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da4:	4b11      	ldr	r3, [pc, #68]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0f0      	beq.n	8001d92 <HAL_RCC_OscConfig+0x416>
 8001db0:	e054      	b.n	8001e5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <HAL_RCC_OscConfig+0x478>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db8:	f7ff fb16 	bl	80013e8 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc0:	f7ff fb12 	bl	80013e8 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e045      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_RCC_OscConfig+0x470>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1f0      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x444>
 8001dde:	e03d      	b.n	8001e5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d107      	bne.n	8001df8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e038      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40007000 	.word	0x40007000
 8001df4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001df8:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <HAL_RCC_OscConfig+0x4ec>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d028      	beq.n	8001e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d121      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d11a      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e28:	4013      	ands	r3, r2
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d111      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3e:	085b      	lsrs	r3, r3, #1
 8001e40:	3b01      	subs	r3, #1
 8001e42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d107      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d001      	beq.n	8001e5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3718      	adds	r7, #24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40023800 	.word	0x40023800

08001e6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e0cc      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e80:	4b68      	ldr	r3, [pc, #416]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d90c      	bls.n	8001ea8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8e:	4b65      	ldr	r3, [pc, #404]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e96:	4b63      	ldr	r3, [pc, #396]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 030f 	and.w	r3, r3, #15
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d001      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e0b8      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d020      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d005      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ec0:	4b59      	ldr	r3, [pc, #356]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	4a58      	ldr	r2, [pc, #352]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001eca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d005      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ed8:	4b53      	ldr	r3, [pc, #332]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	4a52      	ldr	r2, [pc, #328]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ede:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ee2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee4:	4b50      	ldr	r3, [pc, #320]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	494d      	ldr	r1, [pc, #308]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d044      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d107      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0a:	4b47      	ldr	r3, [pc, #284]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d119      	bne.n	8001f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e07f      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d003      	beq.n	8001f2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	d107      	bne.n	8001f3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2a:	4b3f      	ldr	r3, [pc, #252]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d109      	bne.n	8001f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e06f      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3a:	4b3b      	ldr	r3, [pc, #236]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e067      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f4a:	4b37      	ldr	r3, [pc, #220]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f023 0203 	bic.w	r2, r3, #3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	4934      	ldr	r1, [pc, #208]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f5c:	f7ff fa44 	bl	80013e8 <HAL_GetTick>
 8001f60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f62:	e00a      	b.n	8001f7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f64:	f7ff fa40 	bl	80013e8 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e04f      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7a:	4b2b      	ldr	r3, [pc, #172]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 020c 	and.w	r2, r3, #12
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d1eb      	bne.n	8001f64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 030f 	and.w	r3, r3, #15
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d20c      	bcs.n	8001fb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	4b22      	ldr	r3, [pc, #136]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fa2:	4b20      	ldr	r3, [pc, #128]	; (8002024 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d001      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e032      	b.n	800201a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	4916      	ldr	r1, [pc, #88]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d009      	beq.n	8001ff2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	490e      	ldr	r1, [pc, #56]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ff2:	f000 f821 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	490a      	ldr	r1, [pc, #40]	; (800202c <HAL_RCC_ClockConfig+0x1c0>)
 8002004:	5ccb      	ldrb	r3, [r1, r3]
 8002006:	fa22 f303 	lsr.w	r3, r2, r3
 800200a:	4a09      	ldr	r2, [pc, #36]	; (8002030 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_RCC_ClockConfig+0x1c8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff f9a4 	bl	8001360 <HAL_InitTick>

  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023c00 	.word	0x40023c00
 8002028:	40023800 	.word	0x40023800
 800202c:	08003f0c 	.word	0x08003f0c
 8002030:	20000014 	.word	0x20000014
 8002034:	2000001c 	.word	0x2000001c

08002038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800203c:	b090      	sub	sp, #64	; 0x40
 800203e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002040:	2300      	movs	r3, #0
 8002042:	637b      	str	r3, [r7, #52]	; 0x34
 8002044:	2300      	movs	r3, #0
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002048:	2300      	movs	r3, #0
 800204a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002050:	4b59      	ldr	r3, [pc, #356]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b08      	cmp	r3, #8
 800205a:	d00d      	beq.n	8002078 <HAL_RCC_GetSysClockFreq+0x40>
 800205c:	2b08      	cmp	r3, #8
 800205e:	f200 80a1 	bhi.w	80021a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <HAL_RCC_GetSysClockFreq+0x34>
 8002066:	2b04      	cmp	r3, #4
 8002068:	d003      	beq.n	8002072 <HAL_RCC_GetSysClockFreq+0x3a>
 800206a:	e09b      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800206c:	4b53      	ldr	r3, [pc, #332]	; (80021bc <HAL_RCC_GetSysClockFreq+0x184>)
 800206e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002070:	e09b      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002072:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002074:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002076:	e098      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002078:	4b4f      	ldr	r3, [pc, #316]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002080:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002082:	4b4d      	ldr	r3, [pc, #308]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d028      	beq.n	80020e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800208e:	4b4a      	ldr	r3, [pc, #296]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	099b      	lsrs	r3, r3, #6
 8002094:	2200      	movs	r2, #0
 8002096:	623b      	str	r3, [r7, #32]
 8002098:	627a      	str	r2, [r7, #36]	; 0x24
 800209a:	6a3b      	ldr	r3, [r7, #32]
 800209c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80020a0:	2100      	movs	r1, #0
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80020a4:	fb03 f201 	mul.w	r2, r3, r1
 80020a8:	2300      	movs	r3, #0
 80020aa:	fb00 f303 	mul.w	r3, r0, r3
 80020ae:	4413      	add	r3, r2
 80020b0:	4a43      	ldr	r2, [pc, #268]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80020b2:	fba0 1202 	umull	r1, r2, r0, r2
 80020b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80020b8:	460a      	mov	r2, r1
 80020ba:	62ba      	str	r2, [r7, #40]	; 0x28
 80020bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020be:	4413      	add	r3, r2
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c4:	2200      	movs	r2, #0
 80020c6:	61bb      	str	r3, [r7, #24]
 80020c8:	61fa      	str	r2, [r7, #28]
 80020ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80020d2:	f7fe f8e5 	bl	80002a0 <__aeabi_uldivmod>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4613      	mov	r3, r2
 80020dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020de:	e053      	b.n	8002188 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020e0:	4b35      	ldr	r3, [pc, #212]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	099b      	lsrs	r3, r3, #6
 80020e6:	2200      	movs	r2, #0
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	617a      	str	r2, [r7, #20]
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80020f2:	f04f 0b00 	mov.w	fp, #0
 80020f6:	4652      	mov	r2, sl
 80020f8:	465b      	mov	r3, fp
 80020fa:	f04f 0000 	mov.w	r0, #0
 80020fe:	f04f 0100 	mov.w	r1, #0
 8002102:	0159      	lsls	r1, r3, #5
 8002104:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002108:	0150      	lsls	r0, r2, #5
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	ebb2 080a 	subs.w	r8, r2, sl
 8002112:	eb63 090b 	sbc.w	r9, r3, fp
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	f04f 0300 	mov.w	r3, #0
 800211e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002122:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002126:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800212a:	ebb2 0408 	subs.w	r4, r2, r8
 800212e:	eb63 0509 	sbc.w	r5, r3, r9
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	00eb      	lsls	r3, r5, #3
 800213c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002140:	00e2      	lsls	r2, r4, #3
 8002142:	4614      	mov	r4, r2
 8002144:	461d      	mov	r5, r3
 8002146:	eb14 030a 	adds.w	r3, r4, sl
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	eb45 030b 	adc.w	r3, r5, fp
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	f04f 0200 	mov.w	r2, #0
 8002156:	f04f 0300 	mov.w	r3, #0
 800215a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800215e:	4629      	mov	r1, r5
 8002160:	028b      	lsls	r3, r1, #10
 8002162:	4621      	mov	r1, r4
 8002164:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002168:	4621      	mov	r1, r4
 800216a:	028a      	lsls	r2, r1, #10
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	2200      	movs	r2, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	60fa      	str	r2, [r7, #12]
 8002178:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800217c:	f7fe f890 	bl	80002a0 <__aeabi_uldivmod>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4613      	mov	r3, r2
 8002186:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002188:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	0c1b      	lsrs	r3, r3, #16
 800218e:	f003 0303 	and.w	r3, r3, #3
 8002192:	3301      	adds	r3, #1
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002198:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219c:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80021a2:	e002      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_RCC_GetSysClockFreq+0x184>)
 80021a6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80021a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3740      	adds	r7, #64	; 0x40
 80021b0:	46bd      	mov	sp, r7
 80021b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021b6:	bf00      	nop
 80021b8:	40023800 	.word	0x40023800
 80021bc:	00f42400 	.word	0x00f42400
 80021c0:	017d7840 	.word	0x017d7840

080021c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c8:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80021ca:	681b      	ldr	r3, [r3, #0]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000014 	.word	0x20000014

080021dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021e0:	f7ff fff0 	bl	80021c4 <HAL_RCC_GetHCLKFreq>
 80021e4:	4602      	mov	r2, r0
 80021e6:	4b05      	ldr	r3, [pc, #20]	; (80021fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	0a9b      	lsrs	r3, r3, #10
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	4903      	ldr	r1, [pc, #12]	; (8002200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021f2:	5ccb      	ldrb	r3, [r1, r3]
 80021f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40023800 	.word	0x40023800
 8002200:	08003f1c 	.word	0x08003f1c

08002204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002208:	f7ff ffdc 	bl	80021c4 <HAL_RCC_GetHCLKFreq>
 800220c:	4602      	mov	r2, r0
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	0b5b      	lsrs	r3, r3, #13
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	4903      	ldr	r1, [pc, #12]	; (8002228 <HAL_RCC_GetPCLK2Freq+0x24>)
 800221a:	5ccb      	ldrb	r3, [r1, r3]
 800221c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002220:	4618      	mov	r0, r3
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40023800 	.word	0x40023800
 8002228:	08003f1c 	.word	0x08003f1c

0800222c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e041      	b.n	80022c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d106      	bne.n	8002258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7fe fd3a 	bl	8000ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2202      	movs	r2, #2
 800225c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3304      	adds	r3, #4
 8002268:	4619      	mov	r1, r3
 800226a:	4610      	mov	r0, r2
 800226c:	f000 fad8 	bl	8002820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e041      	b.n	8002360 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d106      	bne.n	80022f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 f839 	bl	8002368 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2202      	movs	r2, #2
 80022fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3304      	adds	r3, #4
 8002306:	4619      	mov	r1, r3
 8002308:	4610      	mov	r0, r2
 800230a:	f000 fa89 	bl	8002820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2201      	movs	r2, #1
 800232a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2201      	movs	r2, #1
 800234a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d109      	bne.n	80023a0 <HAL_TIM_PWM_Start+0x24>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	bf14      	ite	ne
 8002398:	2301      	movne	r3, #1
 800239a:	2300      	moveq	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	e022      	b.n	80023e6 <HAL_TIM_PWM_Start+0x6a>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d109      	bne.n	80023ba <HAL_TIM_PWM_Start+0x3e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	bf14      	ite	ne
 80023b2:	2301      	movne	r3, #1
 80023b4:	2300      	moveq	r3, #0
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	e015      	b.n	80023e6 <HAL_TIM_PWM_Start+0x6a>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b08      	cmp	r3, #8
 80023be:	d109      	bne.n	80023d4 <HAL_TIM_PWM_Start+0x58>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e008      	b.n	80023e6 <HAL_TIM_PWM_Start+0x6a>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b01      	cmp	r3, #1
 80023de:	bf14      	ite	ne
 80023e0:	2301      	movne	r3, #1
 80023e2:	2300      	moveq	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e07c      	b.n	80024e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d104      	bne.n	80023fe <HAL_TIM_PWM_Start+0x82>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023fc:	e013      	b.n	8002426 <HAL_TIM_PWM_Start+0xaa>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b04      	cmp	r3, #4
 8002402:	d104      	bne.n	800240e <HAL_TIM_PWM_Start+0x92>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2202      	movs	r2, #2
 8002408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800240c:	e00b      	b.n	8002426 <HAL_TIM_PWM_Start+0xaa>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	2b08      	cmp	r3, #8
 8002412:	d104      	bne.n	800241e <HAL_TIM_PWM_Start+0xa2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2202      	movs	r2, #2
 8002418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800241c:	e003      	b.n	8002426 <HAL_TIM_PWM_Start+0xaa>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2202      	movs	r2, #2
 8002422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2201      	movs	r2, #1
 800242c:	6839      	ldr	r1, [r7, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fce0 	bl	8002df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a2d      	ldr	r2, [pc, #180]	; (80024f0 <HAL_TIM_PWM_Start+0x174>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d004      	beq.n	8002448 <HAL_TIM_PWM_Start+0xcc>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a2c      	ldr	r2, [pc, #176]	; (80024f4 <HAL_TIM_PWM_Start+0x178>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d101      	bne.n	800244c <HAL_TIM_PWM_Start+0xd0>
 8002448:	2301      	movs	r3, #1
 800244a:	e000      	b.n	800244e <HAL_TIM_PWM_Start+0xd2>
 800244c:	2300      	movs	r3, #0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d007      	beq.n	8002462 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002460:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a22      	ldr	r2, [pc, #136]	; (80024f0 <HAL_TIM_PWM_Start+0x174>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d022      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002474:	d01d      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1f      	ldr	r2, [pc, #124]	; (80024f8 <HAL_TIM_PWM_Start+0x17c>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d018      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <HAL_TIM_PWM_Start+0x180>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a1c      	ldr	r2, [pc, #112]	; (8002500 <HAL_TIM_PWM_Start+0x184>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d00e      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a16      	ldr	r2, [pc, #88]	; (80024f4 <HAL_TIM_PWM_Start+0x178>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d009      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a18      	ldr	r2, [pc, #96]	; (8002504 <HAL_TIM_PWM_Start+0x188>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d004      	beq.n	80024b2 <HAL_TIM_PWM_Start+0x136>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a16      	ldr	r2, [pc, #88]	; (8002508 <HAL_TIM_PWM_Start+0x18c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d111      	bne.n	80024d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2b06      	cmp	r3, #6
 80024c2:	d010      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0201 	orr.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024d4:	e007      	b.n	80024e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f042 0201 	orr.w	r2, r2, #1
 80024e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40010000 	.word	0x40010000
 80024f4:	40010400 	.word	0x40010400
 80024f8:	40000400 	.word	0x40000400
 80024fc:	40000800 	.word	0x40000800
 8002500:	40000c00 	.word	0x40000c00
 8002504:	40014000 	.word	0x40014000
 8002508:	40001800 	.word	0x40001800

0800250c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002526:	2302      	movs	r3, #2
 8002528:	e0ae      	b.n	8002688 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b0c      	cmp	r3, #12
 8002536:	f200 809f 	bhi.w	8002678 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800253a:	a201      	add	r2, pc, #4	; (adr r2, 8002540 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800253c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002540:	08002575 	.word	0x08002575
 8002544:	08002679 	.word	0x08002679
 8002548:	08002679 	.word	0x08002679
 800254c:	08002679 	.word	0x08002679
 8002550:	080025b5 	.word	0x080025b5
 8002554:	08002679 	.word	0x08002679
 8002558:	08002679 	.word	0x08002679
 800255c:	08002679 	.word	0x08002679
 8002560:	080025f7 	.word	0x080025f7
 8002564:	08002679 	.word	0x08002679
 8002568:	08002679 	.word	0x08002679
 800256c:	08002679 	.word	0x08002679
 8002570:	08002637 	.word	0x08002637
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	4618      	mov	r0, r3
 800257c:	f000 f9f0 	bl	8002960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0208 	orr.w	r2, r2, #8
 800258e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	699a      	ldr	r2, [r3, #24]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 0204 	bic.w	r2, r2, #4
 800259e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6999      	ldr	r1, [r3, #24]
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	619a      	str	r2, [r3, #24]
      break;
 80025b2:	e064      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fa40 	bl	8002a40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699a      	ldr	r2, [r3, #24]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699a      	ldr	r2, [r3, #24]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6999      	ldr	r1, [r3, #24]
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	021a      	lsls	r2, r3, #8
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	619a      	str	r2, [r3, #24]
      break;
 80025f4:	e043      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68b9      	ldr	r1, [r7, #8]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 fa95 	bl	8002b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69da      	ldr	r2, [r3, #28]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0208 	orr.w	r2, r2, #8
 8002610:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0204 	bic.w	r2, r2, #4
 8002620:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	69d9      	ldr	r1, [r3, #28]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	691a      	ldr	r2, [r3, #16]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	61da      	str	r2, [r3, #28]
      break;
 8002634:	e023      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68b9      	ldr	r1, [r7, #8]
 800263c:	4618      	mov	r0, r3
 800263e:	f000 fae9 	bl	8002c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	69da      	ldr	r2, [r3, #28]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	69da      	ldr	r2, [r3, #28]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	69d9      	ldr	r1, [r3, #28]
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	021a      	lsls	r2, r3, #8
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	61da      	str	r2, [r3, #28]
      break;
 8002676:	e002      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	75fb      	strb	r3, [r7, #23]
      break;
 800267c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002686:	7dfb      	ldrb	r3, [r7, #23]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_TIM_ConfigClockSource+0x1c>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0b4      	b.n	8002816 <HAL_TIM_ConfigClockSource+0x186>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2202      	movs	r2, #2
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026e4:	d03e      	beq.n	8002764 <HAL_TIM_ConfigClockSource+0xd4>
 80026e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ea:	f200 8087 	bhi.w	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 80026ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f2:	f000 8086 	beq.w	8002802 <HAL_TIM_ConfigClockSource+0x172>
 80026f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fa:	d87f      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 80026fc:	2b70      	cmp	r3, #112	; 0x70
 80026fe:	d01a      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0xa6>
 8002700:	2b70      	cmp	r3, #112	; 0x70
 8002702:	d87b      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002704:	2b60      	cmp	r3, #96	; 0x60
 8002706:	d050      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x11a>
 8002708:	2b60      	cmp	r3, #96	; 0x60
 800270a:	d877      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800270c:	2b50      	cmp	r3, #80	; 0x50
 800270e:	d03c      	beq.n	800278a <HAL_TIM_ConfigClockSource+0xfa>
 8002710:	2b50      	cmp	r3, #80	; 0x50
 8002712:	d873      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002714:	2b40      	cmp	r3, #64	; 0x40
 8002716:	d058      	beq.n	80027ca <HAL_TIM_ConfigClockSource+0x13a>
 8002718:	2b40      	cmp	r3, #64	; 0x40
 800271a:	d86f      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800271c:	2b30      	cmp	r3, #48	; 0x30
 800271e:	d064      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002720:	2b30      	cmp	r3, #48	; 0x30
 8002722:	d86b      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002724:	2b20      	cmp	r3, #32
 8002726:	d060      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002728:	2b20      	cmp	r3, #32
 800272a:	d867      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800272c:	2b00      	cmp	r3, #0
 800272e:	d05c      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002730:	2b10      	cmp	r3, #16
 8002732:	d05a      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002734:	e062      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6899      	ldr	r1, [r3, #8]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f000 fb35 	bl	8002db4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002758:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	609a      	str	r2, [r3, #8]
      break;
 8002762:	e04f      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6899      	ldr	r1, [r3, #8]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f000 fb1e 	bl	8002db4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002786:	609a      	str	r2, [r3, #8]
      break;
 8002788:	e03c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6818      	ldr	r0, [r3, #0]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	6859      	ldr	r1, [r3, #4]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	461a      	mov	r2, r3
 8002798:	f000 fa92 	bl	8002cc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2150      	movs	r1, #80	; 0x50
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 faeb 	bl	8002d7e <TIM_ITRx_SetConfig>
      break;
 80027a8:	e02c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6859      	ldr	r1, [r3, #4]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	461a      	mov	r2, r3
 80027b8:	f000 fab1 	bl	8002d1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2160      	movs	r1, #96	; 0x60
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fadb 	bl	8002d7e <TIM_ITRx_SetConfig>
      break;
 80027c8:	e01c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6859      	ldr	r1, [r3, #4]
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	461a      	mov	r2, r3
 80027d8:	f000 fa72 	bl	8002cc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2140      	movs	r1, #64	; 0x40
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 facb 	bl	8002d7e <TIM_ITRx_SetConfig>
      break;
 80027e8:	e00c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4619      	mov	r1, r3
 80027f4:	4610      	mov	r0, r2
 80027f6:	f000 fac2 	bl	8002d7e <TIM_ITRx_SetConfig>
      break;
 80027fa:	e003      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002800:	e000      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002802:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002814:	7bfb      	ldrb	r3, [r7, #15]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
	...

08002820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a40      	ldr	r2, [pc, #256]	; (8002934 <TIM_Base_SetConfig+0x114>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d013      	beq.n	8002860 <TIM_Base_SetConfig+0x40>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800283e:	d00f      	beq.n	8002860 <TIM_Base_SetConfig+0x40>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a3d      	ldr	r2, [pc, #244]	; (8002938 <TIM_Base_SetConfig+0x118>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d00b      	beq.n	8002860 <TIM_Base_SetConfig+0x40>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a3c      	ldr	r2, [pc, #240]	; (800293c <TIM_Base_SetConfig+0x11c>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d007      	beq.n	8002860 <TIM_Base_SetConfig+0x40>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a3b      	ldr	r2, [pc, #236]	; (8002940 <TIM_Base_SetConfig+0x120>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d003      	beq.n	8002860 <TIM_Base_SetConfig+0x40>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a3a      	ldr	r2, [pc, #232]	; (8002944 <TIM_Base_SetConfig+0x124>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d108      	bne.n	8002872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a2f      	ldr	r2, [pc, #188]	; (8002934 <TIM_Base_SetConfig+0x114>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d02b      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002880:	d027      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a2c      	ldr	r2, [pc, #176]	; (8002938 <TIM_Base_SetConfig+0x118>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d023      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a2b      	ldr	r2, [pc, #172]	; (800293c <TIM_Base_SetConfig+0x11c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d01f      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a2a      	ldr	r2, [pc, #168]	; (8002940 <TIM_Base_SetConfig+0x120>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d01b      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a29      	ldr	r2, [pc, #164]	; (8002944 <TIM_Base_SetConfig+0x124>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d017      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a28      	ldr	r2, [pc, #160]	; (8002948 <TIM_Base_SetConfig+0x128>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d013      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a27      	ldr	r2, [pc, #156]	; (800294c <TIM_Base_SetConfig+0x12c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00f      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a26      	ldr	r2, [pc, #152]	; (8002950 <TIM_Base_SetConfig+0x130>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00b      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a25      	ldr	r2, [pc, #148]	; (8002954 <TIM_Base_SetConfig+0x134>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d007      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a24      	ldr	r2, [pc, #144]	; (8002958 <TIM_Base_SetConfig+0x138>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d003      	beq.n	80028d2 <TIM_Base_SetConfig+0xb2>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a23      	ldr	r2, [pc, #140]	; (800295c <TIM_Base_SetConfig+0x13c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d108      	bne.n	80028e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <TIM_Base_SetConfig+0x114>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d003      	beq.n	8002918 <TIM_Base_SetConfig+0xf8>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a0c      	ldr	r2, [pc, #48]	; (8002944 <TIM_Base_SetConfig+0x124>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d103      	bne.n	8002920 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	615a      	str	r2, [r3, #20]
}
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40010000 	.word	0x40010000
 8002938:	40000400 	.word	0x40000400
 800293c:	40000800 	.word	0x40000800
 8002940:	40000c00 	.word	0x40000c00
 8002944:	40010400 	.word	0x40010400
 8002948:	40014000 	.word	0x40014000
 800294c:	40014400 	.word	0x40014400
 8002950:	40014800 	.word	0x40014800
 8002954:	40001800 	.word	0x40001800
 8002958:	40001c00 	.word	0x40001c00
 800295c:	40002000 	.word	0x40002000

08002960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002960:	b480      	push	{r7}
 8002962:	b087      	sub	sp, #28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	f023 0201 	bic.w	r2, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800298e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f023 0303 	bic.w	r3, r3, #3
 8002996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	4313      	orrs	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f023 0302 	bic.w	r3, r3, #2
 80029a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a20      	ldr	r2, [pc, #128]	; (8002a38 <TIM_OC1_SetConfig+0xd8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d003      	beq.n	80029c4 <TIM_OC1_SetConfig+0x64>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a1f      	ldr	r2, [pc, #124]	; (8002a3c <TIM_OC1_SetConfig+0xdc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10c      	bne.n	80029de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f023 0308 	bic.w	r3, r3, #8
 80029ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	f023 0304 	bic.w	r3, r3, #4
 80029dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a15      	ldr	r2, [pc, #84]	; (8002a38 <TIM_OC1_SetConfig+0xd8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d003      	beq.n	80029ee <TIM_OC1_SetConfig+0x8e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a14      	ldr	r2, [pc, #80]	; (8002a3c <TIM_OC1_SetConfig+0xdc>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d111      	bne.n	8002a12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80029fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	621a      	str	r2, [r3, #32]
}
 8002a2c:	bf00      	nop
 8002a2e:	371c      	adds	r7, #28
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	40010400 	.word	0x40010400

08002a40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	f023 0210 	bic.w	r2, r3, #16
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f023 0320 	bic.w	r3, r3, #32
 8002a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a22      	ldr	r2, [pc, #136]	; (8002b24 <TIM_OC2_SetConfig+0xe4>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d003      	beq.n	8002aa8 <TIM_OC2_SetConfig+0x68>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a21      	ldr	r2, [pc, #132]	; (8002b28 <TIM_OC2_SetConfig+0xe8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d10d      	bne.n	8002ac4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ac2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a17      	ldr	r2, [pc, #92]	; (8002b24 <TIM_OC2_SetConfig+0xe4>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d003      	beq.n	8002ad4 <TIM_OC2_SetConfig+0x94>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a16      	ldr	r2, [pc, #88]	; (8002b28 <TIM_OC2_SetConfig+0xe8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d113      	bne.n	8002afc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	621a      	str	r2, [r3, #32]
}
 8002b16:	bf00      	nop
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40010000 	.word	0x40010000
 8002b28:	40010400 	.word	0x40010400

08002b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0303 	bic.w	r3, r3, #3
 8002b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	021b      	lsls	r3, r3, #8
 8002b7c:	697a      	ldr	r2, [r7, #20]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a21      	ldr	r2, [pc, #132]	; (8002c0c <TIM_OC3_SetConfig+0xe0>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d003      	beq.n	8002b92 <TIM_OC3_SetConfig+0x66>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a20      	ldr	r2, [pc, #128]	; (8002c10 <TIM_OC3_SetConfig+0xe4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d10d      	bne.n	8002bae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a16      	ldr	r2, [pc, #88]	; (8002c0c <TIM_OC3_SetConfig+0xe0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d003      	beq.n	8002bbe <TIM_OC3_SetConfig+0x92>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a15      	ldr	r2, [pc, #84]	; (8002c10 <TIM_OC3_SetConfig+0xe4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d113      	bne.n	8002be6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	621a      	str	r2, [r3, #32]
}
 8002c00:	bf00      	nop
 8002c02:	371c      	adds	r7, #28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	40010000 	.word	0x40010000
 8002c10:	40010400 	.word	0x40010400

08002c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b087      	sub	sp, #28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	031b      	lsls	r3, r3, #12
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <TIM_OC4_SetConfig+0xa4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d003      	beq.n	8002c7c <TIM_OC4_SetConfig+0x68>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a11      	ldr	r2, [pc, #68]	; (8002cbc <TIM_OC4_SetConfig+0xa8>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d109      	bne.n	8002c90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	019b      	lsls	r3, r3, #6
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	621a      	str	r2, [r3, #32]
}
 8002caa:	bf00      	nop
 8002cac:	371c      	adds	r7, #28
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	40010000 	.word	0x40010000
 8002cbc:	40010400 	.word	0x40010400

08002cc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b087      	sub	sp, #28
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	f023 0201 	bic.w	r2, r3, #1
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f023 030a 	bic.w	r3, r3, #10
 8002cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	621a      	str	r2, [r3, #32]
}
 8002d12:	bf00      	nop
 8002d14:	371c      	adds	r7, #28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b087      	sub	sp, #28
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	f023 0210 	bic.w	r2, r3, #16
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	031b      	lsls	r3, r3, #12
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	011b      	lsls	r3, r3, #4
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	621a      	str	r2, [r3, #32]
}
 8002d72:	bf00      	nop
 8002d74:	371c      	adds	r7, #28
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b085      	sub	sp, #20
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
 8002d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	f043 0307 	orr.w	r3, r3, #7
 8002da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	609a      	str	r2, [r3, #8]
}
 8002da8:	bf00      	nop
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	021a      	lsls	r2, r3, #8
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	609a      	str	r2, [r3, #8]
}
 8002de8:	bf00      	nop
 8002dea:	371c      	adds	r7, #28
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	2201      	movs	r2, #1
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a1a      	ldr	r2, [r3, #32]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	401a      	ands	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a1a      	ldr	r2, [r3, #32]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	621a      	str	r2, [r3, #32]
}
 8002e32:	bf00      	nop
 8002e34:	371c      	adds	r7, #28
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e05a      	b.n	8002f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a21      	ldr	r2, [pc, #132]	; (8002f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d022      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ea4:	d01d      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1d      	ldr	r2, [pc, #116]	; (8002f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d018      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d013      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1a      	ldr	r2, [pc, #104]	; (8002f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d00e      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a18      	ldr	r2, [pc, #96]	; (8002f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d009      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a17      	ldr	r2, [pc, #92]	; (8002f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d004      	beq.n	8002ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a15      	ldr	r2, [pc, #84]	; (8002f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d10c      	bne.n	8002efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40010000 	.word	0x40010000
 8002f20:	40000400 	.word	0x40000400
 8002f24:	40000800 	.word	0x40000800
 8002f28:	40000c00 	.word	0x40000c00
 8002f2c:	40010400 	.word	0x40010400
 8002f30:	40014000 	.word	0x40014000
 8002f34:	40001800 	.word	0x40001800

08002f38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e03f      	b.n	8002fca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d106      	bne.n	8002f64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7fd ff3a 	bl	8000dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2224      	movs	r2, #36	; 0x24
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f829 	bl	8002fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fa0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68da      	ldr	r2, [r3, #12]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
	...

08002fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd8:	b0c0      	sub	sp, #256	; 0x100
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff0:	68d9      	ldr	r1, [r3, #12]
 8002ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	ea40 0301 	orr.w	r3, r0, r1
 8002ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	431a      	orrs	r2, r3
 800300c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	431a      	orrs	r2, r3
 8003014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800302c:	f021 010c 	bic.w	r1, r1, #12
 8003030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800303a:	430b      	orrs	r3, r1
 800303c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800303e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800304a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800304e:	6999      	ldr	r1, [r3, #24]
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	ea40 0301 	orr.w	r3, r0, r1
 800305a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	4b8f      	ldr	r3, [pc, #572]	; (80032a0 <UART_SetConfig+0x2cc>)
 8003064:	429a      	cmp	r2, r3
 8003066:	d005      	beq.n	8003074 <UART_SetConfig+0xa0>
 8003068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4b8d      	ldr	r3, [pc, #564]	; (80032a4 <UART_SetConfig+0x2d0>)
 8003070:	429a      	cmp	r2, r3
 8003072:	d104      	bne.n	800307e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003074:	f7ff f8c6 	bl	8002204 <HAL_RCC_GetPCLK2Freq>
 8003078:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800307c:	e003      	b.n	8003086 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800307e:	f7ff f8ad 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8003082:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003090:	f040 810c 	bne.w	80032ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003098:	2200      	movs	r2, #0
 800309a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800309e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80030a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80030a6:	4622      	mov	r2, r4
 80030a8:	462b      	mov	r3, r5
 80030aa:	1891      	adds	r1, r2, r2
 80030ac:	65b9      	str	r1, [r7, #88]	; 0x58
 80030ae:	415b      	adcs	r3, r3
 80030b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030b6:	4621      	mov	r1, r4
 80030b8:	eb12 0801 	adds.w	r8, r2, r1
 80030bc:	4629      	mov	r1, r5
 80030be:	eb43 0901 	adc.w	r9, r3, r1
 80030c2:	f04f 0200 	mov.w	r2, #0
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030d6:	4690      	mov	r8, r2
 80030d8:	4699      	mov	r9, r3
 80030da:	4623      	mov	r3, r4
 80030dc:	eb18 0303 	adds.w	r3, r8, r3
 80030e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80030e4:	462b      	mov	r3, r5
 80030e6:	eb49 0303 	adc.w	r3, r9, r3
 80030ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80030ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80030fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80030fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003102:	460b      	mov	r3, r1
 8003104:	18db      	adds	r3, r3, r3
 8003106:	653b      	str	r3, [r7, #80]	; 0x50
 8003108:	4613      	mov	r3, r2
 800310a:	eb42 0303 	adc.w	r3, r2, r3
 800310e:	657b      	str	r3, [r7, #84]	; 0x54
 8003110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003114:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003118:	f7fd f8c2 	bl	80002a0 <__aeabi_uldivmod>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4b61      	ldr	r3, [pc, #388]	; (80032a8 <UART_SetConfig+0x2d4>)
 8003122:	fba3 2302 	umull	r2, r3, r3, r2
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	011c      	lsls	r4, r3, #4
 800312a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800312e:	2200      	movs	r2, #0
 8003130:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003134:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800313c:	4642      	mov	r2, r8
 800313e:	464b      	mov	r3, r9
 8003140:	1891      	adds	r1, r2, r2
 8003142:	64b9      	str	r1, [r7, #72]	; 0x48
 8003144:	415b      	adcs	r3, r3
 8003146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800314c:	4641      	mov	r1, r8
 800314e:	eb12 0a01 	adds.w	sl, r2, r1
 8003152:	4649      	mov	r1, r9
 8003154:	eb43 0b01 	adc.w	fp, r3, r1
 8003158:	f04f 0200 	mov.w	r2, #0
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003164:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800316c:	4692      	mov	sl, r2
 800316e:	469b      	mov	fp, r3
 8003170:	4643      	mov	r3, r8
 8003172:	eb1a 0303 	adds.w	r3, sl, r3
 8003176:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800317a:	464b      	mov	r3, r9
 800317c:	eb4b 0303 	adc.w	r3, fp, r3
 8003180:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003190:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003194:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003198:	460b      	mov	r3, r1
 800319a:	18db      	adds	r3, r3, r3
 800319c:	643b      	str	r3, [r7, #64]	; 0x40
 800319e:	4613      	mov	r3, r2
 80031a0:	eb42 0303 	adc.w	r3, r2, r3
 80031a4:	647b      	str	r3, [r7, #68]	; 0x44
 80031a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80031aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80031ae:	f7fd f877 	bl	80002a0 <__aeabi_uldivmod>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4611      	mov	r1, r2
 80031b8:	4b3b      	ldr	r3, [pc, #236]	; (80032a8 <UART_SetConfig+0x2d4>)
 80031ba:	fba3 2301 	umull	r2, r3, r3, r1
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	2264      	movs	r2, #100	; 0x64
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	1acb      	subs	r3, r1, r3
 80031c8:	00db      	lsls	r3, r3, #3
 80031ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80031ce:	4b36      	ldr	r3, [pc, #216]	; (80032a8 <UART_SetConfig+0x2d4>)
 80031d0:	fba3 2302 	umull	r2, r3, r3, r2
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031dc:	441c      	add	r4, r3
 80031de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031e2:	2200      	movs	r2, #0
 80031e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80031ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80031f0:	4642      	mov	r2, r8
 80031f2:	464b      	mov	r3, r9
 80031f4:	1891      	adds	r1, r2, r2
 80031f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80031f8:	415b      	adcs	r3, r3
 80031fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003200:	4641      	mov	r1, r8
 8003202:	1851      	adds	r1, r2, r1
 8003204:	6339      	str	r1, [r7, #48]	; 0x30
 8003206:	4649      	mov	r1, r9
 8003208:	414b      	adcs	r3, r1
 800320a:	637b      	str	r3, [r7, #52]	; 0x34
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	f04f 0300 	mov.w	r3, #0
 8003214:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003218:	4659      	mov	r1, fp
 800321a:	00cb      	lsls	r3, r1, #3
 800321c:	4651      	mov	r1, sl
 800321e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003222:	4651      	mov	r1, sl
 8003224:	00ca      	lsls	r2, r1, #3
 8003226:	4610      	mov	r0, r2
 8003228:	4619      	mov	r1, r3
 800322a:	4603      	mov	r3, r0
 800322c:	4642      	mov	r2, r8
 800322e:	189b      	adds	r3, r3, r2
 8003230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003234:	464b      	mov	r3, r9
 8003236:	460a      	mov	r2, r1
 8003238:	eb42 0303 	adc.w	r3, r2, r3
 800323c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800324c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003254:	460b      	mov	r3, r1
 8003256:	18db      	adds	r3, r3, r3
 8003258:	62bb      	str	r3, [r7, #40]	; 0x28
 800325a:	4613      	mov	r3, r2
 800325c:	eb42 0303 	adc.w	r3, r2, r3
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003266:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800326a:	f7fd f819 	bl	80002a0 <__aeabi_uldivmod>
 800326e:	4602      	mov	r2, r0
 8003270:	460b      	mov	r3, r1
 8003272:	4b0d      	ldr	r3, [pc, #52]	; (80032a8 <UART_SetConfig+0x2d4>)
 8003274:	fba3 1302 	umull	r1, r3, r3, r2
 8003278:	095b      	lsrs	r3, r3, #5
 800327a:	2164      	movs	r1, #100	; 0x64
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	3332      	adds	r3, #50	; 0x32
 8003286:	4a08      	ldr	r2, [pc, #32]	; (80032a8 <UART_SetConfig+0x2d4>)
 8003288:	fba2 2303 	umull	r2, r3, r2, r3
 800328c:	095b      	lsrs	r3, r3, #5
 800328e:	f003 0207 	and.w	r2, r3, #7
 8003292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4422      	add	r2, r4
 800329a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800329c:	e105      	b.n	80034aa <UART_SetConfig+0x4d6>
 800329e:	bf00      	nop
 80032a0:	40011000 	.word	0x40011000
 80032a4:	40011400 	.word	0x40011400
 80032a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032b0:	2200      	movs	r2, #0
 80032b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80032b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80032ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80032be:	4642      	mov	r2, r8
 80032c0:	464b      	mov	r3, r9
 80032c2:	1891      	adds	r1, r2, r2
 80032c4:	6239      	str	r1, [r7, #32]
 80032c6:	415b      	adcs	r3, r3
 80032c8:	627b      	str	r3, [r7, #36]	; 0x24
 80032ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032ce:	4641      	mov	r1, r8
 80032d0:	1854      	adds	r4, r2, r1
 80032d2:	4649      	mov	r1, r9
 80032d4:	eb43 0501 	adc.w	r5, r3, r1
 80032d8:	f04f 0200 	mov.w	r2, #0
 80032dc:	f04f 0300 	mov.w	r3, #0
 80032e0:	00eb      	lsls	r3, r5, #3
 80032e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032e6:	00e2      	lsls	r2, r4, #3
 80032e8:	4614      	mov	r4, r2
 80032ea:	461d      	mov	r5, r3
 80032ec:	4643      	mov	r3, r8
 80032ee:	18e3      	adds	r3, r4, r3
 80032f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80032f4:	464b      	mov	r3, r9
 80032f6:	eb45 0303 	adc.w	r3, r5, r3
 80032fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80032fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800330a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	f04f 0300 	mov.w	r3, #0
 8003316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800331a:	4629      	mov	r1, r5
 800331c:	008b      	lsls	r3, r1, #2
 800331e:	4621      	mov	r1, r4
 8003320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003324:	4621      	mov	r1, r4
 8003326:	008a      	lsls	r2, r1, #2
 8003328:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800332c:	f7fc ffb8 	bl	80002a0 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4b60      	ldr	r3, [pc, #384]	; (80034b8 <UART_SetConfig+0x4e4>)
 8003336:	fba3 2302 	umull	r2, r3, r3, r2
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	011c      	lsls	r4, r3, #4
 800333e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003342:	2200      	movs	r2, #0
 8003344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003348:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800334c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003350:	4642      	mov	r2, r8
 8003352:	464b      	mov	r3, r9
 8003354:	1891      	adds	r1, r2, r2
 8003356:	61b9      	str	r1, [r7, #24]
 8003358:	415b      	adcs	r3, r3
 800335a:	61fb      	str	r3, [r7, #28]
 800335c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003360:	4641      	mov	r1, r8
 8003362:	1851      	adds	r1, r2, r1
 8003364:	6139      	str	r1, [r7, #16]
 8003366:	4649      	mov	r1, r9
 8003368:	414b      	adcs	r3, r1
 800336a:	617b      	str	r3, [r7, #20]
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	f04f 0300 	mov.w	r3, #0
 8003374:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003378:	4659      	mov	r1, fp
 800337a:	00cb      	lsls	r3, r1, #3
 800337c:	4651      	mov	r1, sl
 800337e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003382:	4651      	mov	r1, sl
 8003384:	00ca      	lsls	r2, r1, #3
 8003386:	4610      	mov	r0, r2
 8003388:	4619      	mov	r1, r3
 800338a:	4603      	mov	r3, r0
 800338c:	4642      	mov	r2, r8
 800338e:	189b      	adds	r3, r3, r2
 8003390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003394:	464b      	mov	r3, r9
 8003396:	460a      	mov	r2, r1
 8003398:	eb42 0303 	adc.w	r3, r2, r3
 800339c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80033a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80033aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80033ac:	f04f 0200 	mov.w	r2, #0
 80033b0:	f04f 0300 	mov.w	r3, #0
 80033b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80033b8:	4649      	mov	r1, r9
 80033ba:	008b      	lsls	r3, r1, #2
 80033bc:	4641      	mov	r1, r8
 80033be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033c2:	4641      	mov	r1, r8
 80033c4:	008a      	lsls	r2, r1, #2
 80033c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80033ca:	f7fc ff69 	bl	80002a0 <__aeabi_uldivmod>
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	4b39      	ldr	r3, [pc, #228]	; (80034b8 <UART_SetConfig+0x4e4>)
 80033d4:	fba3 1302 	umull	r1, r3, r3, r2
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	2164      	movs	r1, #100	; 0x64
 80033dc:	fb01 f303 	mul.w	r3, r1, r3
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	3332      	adds	r3, #50	; 0x32
 80033e6:	4a34      	ldr	r2, [pc, #208]	; (80034b8 <UART_SetConfig+0x4e4>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033f2:	441c      	add	r4, r3
 80033f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033f8:	2200      	movs	r2, #0
 80033fa:	673b      	str	r3, [r7, #112]	; 0x70
 80033fc:	677a      	str	r2, [r7, #116]	; 0x74
 80033fe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003402:	4642      	mov	r2, r8
 8003404:	464b      	mov	r3, r9
 8003406:	1891      	adds	r1, r2, r2
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	415b      	adcs	r3, r3
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003412:	4641      	mov	r1, r8
 8003414:	1851      	adds	r1, r2, r1
 8003416:	6039      	str	r1, [r7, #0]
 8003418:	4649      	mov	r1, r9
 800341a:	414b      	adcs	r3, r1
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800342a:	4659      	mov	r1, fp
 800342c:	00cb      	lsls	r3, r1, #3
 800342e:	4651      	mov	r1, sl
 8003430:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003434:	4651      	mov	r1, sl
 8003436:	00ca      	lsls	r2, r1, #3
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	4603      	mov	r3, r0
 800343e:	4642      	mov	r2, r8
 8003440:	189b      	adds	r3, r3, r2
 8003442:	66bb      	str	r3, [r7, #104]	; 0x68
 8003444:	464b      	mov	r3, r9
 8003446:	460a      	mov	r2, r1
 8003448:	eb42 0303 	adc.w	r3, r2, r3
 800344c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800344e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	663b      	str	r3, [r7, #96]	; 0x60
 8003458:	667a      	str	r2, [r7, #100]	; 0x64
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003466:	4649      	mov	r1, r9
 8003468:	008b      	lsls	r3, r1, #2
 800346a:	4641      	mov	r1, r8
 800346c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003470:	4641      	mov	r1, r8
 8003472:	008a      	lsls	r2, r1, #2
 8003474:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003478:	f7fc ff12 	bl	80002a0 <__aeabi_uldivmod>
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <UART_SetConfig+0x4e4>)
 8003482:	fba3 1302 	umull	r1, r3, r3, r2
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2164      	movs	r1, #100	; 0x64
 800348a:	fb01 f303 	mul.w	r3, r1, r3
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	3332      	adds	r3, #50	; 0x32
 8003494:	4a08      	ldr	r2, [pc, #32]	; (80034b8 <UART_SetConfig+0x4e4>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	f003 020f 	and.w	r2, r3, #15
 80034a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4422      	add	r2, r4
 80034a8:	609a      	str	r2, [r3, #8]
}
 80034aa:	bf00      	nop
 80034ac:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80034b0:	46bd      	mov	sp, r7
 80034b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034b6:	bf00      	nop
 80034b8:	51eb851f 	.word	0x51eb851f

080034bc <__errno>:
 80034bc:	4b01      	ldr	r3, [pc, #4]	; (80034c4 <__errno+0x8>)
 80034be:	6818      	ldr	r0, [r3, #0]
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000024 	.word	0x20000024

080034c8 <__libc_init_array>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4d0d      	ldr	r5, [pc, #52]	; (8003500 <__libc_init_array+0x38>)
 80034cc:	4c0d      	ldr	r4, [pc, #52]	; (8003504 <__libc_init_array+0x3c>)
 80034ce:	1b64      	subs	r4, r4, r5
 80034d0:	10a4      	asrs	r4, r4, #2
 80034d2:	2600      	movs	r6, #0
 80034d4:	42a6      	cmp	r6, r4
 80034d6:	d109      	bne.n	80034ec <__libc_init_array+0x24>
 80034d8:	4d0b      	ldr	r5, [pc, #44]	; (8003508 <__libc_init_array+0x40>)
 80034da:	4c0c      	ldr	r4, [pc, #48]	; (800350c <__libc_init_array+0x44>)
 80034dc:	f000 fc8e 	bl	8003dfc <_init>
 80034e0:	1b64      	subs	r4, r4, r5
 80034e2:	10a4      	asrs	r4, r4, #2
 80034e4:	2600      	movs	r6, #0
 80034e6:	42a6      	cmp	r6, r4
 80034e8:	d105      	bne.n	80034f6 <__libc_init_array+0x2e>
 80034ea:	bd70      	pop	{r4, r5, r6, pc}
 80034ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f0:	4798      	blx	r3
 80034f2:	3601      	adds	r6, #1
 80034f4:	e7ee      	b.n	80034d4 <__libc_init_array+0xc>
 80034f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80034fa:	4798      	blx	r3
 80034fc:	3601      	adds	r6, #1
 80034fe:	e7f2      	b.n	80034e6 <__libc_init_array+0x1e>
 8003500:	08003f60 	.word	0x08003f60
 8003504:	08003f60 	.word	0x08003f60
 8003508:	08003f60 	.word	0x08003f60
 800350c:	08003f64 	.word	0x08003f64

08003510 <memset>:
 8003510:	4402      	add	r2, r0
 8003512:	4603      	mov	r3, r0
 8003514:	4293      	cmp	r3, r2
 8003516:	d100      	bne.n	800351a <memset+0xa>
 8003518:	4770      	bx	lr
 800351a:	f803 1b01 	strb.w	r1, [r3], #1
 800351e:	e7f9      	b.n	8003514 <memset+0x4>

08003520 <siprintf>:
 8003520:	b40e      	push	{r1, r2, r3}
 8003522:	b500      	push	{lr}
 8003524:	b09c      	sub	sp, #112	; 0x70
 8003526:	ab1d      	add	r3, sp, #116	; 0x74
 8003528:	9002      	str	r0, [sp, #8]
 800352a:	9006      	str	r0, [sp, #24]
 800352c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003530:	4809      	ldr	r0, [pc, #36]	; (8003558 <siprintf+0x38>)
 8003532:	9107      	str	r1, [sp, #28]
 8003534:	9104      	str	r1, [sp, #16]
 8003536:	4909      	ldr	r1, [pc, #36]	; (800355c <siprintf+0x3c>)
 8003538:	f853 2b04 	ldr.w	r2, [r3], #4
 800353c:	9105      	str	r1, [sp, #20]
 800353e:	6800      	ldr	r0, [r0, #0]
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	a902      	add	r1, sp, #8
 8003544:	f000 f868 	bl	8003618 <_svfiprintf_r>
 8003548:	9b02      	ldr	r3, [sp, #8]
 800354a:	2200      	movs	r2, #0
 800354c:	701a      	strb	r2, [r3, #0]
 800354e:	b01c      	add	sp, #112	; 0x70
 8003550:	f85d eb04 	ldr.w	lr, [sp], #4
 8003554:	b003      	add	sp, #12
 8003556:	4770      	bx	lr
 8003558:	20000024 	.word	0x20000024
 800355c:	ffff0208 	.word	0xffff0208

08003560 <__ssputs_r>:
 8003560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003564:	688e      	ldr	r6, [r1, #8]
 8003566:	429e      	cmp	r6, r3
 8003568:	4682      	mov	sl, r0
 800356a:	460c      	mov	r4, r1
 800356c:	4690      	mov	r8, r2
 800356e:	461f      	mov	r7, r3
 8003570:	d838      	bhi.n	80035e4 <__ssputs_r+0x84>
 8003572:	898a      	ldrh	r2, [r1, #12]
 8003574:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003578:	d032      	beq.n	80035e0 <__ssputs_r+0x80>
 800357a:	6825      	ldr	r5, [r4, #0]
 800357c:	6909      	ldr	r1, [r1, #16]
 800357e:	eba5 0901 	sub.w	r9, r5, r1
 8003582:	6965      	ldr	r5, [r4, #20]
 8003584:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003588:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800358c:	3301      	adds	r3, #1
 800358e:	444b      	add	r3, r9
 8003590:	106d      	asrs	r5, r5, #1
 8003592:	429d      	cmp	r5, r3
 8003594:	bf38      	it	cc
 8003596:	461d      	movcc	r5, r3
 8003598:	0553      	lsls	r3, r2, #21
 800359a:	d531      	bpl.n	8003600 <__ssputs_r+0xa0>
 800359c:	4629      	mov	r1, r5
 800359e:	f000 fb63 	bl	8003c68 <_malloc_r>
 80035a2:	4606      	mov	r6, r0
 80035a4:	b950      	cbnz	r0, 80035bc <__ssputs_r+0x5c>
 80035a6:	230c      	movs	r3, #12
 80035a8:	f8ca 3000 	str.w	r3, [sl]
 80035ac:	89a3      	ldrh	r3, [r4, #12]
 80035ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035b2:	81a3      	strh	r3, [r4, #12]
 80035b4:	f04f 30ff 	mov.w	r0, #4294967295
 80035b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035bc:	6921      	ldr	r1, [r4, #16]
 80035be:	464a      	mov	r2, r9
 80035c0:	f000 fabe 	bl	8003b40 <memcpy>
 80035c4:	89a3      	ldrh	r3, [r4, #12]
 80035c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ce:	81a3      	strh	r3, [r4, #12]
 80035d0:	6126      	str	r6, [r4, #16]
 80035d2:	6165      	str	r5, [r4, #20]
 80035d4:	444e      	add	r6, r9
 80035d6:	eba5 0509 	sub.w	r5, r5, r9
 80035da:	6026      	str	r6, [r4, #0]
 80035dc:	60a5      	str	r5, [r4, #8]
 80035de:	463e      	mov	r6, r7
 80035e0:	42be      	cmp	r6, r7
 80035e2:	d900      	bls.n	80035e6 <__ssputs_r+0x86>
 80035e4:	463e      	mov	r6, r7
 80035e6:	6820      	ldr	r0, [r4, #0]
 80035e8:	4632      	mov	r2, r6
 80035ea:	4641      	mov	r1, r8
 80035ec:	f000 fab6 	bl	8003b5c <memmove>
 80035f0:	68a3      	ldr	r3, [r4, #8]
 80035f2:	1b9b      	subs	r3, r3, r6
 80035f4:	60a3      	str	r3, [r4, #8]
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	4433      	add	r3, r6
 80035fa:	6023      	str	r3, [r4, #0]
 80035fc:	2000      	movs	r0, #0
 80035fe:	e7db      	b.n	80035b8 <__ssputs_r+0x58>
 8003600:	462a      	mov	r2, r5
 8003602:	f000 fba5 	bl	8003d50 <_realloc_r>
 8003606:	4606      	mov	r6, r0
 8003608:	2800      	cmp	r0, #0
 800360a:	d1e1      	bne.n	80035d0 <__ssputs_r+0x70>
 800360c:	6921      	ldr	r1, [r4, #16]
 800360e:	4650      	mov	r0, sl
 8003610:	f000 fabe 	bl	8003b90 <_free_r>
 8003614:	e7c7      	b.n	80035a6 <__ssputs_r+0x46>
	...

08003618 <_svfiprintf_r>:
 8003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361c:	4698      	mov	r8, r3
 800361e:	898b      	ldrh	r3, [r1, #12]
 8003620:	061b      	lsls	r3, r3, #24
 8003622:	b09d      	sub	sp, #116	; 0x74
 8003624:	4607      	mov	r7, r0
 8003626:	460d      	mov	r5, r1
 8003628:	4614      	mov	r4, r2
 800362a:	d50e      	bpl.n	800364a <_svfiprintf_r+0x32>
 800362c:	690b      	ldr	r3, [r1, #16]
 800362e:	b963      	cbnz	r3, 800364a <_svfiprintf_r+0x32>
 8003630:	2140      	movs	r1, #64	; 0x40
 8003632:	f000 fb19 	bl	8003c68 <_malloc_r>
 8003636:	6028      	str	r0, [r5, #0]
 8003638:	6128      	str	r0, [r5, #16]
 800363a:	b920      	cbnz	r0, 8003646 <_svfiprintf_r+0x2e>
 800363c:	230c      	movs	r3, #12
 800363e:	603b      	str	r3, [r7, #0]
 8003640:	f04f 30ff 	mov.w	r0, #4294967295
 8003644:	e0d1      	b.n	80037ea <_svfiprintf_r+0x1d2>
 8003646:	2340      	movs	r3, #64	; 0x40
 8003648:	616b      	str	r3, [r5, #20]
 800364a:	2300      	movs	r3, #0
 800364c:	9309      	str	r3, [sp, #36]	; 0x24
 800364e:	2320      	movs	r3, #32
 8003650:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003654:	f8cd 800c 	str.w	r8, [sp, #12]
 8003658:	2330      	movs	r3, #48	; 0x30
 800365a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003804 <_svfiprintf_r+0x1ec>
 800365e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003662:	f04f 0901 	mov.w	r9, #1
 8003666:	4623      	mov	r3, r4
 8003668:	469a      	mov	sl, r3
 800366a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800366e:	b10a      	cbz	r2, 8003674 <_svfiprintf_r+0x5c>
 8003670:	2a25      	cmp	r2, #37	; 0x25
 8003672:	d1f9      	bne.n	8003668 <_svfiprintf_r+0x50>
 8003674:	ebba 0b04 	subs.w	fp, sl, r4
 8003678:	d00b      	beq.n	8003692 <_svfiprintf_r+0x7a>
 800367a:	465b      	mov	r3, fp
 800367c:	4622      	mov	r2, r4
 800367e:	4629      	mov	r1, r5
 8003680:	4638      	mov	r0, r7
 8003682:	f7ff ff6d 	bl	8003560 <__ssputs_r>
 8003686:	3001      	adds	r0, #1
 8003688:	f000 80aa 	beq.w	80037e0 <_svfiprintf_r+0x1c8>
 800368c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800368e:	445a      	add	r2, fp
 8003690:	9209      	str	r2, [sp, #36]	; 0x24
 8003692:	f89a 3000 	ldrb.w	r3, [sl]
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 80a2 	beq.w	80037e0 <_svfiprintf_r+0x1c8>
 800369c:	2300      	movs	r3, #0
 800369e:	f04f 32ff 	mov.w	r2, #4294967295
 80036a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036a6:	f10a 0a01 	add.w	sl, sl, #1
 80036aa:	9304      	str	r3, [sp, #16]
 80036ac:	9307      	str	r3, [sp, #28]
 80036ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036b2:	931a      	str	r3, [sp, #104]	; 0x68
 80036b4:	4654      	mov	r4, sl
 80036b6:	2205      	movs	r2, #5
 80036b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036bc:	4851      	ldr	r0, [pc, #324]	; (8003804 <_svfiprintf_r+0x1ec>)
 80036be:	f7fc fd9f 	bl	8000200 <memchr>
 80036c2:	9a04      	ldr	r2, [sp, #16]
 80036c4:	b9d8      	cbnz	r0, 80036fe <_svfiprintf_r+0xe6>
 80036c6:	06d0      	lsls	r0, r2, #27
 80036c8:	bf44      	itt	mi
 80036ca:	2320      	movmi	r3, #32
 80036cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036d0:	0711      	lsls	r1, r2, #28
 80036d2:	bf44      	itt	mi
 80036d4:	232b      	movmi	r3, #43	; 0x2b
 80036d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036da:	f89a 3000 	ldrb.w	r3, [sl]
 80036de:	2b2a      	cmp	r3, #42	; 0x2a
 80036e0:	d015      	beq.n	800370e <_svfiprintf_r+0xf6>
 80036e2:	9a07      	ldr	r2, [sp, #28]
 80036e4:	4654      	mov	r4, sl
 80036e6:	2000      	movs	r0, #0
 80036e8:	f04f 0c0a 	mov.w	ip, #10
 80036ec:	4621      	mov	r1, r4
 80036ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036f2:	3b30      	subs	r3, #48	; 0x30
 80036f4:	2b09      	cmp	r3, #9
 80036f6:	d94e      	bls.n	8003796 <_svfiprintf_r+0x17e>
 80036f8:	b1b0      	cbz	r0, 8003728 <_svfiprintf_r+0x110>
 80036fa:	9207      	str	r2, [sp, #28]
 80036fc:	e014      	b.n	8003728 <_svfiprintf_r+0x110>
 80036fe:	eba0 0308 	sub.w	r3, r0, r8
 8003702:	fa09 f303 	lsl.w	r3, r9, r3
 8003706:	4313      	orrs	r3, r2
 8003708:	9304      	str	r3, [sp, #16]
 800370a:	46a2      	mov	sl, r4
 800370c:	e7d2      	b.n	80036b4 <_svfiprintf_r+0x9c>
 800370e:	9b03      	ldr	r3, [sp, #12]
 8003710:	1d19      	adds	r1, r3, #4
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	9103      	str	r1, [sp, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	bfbb      	ittet	lt
 800371a:	425b      	neglt	r3, r3
 800371c:	f042 0202 	orrlt.w	r2, r2, #2
 8003720:	9307      	strge	r3, [sp, #28]
 8003722:	9307      	strlt	r3, [sp, #28]
 8003724:	bfb8      	it	lt
 8003726:	9204      	strlt	r2, [sp, #16]
 8003728:	7823      	ldrb	r3, [r4, #0]
 800372a:	2b2e      	cmp	r3, #46	; 0x2e
 800372c:	d10c      	bne.n	8003748 <_svfiprintf_r+0x130>
 800372e:	7863      	ldrb	r3, [r4, #1]
 8003730:	2b2a      	cmp	r3, #42	; 0x2a
 8003732:	d135      	bne.n	80037a0 <_svfiprintf_r+0x188>
 8003734:	9b03      	ldr	r3, [sp, #12]
 8003736:	1d1a      	adds	r2, r3, #4
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	9203      	str	r2, [sp, #12]
 800373c:	2b00      	cmp	r3, #0
 800373e:	bfb8      	it	lt
 8003740:	f04f 33ff 	movlt.w	r3, #4294967295
 8003744:	3402      	adds	r4, #2
 8003746:	9305      	str	r3, [sp, #20]
 8003748:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003814 <_svfiprintf_r+0x1fc>
 800374c:	7821      	ldrb	r1, [r4, #0]
 800374e:	2203      	movs	r2, #3
 8003750:	4650      	mov	r0, sl
 8003752:	f7fc fd55 	bl	8000200 <memchr>
 8003756:	b140      	cbz	r0, 800376a <_svfiprintf_r+0x152>
 8003758:	2340      	movs	r3, #64	; 0x40
 800375a:	eba0 000a 	sub.w	r0, r0, sl
 800375e:	fa03 f000 	lsl.w	r0, r3, r0
 8003762:	9b04      	ldr	r3, [sp, #16]
 8003764:	4303      	orrs	r3, r0
 8003766:	3401      	adds	r4, #1
 8003768:	9304      	str	r3, [sp, #16]
 800376a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800376e:	4826      	ldr	r0, [pc, #152]	; (8003808 <_svfiprintf_r+0x1f0>)
 8003770:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003774:	2206      	movs	r2, #6
 8003776:	f7fc fd43 	bl	8000200 <memchr>
 800377a:	2800      	cmp	r0, #0
 800377c:	d038      	beq.n	80037f0 <_svfiprintf_r+0x1d8>
 800377e:	4b23      	ldr	r3, [pc, #140]	; (800380c <_svfiprintf_r+0x1f4>)
 8003780:	bb1b      	cbnz	r3, 80037ca <_svfiprintf_r+0x1b2>
 8003782:	9b03      	ldr	r3, [sp, #12]
 8003784:	3307      	adds	r3, #7
 8003786:	f023 0307 	bic.w	r3, r3, #7
 800378a:	3308      	adds	r3, #8
 800378c:	9303      	str	r3, [sp, #12]
 800378e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003790:	4433      	add	r3, r6
 8003792:	9309      	str	r3, [sp, #36]	; 0x24
 8003794:	e767      	b.n	8003666 <_svfiprintf_r+0x4e>
 8003796:	fb0c 3202 	mla	r2, ip, r2, r3
 800379a:	460c      	mov	r4, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e7a5      	b.n	80036ec <_svfiprintf_r+0xd4>
 80037a0:	2300      	movs	r3, #0
 80037a2:	3401      	adds	r4, #1
 80037a4:	9305      	str	r3, [sp, #20]
 80037a6:	4619      	mov	r1, r3
 80037a8:	f04f 0c0a 	mov.w	ip, #10
 80037ac:	4620      	mov	r0, r4
 80037ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037b2:	3a30      	subs	r2, #48	; 0x30
 80037b4:	2a09      	cmp	r2, #9
 80037b6:	d903      	bls.n	80037c0 <_svfiprintf_r+0x1a8>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0c5      	beq.n	8003748 <_svfiprintf_r+0x130>
 80037bc:	9105      	str	r1, [sp, #20]
 80037be:	e7c3      	b.n	8003748 <_svfiprintf_r+0x130>
 80037c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80037c4:	4604      	mov	r4, r0
 80037c6:	2301      	movs	r3, #1
 80037c8:	e7f0      	b.n	80037ac <_svfiprintf_r+0x194>
 80037ca:	ab03      	add	r3, sp, #12
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	462a      	mov	r2, r5
 80037d0:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <_svfiprintf_r+0x1f8>)
 80037d2:	a904      	add	r1, sp, #16
 80037d4:	4638      	mov	r0, r7
 80037d6:	f3af 8000 	nop.w
 80037da:	1c42      	adds	r2, r0, #1
 80037dc:	4606      	mov	r6, r0
 80037de:	d1d6      	bne.n	800378e <_svfiprintf_r+0x176>
 80037e0:	89ab      	ldrh	r3, [r5, #12]
 80037e2:	065b      	lsls	r3, r3, #25
 80037e4:	f53f af2c 	bmi.w	8003640 <_svfiprintf_r+0x28>
 80037e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037ea:	b01d      	add	sp, #116	; 0x74
 80037ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037f0:	ab03      	add	r3, sp, #12
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	462a      	mov	r2, r5
 80037f6:	4b06      	ldr	r3, [pc, #24]	; (8003810 <_svfiprintf_r+0x1f8>)
 80037f8:	a904      	add	r1, sp, #16
 80037fa:	4638      	mov	r0, r7
 80037fc:	f000 f87a 	bl	80038f4 <_printf_i>
 8003800:	e7eb      	b.n	80037da <_svfiprintf_r+0x1c2>
 8003802:	bf00      	nop
 8003804:	08003f24 	.word	0x08003f24
 8003808:	08003f2e 	.word	0x08003f2e
 800380c:	00000000 	.word	0x00000000
 8003810:	08003561 	.word	0x08003561
 8003814:	08003f2a 	.word	0x08003f2a

08003818 <_printf_common>:
 8003818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800381c:	4616      	mov	r6, r2
 800381e:	4699      	mov	r9, r3
 8003820:	688a      	ldr	r2, [r1, #8]
 8003822:	690b      	ldr	r3, [r1, #16]
 8003824:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003828:	4293      	cmp	r3, r2
 800382a:	bfb8      	it	lt
 800382c:	4613      	movlt	r3, r2
 800382e:	6033      	str	r3, [r6, #0]
 8003830:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003834:	4607      	mov	r7, r0
 8003836:	460c      	mov	r4, r1
 8003838:	b10a      	cbz	r2, 800383e <_printf_common+0x26>
 800383a:	3301      	adds	r3, #1
 800383c:	6033      	str	r3, [r6, #0]
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	0699      	lsls	r1, r3, #26
 8003842:	bf42      	ittt	mi
 8003844:	6833      	ldrmi	r3, [r6, #0]
 8003846:	3302      	addmi	r3, #2
 8003848:	6033      	strmi	r3, [r6, #0]
 800384a:	6825      	ldr	r5, [r4, #0]
 800384c:	f015 0506 	ands.w	r5, r5, #6
 8003850:	d106      	bne.n	8003860 <_printf_common+0x48>
 8003852:	f104 0a19 	add.w	sl, r4, #25
 8003856:	68e3      	ldr	r3, [r4, #12]
 8003858:	6832      	ldr	r2, [r6, #0]
 800385a:	1a9b      	subs	r3, r3, r2
 800385c:	42ab      	cmp	r3, r5
 800385e:	dc26      	bgt.n	80038ae <_printf_common+0x96>
 8003860:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003864:	1e13      	subs	r3, r2, #0
 8003866:	6822      	ldr	r2, [r4, #0]
 8003868:	bf18      	it	ne
 800386a:	2301      	movne	r3, #1
 800386c:	0692      	lsls	r2, r2, #26
 800386e:	d42b      	bmi.n	80038c8 <_printf_common+0xb0>
 8003870:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003874:	4649      	mov	r1, r9
 8003876:	4638      	mov	r0, r7
 8003878:	47c0      	blx	r8
 800387a:	3001      	adds	r0, #1
 800387c:	d01e      	beq.n	80038bc <_printf_common+0xa4>
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	68e5      	ldr	r5, [r4, #12]
 8003882:	6832      	ldr	r2, [r6, #0]
 8003884:	f003 0306 	and.w	r3, r3, #6
 8003888:	2b04      	cmp	r3, #4
 800388a:	bf08      	it	eq
 800388c:	1aad      	subeq	r5, r5, r2
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	6922      	ldr	r2, [r4, #16]
 8003892:	bf0c      	ite	eq
 8003894:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003898:	2500      	movne	r5, #0
 800389a:	4293      	cmp	r3, r2
 800389c:	bfc4      	itt	gt
 800389e:	1a9b      	subgt	r3, r3, r2
 80038a0:	18ed      	addgt	r5, r5, r3
 80038a2:	2600      	movs	r6, #0
 80038a4:	341a      	adds	r4, #26
 80038a6:	42b5      	cmp	r5, r6
 80038a8:	d11a      	bne.n	80038e0 <_printf_common+0xc8>
 80038aa:	2000      	movs	r0, #0
 80038ac:	e008      	b.n	80038c0 <_printf_common+0xa8>
 80038ae:	2301      	movs	r3, #1
 80038b0:	4652      	mov	r2, sl
 80038b2:	4649      	mov	r1, r9
 80038b4:	4638      	mov	r0, r7
 80038b6:	47c0      	blx	r8
 80038b8:	3001      	adds	r0, #1
 80038ba:	d103      	bne.n	80038c4 <_printf_common+0xac>
 80038bc:	f04f 30ff 	mov.w	r0, #4294967295
 80038c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038c4:	3501      	adds	r5, #1
 80038c6:	e7c6      	b.n	8003856 <_printf_common+0x3e>
 80038c8:	18e1      	adds	r1, r4, r3
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	2030      	movs	r0, #48	; 0x30
 80038ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038d2:	4422      	add	r2, r4
 80038d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038dc:	3302      	adds	r3, #2
 80038de:	e7c7      	b.n	8003870 <_printf_common+0x58>
 80038e0:	2301      	movs	r3, #1
 80038e2:	4622      	mov	r2, r4
 80038e4:	4649      	mov	r1, r9
 80038e6:	4638      	mov	r0, r7
 80038e8:	47c0      	blx	r8
 80038ea:	3001      	adds	r0, #1
 80038ec:	d0e6      	beq.n	80038bc <_printf_common+0xa4>
 80038ee:	3601      	adds	r6, #1
 80038f0:	e7d9      	b.n	80038a6 <_printf_common+0x8e>
	...

080038f4 <_printf_i>:
 80038f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038f8:	7e0f      	ldrb	r7, [r1, #24]
 80038fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038fc:	2f78      	cmp	r7, #120	; 0x78
 80038fe:	4691      	mov	r9, r2
 8003900:	4680      	mov	r8, r0
 8003902:	460c      	mov	r4, r1
 8003904:	469a      	mov	sl, r3
 8003906:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800390a:	d807      	bhi.n	800391c <_printf_i+0x28>
 800390c:	2f62      	cmp	r7, #98	; 0x62
 800390e:	d80a      	bhi.n	8003926 <_printf_i+0x32>
 8003910:	2f00      	cmp	r7, #0
 8003912:	f000 80d8 	beq.w	8003ac6 <_printf_i+0x1d2>
 8003916:	2f58      	cmp	r7, #88	; 0x58
 8003918:	f000 80a3 	beq.w	8003a62 <_printf_i+0x16e>
 800391c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003920:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003924:	e03a      	b.n	800399c <_printf_i+0xa8>
 8003926:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800392a:	2b15      	cmp	r3, #21
 800392c:	d8f6      	bhi.n	800391c <_printf_i+0x28>
 800392e:	a101      	add	r1, pc, #4	; (adr r1, 8003934 <_printf_i+0x40>)
 8003930:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003934:	0800398d 	.word	0x0800398d
 8003938:	080039a1 	.word	0x080039a1
 800393c:	0800391d 	.word	0x0800391d
 8003940:	0800391d 	.word	0x0800391d
 8003944:	0800391d 	.word	0x0800391d
 8003948:	0800391d 	.word	0x0800391d
 800394c:	080039a1 	.word	0x080039a1
 8003950:	0800391d 	.word	0x0800391d
 8003954:	0800391d 	.word	0x0800391d
 8003958:	0800391d 	.word	0x0800391d
 800395c:	0800391d 	.word	0x0800391d
 8003960:	08003aad 	.word	0x08003aad
 8003964:	080039d1 	.word	0x080039d1
 8003968:	08003a8f 	.word	0x08003a8f
 800396c:	0800391d 	.word	0x0800391d
 8003970:	0800391d 	.word	0x0800391d
 8003974:	08003acf 	.word	0x08003acf
 8003978:	0800391d 	.word	0x0800391d
 800397c:	080039d1 	.word	0x080039d1
 8003980:	0800391d 	.word	0x0800391d
 8003984:	0800391d 	.word	0x0800391d
 8003988:	08003a97 	.word	0x08003a97
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	1d1a      	adds	r2, r3, #4
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	602a      	str	r2, [r5, #0]
 8003994:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003998:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800399c:	2301      	movs	r3, #1
 800399e:	e0a3      	b.n	8003ae8 <_printf_i+0x1f4>
 80039a0:	6820      	ldr	r0, [r4, #0]
 80039a2:	6829      	ldr	r1, [r5, #0]
 80039a4:	0606      	lsls	r6, r0, #24
 80039a6:	f101 0304 	add.w	r3, r1, #4
 80039aa:	d50a      	bpl.n	80039c2 <_printf_i+0xce>
 80039ac:	680e      	ldr	r6, [r1, #0]
 80039ae:	602b      	str	r3, [r5, #0]
 80039b0:	2e00      	cmp	r6, #0
 80039b2:	da03      	bge.n	80039bc <_printf_i+0xc8>
 80039b4:	232d      	movs	r3, #45	; 0x2d
 80039b6:	4276      	negs	r6, r6
 80039b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039bc:	485e      	ldr	r0, [pc, #376]	; (8003b38 <_printf_i+0x244>)
 80039be:	230a      	movs	r3, #10
 80039c0:	e019      	b.n	80039f6 <_printf_i+0x102>
 80039c2:	680e      	ldr	r6, [r1, #0]
 80039c4:	602b      	str	r3, [r5, #0]
 80039c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039ca:	bf18      	it	ne
 80039cc:	b236      	sxthne	r6, r6
 80039ce:	e7ef      	b.n	80039b0 <_printf_i+0xbc>
 80039d0:	682b      	ldr	r3, [r5, #0]
 80039d2:	6820      	ldr	r0, [r4, #0]
 80039d4:	1d19      	adds	r1, r3, #4
 80039d6:	6029      	str	r1, [r5, #0]
 80039d8:	0601      	lsls	r1, r0, #24
 80039da:	d501      	bpl.n	80039e0 <_printf_i+0xec>
 80039dc:	681e      	ldr	r6, [r3, #0]
 80039de:	e002      	b.n	80039e6 <_printf_i+0xf2>
 80039e0:	0646      	lsls	r6, r0, #25
 80039e2:	d5fb      	bpl.n	80039dc <_printf_i+0xe8>
 80039e4:	881e      	ldrh	r6, [r3, #0]
 80039e6:	4854      	ldr	r0, [pc, #336]	; (8003b38 <_printf_i+0x244>)
 80039e8:	2f6f      	cmp	r7, #111	; 0x6f
 80039ea:	bf0c      	ite	eq
 80039ec:	2308      	moveq	r3, #8
 80039ee:	230a      	movne	r3, #10
 80039f0:	2100      	movs	r1, #0
 80039f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039f6:	6865      	ldr	r5, [r4, #4]
 80039f8:	60a5      	str	r5, [r4, #8]
 80039fa:	2d00      	cmp	r5, #0
 80039fc:	bfa2      	ittt	ge
 80039fe:	6821      	ldrge	r1, [r4, #0]
 8003a00:	f021 0104 	bicge.w	r1, r1, #4
 8003a04:	6021      	strge	r1, [r4, #0]
 8003a06:	b90e      	cbnz	r6, 8003a0c <_printf_i+0x118>
 8003a08:	2d00      	cmp	r5, #0
 8003a0a:	d04d      	beq.n	8003aa8 <_printf_i+0x1b4>
 8003a0c:	4615      	mov	r5, r2
 8003a0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a12:	fb03 6711 	mls	r7, r3, r1, r6
 8003a16:	5dc7      	ldrb	r7, [r0, r7]
 8003a18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a1c:	4637      	mov	r7, r6
 8003a1e:	42bb      	cmp	r3, r7
 8003a20:	460e      	mov	r6, r1
 8003a22:	d9f4      	bls.n	8003a0e <_printf_i+0x11a>
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d10b      	bne.n	8003a40 <_printf_i+0x14c>
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	07de      	lsls	r6, r3, #31
 8003a2c:	d508      	bpl.n	8003a40 <_printf_i+0x14c>
 8003a2e:	6923      	ldr	r3, [r4, #16]
 8003a30:	6861      	ldr	r1, [r4, #4]
 8003a32:	4299      	cmp	r1, r3
 8003a34:	bfde      	ittt	le
 8003a36:	2330      	movle	r3, #48	; 0x30
 8003a38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a40:	1b52      	subs	r2, r2, r5
 8003a42:	6122      	str	r2, [r4, #16]
 8003a44:	f8cd a000 	str.w	sl, [sp]
 8003a48:	464b      	mov	r3, r9
 8003a4a:	aa03      	add	r2, sp, #12
 8003a4c:	4621      	mov	r1, r4
 8003a4e:	4640      	mov	r0, r8
 8003a50:	f7ff fee2 	bl	8003818 <_printf_common>
 8003a54:	3001      	adds	r0, #1
 8003a56:	d14c      	bne.n	8003af2 <_printf_i+0x1fe>
 8003a58:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5c:	b004      	add	sp, #16
 8003a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a62:	4835      	ldr	r0, [pc, #212]	; (8003b38 <_printf_i+0x244>)
 8003a64:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003a68:	6829      	ldr	r1, [r5, #0]
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a70:	6029      	str	r1, [r5, #0]
 8003a72:	061d      	lsls	r5, r3, #24
 8003a74:	d514      	bpl.n	8003aa0 <_printf_i+0x1ac>
 8003a76:	07df      	lsls	r7, r3, #31
 8003a78:	bf44      	itt	mi
 8003a7a:	f043 0320 	orrmi.w	r3, r3, #32
 8003a7e:	6023      	strmi	r3, [r4, #0]
 8003a80:	b91e      	cbnz	r6, 8003a8a <_printf_i+0x196>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	f023 0320 	bic.w	r3, r3, #32
 8003a88:	6023      	str	r3, [r4, #0]
 8003a8a:	2310      	movs	r3, #16
 8003a8c:	e7b0      	b.n	80039f0 <_printf_i+0xfc>
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	f043 0320 	orr.w	r3, r3, #32
 8003a94:	6023      	str	r3, [r4, #0]
 8003a96:	2378      	movs	r3, #120	; 0x78
 8003a98:	4828      	ldr	r0, [pc, #160]	; (8003b3c <_printf_i+0x248>)
 8003a9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a9e:	e7e3      	b.n	8003a68 <_printf_i+0x174>
 8003aa0:	0659      	lsls	r1, r3, #25
 8003aa2:	bf48      	it	mi
 8003aa4:	b2b6      	uxthmi	r6, r6
 8003aa6:	e7e6      	b.n	8003a76 <_printf_i+0x182>
 8003aa8:	4615      	mov	r5, r2
 8003aaa:	e7bb      	b.n	8003a24 <_printf_i+0x130>
 8003aac:	682b      	ldr	r3, [r5, #0]
 8003aae:	6826      	ldr	r6, [r4, #0]
 8003ab0:	6961      	ldr	r1, [r4, #20]
 8003ab2:	1d18      	adds	r0, r3, #4
 8003ab4:	6028      	str	r0, [r5, #0]
 8003ab6:	0635      	lsls	r5, r6, #24
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	d501      	bpl.n	8003ac0 <_printf_i+0x1cc>
 8003abc:	6019      	str	r1, [r3, #0]
 8003abe:	e002      	b.n	8003ac6 <_printf_i+0x1d2>
 8003ac0:	0670      	lsls	r0, r6, #25
 8003ac2:	d5fb      	bpl.n	8003abc <_printf_i+0x1c8>
 8003ac4:	8019      	strh	r1, [r3, #0]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	6123      	str	r3, [r4, #16]
 8003aca:	4615      	mov	r5, r2
 8003acc:	e7ba      	b.n	8003a44 <_printf_i+0x150>
 8003ace:	682b      	ldr	r3, [r5, #0]
 8003ad0:	1d1a      	adds	r2, r3, #4
 8003ad2:	602a      	str	r2, [r5, #0]
 8003ad4:	681d      	ldr	r5, [r3, #0]
 8003ad6:	6862      	ldr	r2, [r4, #4]
 8003ad8:	2100      	movs	r1, #0
 8003ada:	4628      	mov	r0, r5
 8003adc:	f7fc fb90 	bl	8000200 <memchr>
 8003ae0:	b108      	cbz	r0, 8003ae6 <_printf_i+0x1f2>
 8003ae2:	1b40      	subs	r0, r0, r5
 8003ae4:	6060      	str	r0, [r4, #4]
 8003ae6:	6863      	ldr	r3, [r4, #4]
 8003ae8:	6123      	str	r3, [r4, #16]
 8003aea:	2300      	movs	r3, #0
 8003aec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003af0:	e7a8      	b.n	8003a44 <_printf_i+0x150>
 8003af2:	6923      	ldr	r3, [r4, #16]
 8003af4:	462a      	mov	r2, r5
 8003af6:	4649      	mov	r1, r9
 8003af8:	4640      	mov	r0, r8
 8003afa:	47d0      	blx	sl
 8003afc:	3001      	adds	r0, #1
 8003afe:	d0ab      	beq.n	8003a58 <_printf_i+0x164>
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	079b      	lsls	r3, r3, #30
 8003b04:	d413      	bmi.n	8003b2e <_printf_i+0x23a>
 8003b06:	68e0      	ldr	r0, [r4, #12]
 8003b08:	9b03      	ldr	r3, [sp, #12]
 8003b0a:	4298      	cmp	r0, r3
 8003b0c:	bfb8      	it	lt
 8003b0e:	4618      	movlt	r0, r3
 8003b10:	e7a4      	b.n	8003a5c <_printf_i+0x168>
 8003b12:	2301      	movs	r3, #1
 8003b14:	4632      	mov	r2, r6
 8003b16:	4649      	mov	r1, r9
 8003b18:	4640      	mov	r0, r8
 8003b1a:	47d0      	blx	sl
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	d09b      	beq.n	8003a58 <_printf_i+0x164>
 8003b20:	3501      	adds	r5, #1
 8003b22:	68e3      	ldr	r3, [r4, #12]
 8003b24:	9903      	ldr	r1, [sp, #12]
 8003b26:	1a5b      	subs	r3, r3, r1
 8003b28:	42ab      	cmp	r3, r5
 8003b2a:	dcf2      	bgt.n	8003b12 <_printf_i+0x21e>
 8003b2c:	e7eb      	b.n	8003b06 <_printf_i+0x212>
 8003b2e:	2500      	movs	r5, #0
 8003b30:	f104 0619 	add.w	r6, r4, #25
 8003b34:	e7f5      	b.n	8003b22 <_printf_i+0x22e>
 8003b36:	bf00      	nop
 8003b38:	08003f35 	.word	0x08003f35
 8003b3c:	08003f46 	.word	0x08003f46

08003b40 <memcpy>:
 8003b40:	440a      	add	r2, r1
 8003b42:	4291      	cmp	r1, r2
 8003b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b48:	d100      	bne.n	8003b4c <memcpy+0xc>
 8003b4a:	4770      	bx	lr
 8003b4c:	b510      	push	{r4, lr}
 8003b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b56:	4291      	cmp	r1, r2
 8003b58:	d1f9      	bne.n	8003b4e <memcpy+0xe>
 8003b5a:	bd10      	pop	{r4, pc}

08003b5c <memmove>:
 8003b5c:	4288      	cmp	r0, r1
 8003b5e:	b510      	push	{r4, lr}
 8003b60:	eb01 0402 	add.w	r4, r1, r2
 8003b64:	d902      	bls.n	8003b6c <memmove+0x10>
 8003b66:	4284      	cmp	r4, r0
 8003b68:	4623      	mov	r3, r4
 8003b6a:	d807      	bhi.n	8003b7c <memmove+0x20>
 8003b6c:	1e43      	subs	r3, r0, #1
 8003b6e:	42a1      	cmp	r1, r4
 8003b70:	d008      	beq.n	8003b84 <memmove+0x28>
 8003b72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b7a:	e7f8      	b.n	8003b6e <memmove+0x12>
 8003b7c:	4402      	add	r2, r0
 8003b7e:	4601      	mov	r1, r0
 8003b80:	428a      	cmp	r2, r1
 8003b82:	d100      	bne.n	8003b86 <memmove+0x2a>
 8003b84:	bd10      	pop	{r4, pc}
 8003b86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b8e:	e7f7      	b.n	8003b80 <memmove+0x24>

08003b90 <_free_r>:
 8003b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b92:	2900      	cmp	r1, #0
 8003b94:	d044      	beq.n	8003c20 <_free_r+0x90>
 8003b96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b9a:	9001      	str	r0, [sp, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f1a1 0404 	sub.w	r4, r1, #4
 8003ba2:	bfb8      	it	lt
 8003ba4:	18e4      	addlt	r4, r4, r3
 8003ba6:	f000 f913 	bl	8003dd0 <__malloc_lock>
 8003baa:	4a1e      	ldr	r2, [pc, #120]	; (8003c24 <_free_r+0x94>)
 8003bac:	9801      	ldr	r0, [sp, #4]
 8003bae:	6813      	ldr	r3, [r2, #0]
 8003bb0:	b933      	cbnz	r3, 8003bc0 <_free_r+0x30>
 8003bb2:	6063      	str	r3, [r4, #4]
 8003bb4:	6014      	str	r4, [r2, #0]
 8003bb6:	b003      	add	sp, #12
 8003bb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003bbc:	f000 b90e 	b.w	8003ddc <__malloc_unlock>
 8003bc0:	42a3      	cmp	r3, r4
 8003bc2:	d908      	bls.n	8003bd6 <_free_r+0x46>
 8003bc4:	6825      	ldr	r5, [r4, #0]
 8003bc6:	1961      	adds	r1, r4, r5
 8003bc8:	428b      	cmp	r3, r1
 8003bca:	bf01      	itttt	eq
 8003bcc:	6819      	ldreq	r1, [r3, #0]
 8003bce:	685b      	ldreq	r3, [r3, #4]
 8003bd0:	1949      	addeq	r1, r1, r5
 8003bd2:	6021      	streq	r1, [r4, #0]
 8003bd4:	e7ed      	b.n	8003bb2 <_free_r+0x22>
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	b10b      	cbz	r3, 8003be0 <_free_r+0x50>
 8003bdc:	42a3      	cmp	r3, r4
 8003bde:	d9fa      	bls.n	8003bd6 <_free_r+0x46>
 8003be0:	6811      	ldr	r1, [r2, #0]
 8003be2:	1855      	adds	r5, r2, r1
 8003be4:	42a5      	cmp	r5, r4
 8003be6:	d10b      	bne.n	8003c00 <_free_r+0x70>
 8003be8:	6824      	ldr	r4, [r4, #0]
 8003bea:	4421      	add	r1, r4
 8003bec:	1854      	adds	r4, r2, r1
 8003bee:	42a3      	cmp	r3, r4
 8003bf0:	6011      	str	r1, [r2, #0]
 8003bf2:	d1e0      	bne.n	8003bb6 <_free_r+0x26>
 8003bf4:	681c      	ldr	r4, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	6053      	str	r3, [r2, #4]
 8003bfa:	4421      	add	r1, r4
 8003bfc:	6011      	str	r1, [r2, #0]
 8003bfe:	e7da      	b.n	8003bb6 <_free_r+0x26>
 8003c00:	d902      	bls.n	8003c08 <_free_r+0x78>
 8003c02:	230c      	movs	r3, #12
 8003c04:	6003      	str	r3, [r0, #0]
 8003c06:	e7d6      	b.n	8003bb6 <_free_r+0x26>
 8003c08:	6825      	ldr	r5, [r4, #0]
 8003c0a:	1961      	adds	r1, r4, r5
 8003c0c:	428b      	cmp	r3, r1
 8003c0e:	bf04      	itt	eq
 8003c10:	6819      	ldreq	r1, [r3, #0]
 8003c12:	685b      	ldreq	r3, [r3, #4]
 8003c14:	6063      	str	r3, [r4, #4]
 8003c16:	bf04      	itt	eq
 8003c18:	1949      	addeq	r1, r1, r5
 8003c1a:	6021      	streq	r1, [r4, #0]
 8003c1c:	6054      	str	r4, [r2, #4]
 8003c1e:	e7ca      	b.n	8003bb6 <_free_r+0x26>
 8003c20:	b003      	add	sp, #12
 8003c22:	bd30      	pop	{r4, r5, pc}
 8003c24:	200002cc 	.word	0x200002cc

08003c28 <sbrk_aligned>:
 8003c28:	b570      	push	{r4, r5, r6, lr}
 8003c2a:	4e0e      	ldr	r6, [pc, #56]	; (8003c64 <sbrk_aligned+0x3c>)
 8003c2c:	460c      	mov	r4, r1
 8003c2e:	6831      	ldr	r1, [r6, #0]
 8003c30:	4605      	mov	r5, r0
 8003c32:	b911      	cbnz	r1, 8003c3a <sbrk_aligned+0x12>
 8003c34:	f000 f8bc 	bl	8003db0 <_sbrk_r>
 8003c38:	6030      	str	r0, [r6, #0]
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	4628      	mov	r0, r5
 8003c3e:	f000 f8b7 	bl	8003db0 <_sbrk_r>
 8003c42:	1c43      	adds	r3, r0, #1
 8003c44:	d00a      	beq.n	8003c5c <sbrk_aligned+0x34>
 8003c46:	1cc4      	adds	r4, r0, #3
 8003c48:	f024 0403 	bic.w	r4, r4, #3
 8003c4c:	42a0      	cmp	r0, r4
 8003c4e:	d007      	beq.n	8003c60 <sbrk_aligned+0x38>
 8003c50:	1a21      	subs	r1, r4, r0
 8003c52:	4628      	mov	r0, r5
 8003c54:	f000 f8ac 	bl	8003db0 <_sbrk_r>
 8003c58:	3001      	adds	r0, #1
 8003c5a:	d101      	bne.n	8003c60 <sbrk_aligned+0x38>
 8003c5c:	f04f 34ff 	mov.w	r4, #4294967295
 8003c60:	4620      	mov	r0, r4
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	200002d0 	.word	0x200002d0

08003c68 <_malloc_r>:
 8003c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c6c:	1ccd      	adds	r5, r1, #3
 8003c6e:	f025 0503 	bic.w	r5, r5, #3
 8003c72:	3508      	adds	r5, #8
 8003c74:	2d0c      	cmp	r5, #12
 8003c76:	bf38      	it	cc
 8003c78:	250c      	movcc	r5, #12
 8003c7a:	2d00      	cmp	r5, #0
 8003c7c:	4607      	mov	r7, r0
 8003c7e:	db01      	blt.n	8003c84 <_malloc_r+0x1c>
 8003c80:	42a9      	cmp	r1, r5
 8003c82:	d905      	bls.n	8003c90 <_malloc_r+0x28>
 8003c84:	230c      	movs	r3, #12
 8003c86:	603b      	str	r3, [r7, #0]
 8003c88:	2600      	movs	r6, #0
 8003c8a:	4630      	mov	r0, r6
 8003c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c90:	4e2e      	ldr	r6, [pc, #184]	; (8003d4c <_malloc_r+0xe4>)
 8003c92:	f000 f89d 	bl	8003dd0 <__malloc_lock>
 8003c96:	6833      	ldr	r3, [r6, #0]
 8003c98:	461c      	mov	r4, r3
 8003c9a:	bb34      	cbnz	r4, 8003cea <_malloc_r+0x82>
 8003c9c:	4629      	mov	r1, r5
 8003c9e:	4638      	mov	r0, r7
 8003ca0:	f7ff ffc2 	bl	8003c28 <sbrk_aligned>
 8003ca4:	1c43      	adds	r3, r0, #1
 8003ca6:	4604      	mov	r4, r0
 8003ca8:	d14d      	bne.n	8003d46 <_malloc_r+0xde>
 8003caa:	6834      	ldr	r4, [r6, #0]
 8003cac:	4626      	mov	r6, r4
 8003cae:	2e00      	cmp	r6, #0
 8003cb0:	d140      	bne.n	8003d34 <_malloc_r+0xcc>
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	4631      	mov	r1, r6
 8003cb6:	4638      	mov	r0, r7
 8003cb8:	eb04 0803 	add.w	r8, r4, r3
 8003cbc:	f000 f878 	bl	8003db0 <_sbrk_r>
 8003cc0:	4580      	cmp	r8, r0
 8003cc2:	d13a      	bne.n	8003d3a <_malloc_r+0xd2>
 8003cc4:	6821      	ldr	r1, [r4, #0]
 8003cc6:	3503      	adds	r5, #3
 8003cc8:	1a6d      	subs	r5, r5, r1
 8003cca:	f025 0503 	bic.w	r5, r5, #3
 8003cce:	3508      	adds	r5, #8
 8003cd0:	2d0c      	cmp	r5, #12
 8003cd2:	bf38      	it	cc
 8003cd4:	250c      	movcc	r5, #12
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	4638      	mov	r0, r7
 8003cda:	f7ff ffa5 	bl	8003c28 <sbrk_aligned>
 8003cde:	3001      	adds	r0, #1
 8003ce0:	d02b      	beq.n	8003d3a <_malloc_r+0xd2>
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	442b      	add	r3, r5
 8003ce6:	6023      	str	r3, [r4, #0]
 8003ce8:	e00e      	b.n	8003d08 <_malloc_r+0xa0>
 8003cea:	6822      	ldr	r2, [r4, #0]
 8003cec:	1b52      	subs	r2, r2, r5
 8003cee:	d41e      	bmi.n	8003d2e <_malloc_r+0xc6>
 8003cf0:	2a0b      	cmp	r2, #11
 8003cf2:	d916      	bls.n	8003d22 <_malloc_r+0xba>
 8003cf4:	1961      	adds	r1, r4, r5
 8003cf6:	42a3      	cmp	r3, r4
 8003cf8:	6025      	str	r5, [r4, #0]
 8003cfa:	bf18      	it	ne
 8003cfc:	6059      	strne	r1, [r3, #4]
 8003cfe:	6863      	ldr	r3, [r4, #4]
 8003d00:	bf08      	it	eq
 8003d02:	6031      	streq	r1, [r6, #0]
 8003d04:	5162      	str	r2, [r4, r5]
 8003d06:	604b      	str	r3, [r1, #4]
 8003d08:	4638      	mov	r0, r7
 8003d0a:	f104 060b 	add.w	r6, r4, #11
 8003d0e:	f000 f865 	bl	8003ddc <__malloc_unlock>
 8003d12:	f026 0607 	bic.w	r6, r6, #7
 8003d16:	1d23      	adds	r3, r4, #4
 8003d18:	1af2      	subs	r2, r6, r3
 8003d1a:	d0b6      	beq.n	8003c8a <_malloc_r+0x22>
 8003d1c:	1b9b      	subs	r3, r3, r6
 8003d1e:	50a3      	str	r3, [r4, r2]
 8003d20:	e7b3      	b.n	8003c8a <_malloc_r+0x22>
 8003d22:	6862      	ldr	r2, [r4, #4]
 8003d24:	42a3      	cmp	r3, r4
 8003d26:	bf0c      	ite	eq
 8003d28:	6032      	streq	r2, [r6, #0]
 8003d2a:	605a      	strne	r2, [r3, #4]
 8003d2c:	e7ec      	b.n	8003d08 <_malloc_r+0xa0>
 8003d2e:	4623      	mov	r3, r4
 8003d30:	6864      	ldr	r4, [r4, #4]
 8003d32:	e7b2      	b.n	8003c9a <_malloc_r+0x32>
 8003d34:	4634      	mov	r4, r6
 8003d36:	6876      	ldr	r6, [r6, #4]
 8003d38:	e7b9      	b.n	8003cae <_malloc_r+0x46>
 8003d3a:	230c      	movs	r3, #12
 8003d3c:	603b      	str	r3, [r7, #0]
 8003d3e:	4638      	mov	r0, r7
 8003d40:	f000 f84c 	bl	8003ddc <__malloc_unlock>
 8003d44:	e7a1      	b.n	8003c8a <_malloc_r+0x22>
 8003d46:	6025      	str	r5, [r4, #0]
 8003d48:	e7de      	b.n	8003d08 <_malloc_r+0xa0>
 8003d4a:	bf00      	nop
 8003d4c:	200002cc 	.word	0x200002cc

08003d50 <_realloc_r>:
 8003d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d54:	4680      	mov	r8, r0
 8003d56:	4614      	mov	r4, r2
 8003d58:	460e      	mov	r6, r1
 8003d5a:	b921      	cbnz	r1, 8003d66 <_realloc_r+0x16>
 8003d5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d60:	4611      	mov	r1, r2
 8003d62:	f7ff bf81 	b.w	8003c68 <_malloc_r>
 8003d66:	b92a      	cbnz	r2, 8003d74 <_realloc_r+0x24>
 8003d68:	f7ff ff12 	bl	8003b90 <_free_r>
 8003d6c:	4625      	mov	r5, r4
 8003d6e:	4628      	mov	r0, r5
 8003d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d74:	f000 f838 	bl	8003de8 <_malloc_usable_size_r>
 8003d78:	4284      	cmp	r4, r0
 8003d7a:	4607      	mov	r7, r0
 8003d7c:	d802      	bhi.n	8003d84 <_realloc_r+0x34>
 8003d7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003d82:	d812      	bhi.n	8003daa <_realloc_r+0x5a>
 8003d84:	4621      	mov	r1, r4
 8003d86:	4640      	mov	r0, r8
 8003d88:	f7ff ff6e 	bl	8003c68 <_malloc_r>
 8003d8c:	4605      	mov	r5, r0
 8003d8e:	2800      	cmp	r0, #0
 8003d90:	d0ed      	beq.n	8003d6e <_realloc_r+0x1e>
 8003d92:	42bc      	cmp	r4, r7
 8003d94:	4622      	mov	r2, r4
 8003d96:	4631      	mov	r1, r6
 8003d98:	bf28      	it	cs
 8003d9a:	463a      	movcs	r2, r7
 8003d9c:	f7ff fed0 	bl	8003b40 <memcpy>
 8003da0:	4631      	mov	r1, r6
 8003da2:	4640      	mov	r0, r8
 8003da4:	f7ff fef4 	bl	8003b90 <_free_r>
 8003da8:	e7e1      	b.n	8003d6e <_realloc_r+0x1e>
 8003daa:	4635      	mov	r5, r6
 8003dac:	e7df      	b.n	8003d6e <_realloc_r+0x1e>
	...

08003db0 <_sbrk_r>:
 8003db0:	b538      	push	{r3, r4, r5, lr}
 8003db2:	4d06      	ldr	r5, [pc, #24]	; (8003dcc <_sbrk_r+0x1c>)
 8003db4:	2300      	movs	r3, #0
 8003db6:	4604      	mov	r4, r0
 8003db8:	4608      	mov	r0, r1
 8003dba:	602b      	str	r3, [r5, #0]
 8003dbc:	f7fc feb0 	bl	8000b20 <_sbrk>
 8003dc0:	1c43      	adds	r3, r0, #1
 8003dc2:	d102      	bne.n	8003dca <_sbrk_r+0x1a>
 8003dc4:	682b      	ldr	r3, [r5, #0]
 8003dc6:	b103      	cbz	r3, 8003dca <_sbrk_r+0x1a>
 8003dc8:	6023      	str	r3, [r4, #0]
 8003dca:	bd38      	pop	{r3, r4, r5, pc}
 8003dcc:	200002d4 	.word	0x200002d4

08003dd0 <__malloc_lock>:
 8003dd0:	4801      	ldr	r0, [pc, #4]	; (8003dd8 <__malloc_lock+0x8>)
 8003dd2:	f000 b811 	b.w	8003df8 <__retarget_lock_acquire_recursive>
 8003dd6:	bf00      	nop
 8003dd8:	200002d8 	.word	0x200002d8

08003ddc <__malloc_unlock>:
 8003ddc:	4801      	ldr	r0, [pc, #4]	; (8003de4 <__malloc_unlock+0x8>)
 8003dde:	f000 b80c 	b.w	8003dfa <__retarget_lock_release_recursive>
 8003de2:	bf00      	nop
 8003de4:	200002d8 	.word	0x200002d8

08003de8 <_malloc_usable_size_r>:
 8003de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dec:	1f18      	subs	r0, r3, #4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	bfbc      	itt	lt
 8003df2:	580b      	ldrlt	r3, [r1, r0]
 8003df4:	18c0      	addlt	r0, r0, r3
 8003df6:	4770      	bx	lr

08003df8 <__retarget_lock_acquire_recursive>:
 8003df8:	4770      	bx	lr

08003dfa <__retarget_lock_release_recursive>:
 8003dfa:	4770      	bx	lr

08003dfc <_init>:
 8003dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfe:	bf00      	nop
 8003e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e02:	bc08      	pop	{r3}
 8003e04:	469e      	mov	lr, r3
 8003e06:	4770      	bx	lr

08003e08 <_fini>:
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	bf00      	nop
 8003e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0e:	bc08      	pop	{r3}
 8003e10:	469e      	mov	lr, r3
 8003e12:	4770      	bx	lr
