<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: Extensible DMA Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Extensible DMA Controller<br/>
<small>
[<a class="el" href="group__software__api__definitions.html">Software API Definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Extensible DMA Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m_e70___x_d_m_a_c.gif" border="0" alt="" usemap="#group______s__a__m__e70______x__d__m__a__c"/>
<map name="group______s__a__m__e70______x__d__m__a__c" id="group______s__a__m__e70______x__d__m__a__c">
<area shape="rect" id="node2" href="group__software__api__definitions.html" title="Software API Definitions" alt="" coords="5,5,205,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html">XdmacChid</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> hardware registers.  <a href="struct_xdmac_chid.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac.html">Xdmac</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf818f6567ac43dc9885685b5d2fbda3"></a><!-- doxytag: member="SAME70_XDMAC::XDMACCHID_NUMBER" ref="gaaf818f6567ac43dc9885685b5d2fbda3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf818f6567ac43dc9885685b5d2fbda3">XDMACCHID_NUMBER</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_xdmac.html">Xdmac</a> hardware registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0da2aabe9914cdcc8d3b578ebca59dcf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_CH_Pos" ref="ga0da2aabe9914cdcc8d3b578ebca59dcf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_NB_CH_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga328569748b28b82889b721d39052d718"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_CH_Msk" ref="ga328569748b28b82889b721d39052d718" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga328569748b28b82889b721d39052d718">XDMAC_GTYPE_NB_CH_Msk</a>&nbsp;&nbsp;&nbsp;(0x1fu &lt;&lt; XDMAC_GTYPE_NB_CH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GTYPE) Number of Channels Minus One <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa113825f3c4026c82aef6ca4fa3bed49"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_CH" ref="gaa113825f3c4026c82aef6ca4fa3bed49" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_NB_CH</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GTYPE_NB_CH_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_NB_CH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5819a97b98bf48926aa77dfc9245d765"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_FIFO_SZ_Pos" ref="ga5819a97b98bf48926aa77dfc9245d765" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_FIFO_SZ_Pos</b>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08a59d0d9db12238e0dc10d4ea8697f7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_FIFO_SZ_Msk" ref="ga08a59d0d9db12238e0dc10d4ea8697f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga08a59d0d9db12238e0dc10d4ea8697f7">XDMAC_GTYPE_FIFO_SZ_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; XDMAC_GTYPE_FIFO_SZ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GTYPE) Number of Bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12ec9c8ddc6c8446fd943d972226612c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_FIFO_SZ" ref="ga12ec9c8ddc6c8446fd943d972226612c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_FIFO_SZ</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GTYPE_FIFO_SZ_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_FIFO_SZ_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e83332337d7f8434df101a4277180ab"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_REQ_Pos" ref="ga7e83332337d7f8434df101a4277180ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_NB_REQ_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a8056bc749cb1b851a8728e052ff8df"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_REQ_Msk" ref="ga9a8056bc749cb1b851a8728e052ff8df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a8056bc749cb1b851a8728e052ff8df">XDMAC_GTYPE_NB_REQ_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; XDMAC_GTYPE_NB_REQ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GTYPE) Number of Peripheral Requests Minus One <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2326891dd6af7e11f0cf262134bc1d41"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GTYPE_NB_REQ" ref="ga2326891dd6af7e11f0cf262134bc1d41" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GTYPE_NB_REQ</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GTYPE_NB_REQ_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_NB_REQ_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee684143af79eee039c09e5a64870e95"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GCFG_CGDISREG" ref="gaee684143af79eee039c09e5a64870e95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaee684143af79eee039c09e5a64870e95">XDMAC_GCFG_CGDISREG</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GCFG) Configuration Registers Clock Gating Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa6336ac2d9b3688e8b0fb95227a9bd6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GCFG_CGDISPIPE" ref="gaaa6336ac2d9b3688e8b0fb95227a9bd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaaa6336ac2d9b3688e8b0fb95227a9bd6">XDMAC_GCFG_CGDISPIPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GCFG) Pipeline Clock Gating Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0fb4ebc87f4c98e10897ad63dc6aa3d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GCFG_CGDISFIFO" ref="gab0fb4ebc87f4c98e10897ad63dc6aa3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab0fb4ebc87f4c98e10897ad63dc6aa3d">XDMAC_GCFG_CGDISFIFO</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GCFG) FIFO Clock Gating Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf607a7afb3abbff0edc4564639b97540"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GCFG_CGDISIF" ref="gaf607a7afb3abbff0edc4564639b97540" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf607a7afb3abbff0edc4564639b97540">XDMAC_GCFG_CGDISIF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GCFG) Bus Interface Clock Gating Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40712994203cadf3b6c5707382388c4d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GCFG_BXKBEN" ref="ga40712994203cadf3b6c5707382388c4d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga40712994203cadf3b6c5707382388c4d">XDMAC_GCFG_BXKBEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GCFG) Boundary X Kilobyte Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff58204fdf30718a4a943547dc574256"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW0_Pos" ref="gaff58204fdf30718a4a943547dc574256" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW0_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadef4291ddb2a151ed09ecc0996539a65"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW0_Msk" ref="gadef4291ddb2a151ed09ecc0996539a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadef4291ddb2a151ed09ecc0996539a65">XDMAC_GWAC_PW0_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; XDMAC_GWAC_PW0_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWAC) Pool Weight 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ee49ae8aa83ea80a4401964207ad75f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW0" ref="ga9ee49ae8aa83ea80a4401964207ad75f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW0</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GWAC_PW0_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW0_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga316cf38860d13b4f307d1dc18a1a7777"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW1_Pos" ref="ga316cf38860d13b4f307d1dc18a1a7777" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW1_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c49f40eca71d1ed56b31aef5a806622"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW1_Msk" ref="ga9c49f40eca71d1ed56b31aef5a806622" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9c49f40eca71d1ed56b31aef5a806622">XDMAC_GWAC_PW1_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; XDMAC_GWAC_PW1_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWAC) Pool Weight 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e531df968bf9feec0d9b845dcddc2b9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW1" ref="ga7e531df968bf9feec0d9b845dcddc2b9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW1</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GWAC_PW1_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW1_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b0d8767fa18da2d93dea294e1920f6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW2_Pos" ref="ga20b0d8767fa18da2d93dea294e1920f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW2_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39726505d8cc18f46068e7f61ffbcaf9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW2_Msk" ref="ga39726505d8cc18f46068e7f61ffbcaf9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga39726505d8cc18f46068e7f61ffbcaf9">XDMAC_GWAC_PW2_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; XDMAC_GWAC_PW2_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWAC) Pool Weight 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c70ac1698b6b6181e4986cd665a5083"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW2" ref="ga0c70ac1698b6b6181e4986cd665a5083" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW2</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GWAC_PW2_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW2_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae17407bb79dbddff196cbbde25f7a8f3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW3_Pos" ref="gae17407bb79dbddff196cbbde25f7a8f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW3_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac31acc6cafab418535e14afff5007dcb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW3_Msk" ref="gac31acc6cafab418535e14afff5007dcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac31acc6cafab418535e14afff5007dcb">XDMAC_GWAC_PW3_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; XDMAC_GWAC_PW3_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWAC) Pool Weight 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa810e495b14d65a8d0a2f49035b11424"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWAC_PW3" ref="gaa810e495b14d65a8d0a2f49035b11424" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_GWAC_PW3</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_GWAC_PW3_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW3_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbbadf876f62ef83f1c74c0052f7a93b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE0" ref="gadbbadf876f62ef83f1c74c0052f7a93b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadbbadf876f62ef83f1c74c0052f7a93b">XDMAC_GIE_IE0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 0 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2af267fc97c04d7f816385899844ead4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE1" ref="ga2af267fc97c04d7f816385899844ead4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2af267fc97c04d7f816385899844ead4">XDMAC_GIE_IE1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 1 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd3f86aa5900db703e5714a436cdaa79"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE2" ref="gadd3f86aa5900db703e5714a436cdaa79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadd3f86aa5900db703e5714a436cdaa79">XDMAC_GIE_IE2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 2 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4600c391ee82c49736d445c177c5ab0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE3" ref="gac4600c391ee82c49736d445c177c5ab0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac4600c391ee82c49736d445c177c5ab0">XDMAC_GIE_IE3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 3 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a7d8d676a346b330b540dd15b67648a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE4" ref="ga1a7d8d676a346b330b540dd15b67648a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1a7d8d676a346b330b540dd15b67648a">XDMAC_GIE_IE4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 4 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac60864eb52c0ae64f8deb0367203eec"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE5" ref="gaac60864eb52c0ae64f8deb0367203eec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaac60864eb52c0ae64f8deb0367203eec">XDMAC_GIE_IE5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 5 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab76640bd56c7730ca7897937d8b1aaf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE6" ref="gaab76640bd56c7730ca7897937d8b1aaf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaab76640bd56c7730ca7897937d8b1aaf">XDMAC_GIE_IE6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 6 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15ab42a45435846e087233dad7d134b4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE7" ref="ga15ab42a45435846e087233dad7d134b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga15ab42a45435846e087233dad7d134b4">XDMAC_GIE_IE7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 7 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2ed7c6cd88101bb19a6e8667635ce34"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE8" ref="gad2ed7c6cd88101bb19a6e8667635ce34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad2ed7c6cd88101bb19a6e8667635ce34">XDMAC_GIE_IE8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 8 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0671e27ceb6465349cd2a404e9966a0f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE9" ref="ga0671e27ceb6465349cd2a404e9966a0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0671e27ceb6465349cd2a404e9966a0f">XDMAC_GIE_IE9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 9 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6991fba6daf220729f3fea17454f4dc3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE10" ref="ga6991fba6daf220729f3fea17454f4dc3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6991fba6daf220729f3fea17454f4dc3">XDMAC_GIE_IE10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 10 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6716033130387971fa801ac0b3765602"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE11" ref="ga6716033130387971fa801ac0b3765602" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6716033130387971fa801ac0b3765602">XDMAC_GIE_IE11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 11 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa61d7502e1771149ca873f96ca6fd241"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE12" ref="gaa61d7502e1771149ca873f96ca6fd241" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa61d7502e1771149ca873f96ca6fd241">XDMAC_GIE_IE12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 12 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga500f9c7036940c7f5502e5b3e96500a0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE13" ref="ga500f9c7036940c7f5502e5b3e96500a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga500f9c7036940c7f5502e5b3e96500a0">XDMAC_GIE_IE13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 13 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7d4e1ba59050c1d61e1ef76e631b69d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE14" ref="gac7d4e1ba59050c1d61e1ef76e631b69d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac7d4e1ba59050c1d61e1ef76e631b69d">XDMAC_GIE_IE14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 14 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2579d9d4258c77f029bc7c1c8cbfdb78"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE15" ref="ga2579d9d4258c77f029bc7c1c8cbfdb78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2579d9d4258c77f029bc7c1c8cbfdb78">XDMAC_GIE_IE15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 15 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb36202f8976f63fe5d6aaabf6a27e8f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE16" ref="gadb36202f8976f63fe5d6aaabf6a27e8f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadb36202f8976f63fe5d6aaabf6a27e8f">XDMAC_GIE_IE16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 16 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf4db38e40902cf91e7bad012e275b32"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE17" ref="gabf4db38e40902cf91e7bad012e275b32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabf4db38e40902cf91e7bad012e275b32">XDMAC_GIE_IE17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 17 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82fcb4a7ef1c4e04af140572f17e365b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE18" ref="ga82fcb4a7ef1c4e04af140572f17e365b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga82fcb4a7ef1c4e04af140572f17e365b">XDMAC_GIE_IE18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 18 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfd8d16862f137ca4703a3eeefb59a12"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE19" ref="gadfd8d16862f137ca4703a3eeefb59a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadfd8d16862f137ca4703a3eeefb59a12">XDMAC_GIE_IE19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 19 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cb2f5ad39f8406f598c865da4424d1d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE20" ref="ga1cb2f5ad39f8406f598c865da4424d1d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1cb2f5ad39f8406f598c865da4424d1d">XDMAC_GIE_IE20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 20 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab242bc36c3ee83a624326e0efb805d3e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE21" ref="gab242bc36c3ee83a624326e0efb805d3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab242bc36c3ee83a624326e0efb805d3e">XDMAC_GIE_IE21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 21 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf583723841f01cf3728225721c70bcb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE22" ref="gacf583723841f01cf3728225721c70bcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacf583723841f01cf3728225721c70bcb">XDMAC_GIE_IE22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 22 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b30667a452f99a51e48982ccf791c3e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIE_IE23" ref="ga3b30667a452f99a51e48982ccf791c3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b30667a452f99a51e48982ccf791c3e">XDMAC_GIE_IE23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIE) XDMAC Channel 23 Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6223e655e18ead0fcce4d7629e93dae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID0" ref="gad6223e655e18ead0fcce4d7629e93dae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad6223e655e18ead0fcce4d7629e93dae">XDMAC_GID_ID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 0 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c0a6cdf1cc2b43b5be39585f239c487"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID1" ref="ga7c0a6cdf1cc2b43b5be39585f239c487" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7c0a6cdf1cc2b43b5be39585f239c487">XDMAC_GID_ID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 1 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63617a482449eabce076405ae57d4b54"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID2" ref="ga63617a482449eabce076405ae57d4b54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga63617a482449eabce076405ae57d4b54">XDMAC_GID_ID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 2 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga136f76879d303af15fb3646adad852f2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID3" ref="ga136f76879d303af15fb3646adad852f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga136f76879d303af15fb3646adad852f2">XDMAC_GID_ID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 3 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdaf24b8013b864621da9275ee386e5f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID4" ref="gabdaf24b8013b864621da9275ee386e5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabdaf24b8013b864621da9275ee386e5f">XDMAC_GID_ID4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 4 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20599a64f9830380ef0a9c31f259f12f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID5" ref="ga20599a64f9830380ef0a9c31f259f12f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga20599a64f9830380ef0a9c31f259f12f">XDMAC_GID_ID5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 5 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9109603d6ec4e71d46b8b0fc55fe18e6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID6" ref="ga9109603d6ec4e71d46b8b0fc55fe18e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9109603d6ec4e71d46b8b0fc55fe18e6">XDMAC_GID_ID6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 6 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccc124840ee1fe21d2e8cce5acc848f6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID7" ref="gaccc124840ee1fe21d2e8cce5acc848f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaccc124840ee1fe21d2e8cce5acc848f6">XDMAC_GID_ID7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 7 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b16d74449a13430beb076c383f29d06"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID8" ref="ga5b16d74449a13430beb076c383f29d06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b16d74449a13430beb076c383f29d06">XDMAC_GID_ID8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 8 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadd7f612f8967340698c4ddbb97b1c89"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID9" ref="gaadd7f612f8967340698c4ddbb97b1c89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaadd7f612f8967340698c4ddbb97b1c89">XDMAC_GID_ID9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 9 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab01136f6cf6c393d5aad46664de6d156"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID10" ref="gab01136f6cf6c393d5aad46664de6d156" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab01136f6cf6c393d5aad46664de6d156">XDMAC_GID_ID10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 10 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8ac063bf335f123b4bbc71846a444f3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID11" ref="gad8ac063bf335f123b4bbc71846a444f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad8ac063bf335f123b4bbc71846a444f3">XDMAC_GID_ID11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 11 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac51763ac5a6d82aed8f3cb532a5aedfc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID12" ref="gac51763ac5a6d82aed8f3cb532a5aedfc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac51763ac5a6d82aed8f3cb532a5aedfc">XDMAC_GID_ID12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 12 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44acd2a0c8a409f745db7bad4db9b3aa"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID13" ref="ga44acd2a0c8a409f745db7bad4db9b3aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga44acd2a0c8a409f745db7bad4db9b3aa">XDMAC_GID_ID13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 13 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea9633a73f772ded8916111422e4b393"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID14" ref="gaea9633a73f772ded8916111422e4b393" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaea9633a73f772ded8916111422e4b393">XDMAC_GID_ID14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 14 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e73b64488afdc1273052c8c9d9de89f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID15" ref="ga9e73b64488afdc1273052c8c9d9de89f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9e73b64488afdc1273052c8c9d9de89f">XDMAC_GID_ID15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 15 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada2bac26acfeb71f245776a5791c59cc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID16" ref="gada2bac26acfeb71f245776a5791c59cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gada2bac26acfeb71f245776a5791c59cc">XDMAC_GID_ID16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 16 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b006fcdf5075da27c33cda0e086c36f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID17" ref="ga5b006fcdf5075da27c33cda0e086c36f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b006fcdf5075da27c33cda0e086c36f">XDMAC_GID_ID17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 17 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05cc9622f438622e2eda8fe889acff20"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID18" ref="ga05cc9622f438622e2eda8fe889acff20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga05cc9622f438622e2eda8fe889acff20">XDMAC_GID_ID18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 18 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a91dac9ad1ffc4b866e5b245af09679"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID19" ref="ga7a91dac9ad1ffc4b866e5b245af09679" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a91dac9ad1ffc4b866e5b245af09679">XDMAC_GID_ID19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 19 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08dccbe7002e661de088d758556669e9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID20" ref="ga08dccbe7002e661de088d758556669e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga08dccbe7002e661de088d758556669e9">XDMAC_GID_ID20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 20 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a34cf2d8f8e9ec0826a3cece37ac469"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID21" ref="ga5a34cf2d8f8e9ec0826a3cece37ac469" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5a34cf2d8f8e9ec0826a3cece37ac469">XDMAC_GID_ID21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 21 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2338ff2bd4f86afdcbfa7d0913756686"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID22" ref="ga2338ff2bd4f86afdcbfa7d0913756686" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2338ff2bd4f86afdcbfa7d0913756686">XDMAC_GID_ID22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 22 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f24488e7defdafa4925c263a8bf11de"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GID_ID23" ref="ga9f24488e7defdafa4925c263a8bf11de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f24488e7defdafa4925c263a8bf11de">XDMAC_GID_ID23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GID) XDMAC Channel 23 Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea5735d09f16def6693e242d66de4044"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM0" ref="gaea5735d09f16def6693e242d66de4044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaea5735d09f16def6693e242d66de4044">XDMAC_GIM_IM0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 0 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d8b5af5d9a210c3f9fc1a2efa2a296d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM1" ref="ga8d8b5af5d9a210c3f9fc1a2efa2a296d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8d8b5af5d9a210c3f9fc1a2efa2a296d">XDMAC_GIM_IM1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 1 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9079ddc14260cc704ada3e29d89489b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM2" ref="gad9079ddc14260cc704ada3e29d89489b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad9079ddc14260cc704ada3e29d89489b">XDMAC_GIM_IM2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 2 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22aa8be0150570e8e3383e37094c9fbb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM3" ref="ga22aa8be0150570e8e3383e37094c9fbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga22aa8be0150570e8e3383e37094c9fbb">XDMAC_GIM_IM3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 3 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5317bf1a98f6a56f0eb1058b0fd79daa"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM4" ref="ga5317bf1a98f6a56f0eb1058b0fd79daa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5317bf1a98f6a56f0eb1058b0fd79daa">XDMAC_GIM_IM4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 4 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga852cfb379d37b1a185a162db9a5283ac"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM5" ref="ga852cfb379d37b1a185a162db9a5283ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga852cfb379d37b1a185a162db9a5283ac">XDMAC_GIM_IM5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 5 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac52a33a5c4cc9b86d5da9d494a2858bf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM6" ref="gac52a33a5c4cc9b86d5da9d494a2858bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac52a33a5c4cc9b86d5da9d494a2858bf">XDMAC_GIM_IM6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 6 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1025f6c916b7c5ec58134dc82bbfee84"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM7" ref="ga1025f6c916b7c5ec58134dc82bbfee84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1025f6c916b7c5ec58134dc82bbfee84">XDMAC_GIM_IM7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 7 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga492c9f7af8cf57bfb69e195c679b363b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM8" ref="ga492c9f7af8cf57bfb69e195c679b363b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga492c9f7af8cf57bfb69e195c679b363b">XDMAC_GIM_IM8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 8 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb032f5d027c70c0eebf91cb6ddf5d1b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM9" ref="gafb032f5d027c70c0eebf91cb6ddf5d1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafb032f5d027c70c0eebf91cb6ddf5d1b">XDMAC_GIM_IM9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 9 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5475c9c18b5db0fc31133402953ca37"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM10" ref="gaa5475c9c18b5db0fc31133402953ca37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa5475c9c18b5db0fc31133402953ca37">XDMAC_GIM_IM10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 10 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a1147aa2d18de1fcfd7b8a37e04773d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM11" ref="ga7a1147aa2d18de1fcfd7b8a37e04773d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a1147aa2d18de1fcfd7b8a37e04773d">XDMAC_GIM_IM11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 11 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34dd5e05cf86ee11909de04b3ff5419e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM12" ref="ga34dd5e05cf86ee11909de04b3ff5419e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga34dd5e05cf86ee11909de04b3ff5419e">XDMAC_GIM_IM12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 12 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4611f66b54a21c17a173adb0781a8f95"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM13" ref="ga4611f66b54a21c17a173adb0781a8f95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4611f66b54a21c17a173adb0781a8f95">XDMAC_GIM_IM13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 13 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a85edf110e3c5495df8c57a6d627795"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM14" ref="ga4a85edf110e3c5495df8c57a6d627795" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4a85edf110e3c5495df8c57a6d627795">XDMAC_GIM_IM14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 14 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf4db71518e316b155b931bbe7c702af"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM15" ref="gabf4db71518e316b155b931bbe7c702af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabf4db71518e316b155b931bbe7c702af">XDMAC_GIM_IM15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 15 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e45fc2e30ae669b5d6d62bbf6df3bc4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM16" ref="ga4e45fc2e30ae669b5d6d62bbf6df3bc4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4e45fc2e30ae669b5d6d62bbf6df3bc4">XDMAC_GIM_IM16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 16 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc87fdc846591e0952372bdd44e718f2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM17" ref="gadc87fdc846591e0952372bdd44e718f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadc87fdc846591e0952372bdd44e718f2">XDMAC_GIM_IM17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 17 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9ba7abdd98352fb65f6946af72a58a6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM18" ref="gac9ba7abdd98352fb65f6946af72a58a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac9ba7abdd98352fb65f6946af72a58a6">XDMAC_GIM_IM18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 18 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3199699de67040aa4e178a18daa4a98a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM19" ref="ga3199699de67040aa4e178a18daa4a98a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3199699de67040aa4e178a18daa4a98a">XDMAC_GIM_IM19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 19 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf21fd73ed12d64f2769ebc683fdf7423"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM20" ref="gaf21fd73ed12d64f2769ebc683fdf7423" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf21fd73ed12d64f2769ebc683fdf7423">XDMAC_GIM_IM20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 20 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05e14aae00dc2892375b5e19f3170336"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM21" ref="ga05e14aae00dc2892375b5e19f3170336" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga05e14aae00dc2892375b5e19f3170336">XDMAC_GIM_IM21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 21 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43b6b9d6aaadf0988683b0eb40e750bc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM22" ref="ga43b6b9d6aaadf0988683b0eb40e750bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga43b6b9d6aaadf0988683b0eb40e750bc">XDMAC_GIM_IM22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 22 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f9dff2633a35cd73b1830b16a2fe4f9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIM_IM23" ref="ga3f9dff2633a35cd73b1830b16a2fe4f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3f9dff2633a35cd73b1830b16a2fe4f9">XDMAC_GIM_IM23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIM) XDMAC Channel 23 Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf450b51a279db6b8d3b33fed3a8c1fd0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS0" ref="gaf450b51a279db6b8d3b33fed3a8c1fd0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf450b51a279db6b8d3b33fed3a8c1fd0">XDMAC_GIS_IS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 0 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdc4f97368ca2faf016b4656abf76352"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS1" ref="gacdc4f97368ca2faf016b4656abf76352" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacdc4f97368ca2faf016b4656abf76352">XDMAC_GIS_IS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 1 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad6b50edce8df75a1e8826ff18bec840"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS2" ref="gaad6b50edce8df75a1e8826ff18bec840" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaad6b50edce8df75a1e8826ff18bec840">XDMAC_GIS_IS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 2 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46dc212b877bc41d3adde293a2d0489e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS3" ref="ga46dc212b877bc41d3adde293a2d0489e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga46dc212b877bc41d3adde293a2d0489e">XDMAC_GIS_IS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 3 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab83e7f9e1c0fd2725946ec491c68c842"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS4" ref="gab83e7f9e1c0fd2725946ec491c68c842" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab83e7f9e1c0fd2725946ec491c68c842">XDMAC_GIS_IS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 4 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2ab9452a1d9fedb96b4e85f58373bd0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS5" ref="gad2ab9452a1d9fedb96b4e85f58373bd0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad2ab9452a1d9fedb96b4e85f58373bd0">XDMAC_GIS_IS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 5 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8fc9f0c7e15efbce32b1a55002256fb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS6" ref="gae8fc9f0c7e15efbce32b1a55002256fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae8fc9f0c7e15efbce32b1a55002256fb">XDMAC_GIS_IS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 6 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3751dd2b334d0791295c98938d7254e7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS7" ref="ga3751dd2b334d0791295c98938d7254e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3751dd2b334d0791295c98938d7254e7">XDMAC_GIS_IS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 7 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71064a246464247923d65f807efffb33"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS8" ref="ga71064a246464247923d65f807efffb33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga71064a246464247923d65f807efffb33">XDMAC_GIS_IS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 8 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf99577cfbfc930e2f4cb2c660febc9b7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS9" ref="gaf99577cfbfc930e2f4cb2c660febc9b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf99577cfbfc930e2f4cb2c660febc9b7">XDMAC_GIS_IS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 9 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cd4b2fdc22c3850c737566c7d52c95b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS10" ref="ga5cd4b2fdc22c3850c737566c7d52c95b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5cd4b2fdc22c3850c737566c7d52c95b">XDMAC_GIS_IS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 10 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f391f03d6a9abf76c17d55bdec52e42"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS11" ref="ga9f391f03d6a9abf76c17d55bdec52e42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f391f03d6a9abf76c17d55bdec52e42">XDMAC_GIS_IS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 11 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89146b8e65b8970f50430d6038456c22"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS12" ref="ga89146b8e65b8970f50430d6038456c22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga89146b8e65b8970f50430d6038456c22">XDMAC_GIS_IS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 12 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf30192e2dbf6e6f897e3f9df77deb154"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS13" ref="gaf30192e2dbf6e6f897e3f9df77deb154" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf30192e2dbf6e6f897e3f9df77deb154">XDMAC_GIS_IS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 13 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64c50ded9329f01b7b90a73a0e791c13"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS14" ref="ga64c50ded9329f01b7b90a73a0e791c13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga64c50ded9329f01b7b90a73a0e791c13">XDMAC_GIS_IS14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 14 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11899dbc7d75d084ec3119b673498602"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS15" ref="ga11899dbc7d75d084ec3119b673498602" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga11899dbc7d75d084ec3119b673498602">XDMAC_GIS_IS15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 15 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57e5b26aac09e37ea56cdab1d6783f2f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS16" ref="ga57e5b26aac09e37ea56cdab1d6783f2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga57e5b26aac09e37ea56cdab1d6783f2f">XDMAC_GIS_IS16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 16 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61c533f3a05c83c31f9bc490b01ed918"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS17" ref="ga61c533f3a05c83c31f9bc490b01ed918" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga61c533f3a05c83c31f9bc490b01ed918">XDMAC_GIS_IS17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 17 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacce7a0751bbc5aee765b5ce073f8b480"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS18" ref="gacce7a0751bbc5aee765b5ce073f8b480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacce7a0751bbc5aee765b5ce073f8b480">XDMAC_GIS_IS18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 18 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86b78d0f5c2ba23059eab72da3be00c2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS19" ref="ga86b78d0f5c2ba23059eab72da3be00c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga86b78d0f5c2ba23059eab72da3be00c2">XDMAC_GIS_IS19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 19 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e6e8908254acfba38534d2ff0888ad6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS20" ref="ga0e6e8908254acfba38534d2ff0888ad6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0e6e8908254acfba38534d2ff0888ad6">XDMAC_GIS_IS20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 20 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac295c95899f625f0e4cda67eb419d947"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS21" ref="gac295c95899f625f0e4cda67eb419d947" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac295c95899f625f0e4cda67eb419d947">XDMAC_GIS_IS21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 21 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga082976f9bd28175bf176a0d18b189f32"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS22" ref="ga082976f9bd28175bf176a0d18b189f32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga082976f9bd28175bf176a0d18b189f32">XDMAC_GIS_IS22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 22 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc5c854a9b221358cf44924baaa0131b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GIS_IS23" ref="gafc5c854a9b221358cf44924baaa0131b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafc5c854a9b221358cf44924baaa0131b">XDMAC_GIS_IS23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GIS) XDMAC Channel 23 Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8170d942b70d7965be1fbd8a25ac338c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN0" ref="ga8170d942b70d7965be1fbd8a25ac338c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8170d942b70d7965be1fbd8a25ac338c">XDMAC_GE_EN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 0 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad73af77e7736ee161eb3b1729b1dd5ac"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN1" ref="gad73af77e7736ee161eb3b1729b1dd5ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad73af77e7736ee161eb3b1729b1dd5ac">XDMAC_GE_EN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 1 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d25e38a6c8711e483a1aa5cbc1ee759"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN2" ref="ga2d25e38a6c8711e483a1aa5cbc1ee759" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2d25e38a6c8711e483a1aa5cbc1ee759">XDMAC_GE_EN2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 2 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8966be573efb792792f1fc52dbb4d24"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN3" ref="gac8966be573efb792792f1fc52dbb4d24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac8966be573efb792792f1fc52dbb4d24">XDMAC_GE_EN3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 3 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b63a679fd60e87894a596a83d547f23"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN4" ref="ga6b63a679fd60e87894a596a83d547f23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b63a679fd60e87894a596a83d547f23">XDMAC_GE_EN4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 4 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga641516d0a48d3b59b724515cdc5cfa05"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN5" ref="ga641516d0a48d3b59b724515cdc5cfa05" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga641516d0a48d3b59b724515cdc5cfa05">XDMAC_GE_EN5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 5 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7184479e8e6e51d8d85dde6969a48f08"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN6" ref="ga7184479e8e6e51d8d85dde6969a48f08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7184479e8e6e51d8d85dde6969a48f08">XDMAC_GE_EN6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 6 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71423804c462e25f409c85b03c2e6e19"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN7" ref="ga71423804c462e25f409c85b03c2e6e19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga71423804c462e25f409c85b03c2e6e19">XDMAC_GE_EN7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 7 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2045022596d426867532b0f843ee8e0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN8" ref="gae2045022596d426867532b0f843ee8e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae2045022596d426867532b0f843ee8e0">XDMAC_GE_EN8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 8 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac02caa59bd030c77c6395e45f861c036"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN9" ref="gac02caa59bd030c77c6395e45f861c036" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac02caa59bd030c77c6395e45f861c036">XDMAC_GE_EN9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 9 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d8008d0aa8872e6ef9bf64f538e1993"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN10" ref="ga2d8008d0aa8872e6ef9bf64f538e1993" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2d8008d0aa8872e6ef9bf64f538e1993">XDMAC_GE_EN10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 10 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga013492b60af861be681c5f4228cd5bad"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN11" ref="ga013492b60af861be681c5f4228cd5bad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga013492b60af861be681c5f4228cd5bad">XDMAC_GE_EN11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 11 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c1cecb0d289dd49c841007acce6d9ae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN12" ref="ga3c1cecb0d289dd49c841007acce6d9ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3c1cecb0d289dd49c841007acce6d9ae">XDMAC_GE_EN12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 12 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e0ac8f5deaca114b846161bf1eb8d75"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN13" ref="ga8e0ac8f5deaca114b846161bf1eb8d75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8e0ac8f5deaca114b846161bf1eb8d75">XDMAC_GE_EN13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 13 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd35693eb84fa1e3ee7b0f5e880bf7a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN14" ref="ga5bd35693eb84fa1e3ee7b0f5e880bf7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5bd35693eb84fa1e3ee7b0f5e880bf7a">XDMAC_GE_EN14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 14 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0df7bf6997e2dd570485f419cbff60"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN15" ref="ga7b0df7bf6997e2dd570485f419cbff60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b0df7bf6997e2dd570485f419cbff60">XDMAC_GE_EN15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 15 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga300f9caa0c3553e6c573db532bf2eba8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN16" ref="ga300f9caa0c3553e6c573db532bf2eba8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga300f9caa0c3553e6c573db532bf2eba8">XDMAC_GE_EN16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 16 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3efea4f525d14fad59327566e4ec765"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN17" ref="gaa3efea4f525d14fad59327566e4ec765" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa3efea4f525d14fad59327566e4ec765">XDMAC_GE_EN17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 17 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga916599ce08376cfd58416b64610b4557"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN18" ref="ga916599ce08376cfd58416b64610b4557" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga916599ce08376cfd58416b64610b4557">XDMAC_GE_EN18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 18 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf97937c1ee54faf1bd7544ea34606d0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN19" ref="gacf97937c1ee54faf1bd7544ea34606d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacf97937c1ee54faf1bd7544ea34606d0">XDMAC_GE_EN19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 19 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08a23ef24a9217a609aa129d6babf19e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN20" ref="ga08a23ef24a9217a609aa129d6babf19e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga08a23ef24a9217a609aa129d6babf19e">XDMAC_GE_EN20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 20 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd6eb4a1b55b172fa27dcdcf0faadc5b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN21" ref="gacd6eb4a1b55b172fa27dcdcf0faadc5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacd6eb4a1b55b172fa27dcdcf0faadc5b">XDMAC_GE_EN21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 21 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78fd9156a5a27e5496cd3479c1e9a152"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN22" ref="ga78fd9156a5a27e5496cd3479c1e9a152" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga78fd9156a5a27e5496cd3479c1e9a152">XDMAC_GE_EN22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 22 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c782281191233ca112bd2852f44e161"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GE_EN23" ref="ga4c782281191233ca112bd2852f44e161" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c782281191233ca112bd2852f44e161">XDMAC_GE_EN23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GE) XDMAC Channel 23 Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94435fab84d489c652c9d136f548f0fa"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI0" ref="ga94435fab84d489c652c9d136f548f0fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga94435fab84d489c652c9d136f548f0fa">XDMAC_GD_DI0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 0 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga615e876348858f2058b7ac2d31c0de74"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI1" ref="ga615e876348858f2058b7ac2d31c0de74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga615e876348858f2058b7ac2d31c0de74">XDMAC_GD_DI1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 1 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f4a8795e564061a6a7acf7eb6028168"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI2" ref="ga6f4a8795e564061a6a7acf7eb6028168" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f4a8795e564061a6a7acf7eb6028168">XDMAC_GD_DI2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 2 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga984c3c35241ce9064d60d320618aaf2d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI3" ref="ga984c3c35241ce9064d60d320618aaf2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga984c3c35241ce9064d60d320618aaf2d">XDMAC_GD_DI3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 3 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9e0aedd3de507bf8a06c4e8986d2c07"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI4" ref="gae9e0aedd3de507bf8a06c4e8986d2c07" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae9e0aedd3de507bf8a06c4e8986d2c07">XDMAC_GD_DI4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 4 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60d916de2e46fe413e227be2f89c34c6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI5" ref="ga60d916de2e46fe413e227be2f89c34c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga60d916de2e46fe413e227be2f89c34c6">XDMAC_GD_DI5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 5 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa05294e7a420d40c8caf6015b97855ea"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI6" ref="gaa05294e7a420d40c8caf6015b97855ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa05294e7a420d40c8caf6015b97855ea">XDMAC_GD_DI6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 6 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62ee1b40020bcd4d376e86b78fda684b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI7" ref="ga62ee1b40020bcd4d376e86b78fda684b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga62ee1b40020bcd4d376e86b78fda684b">XDMAC_GD_DI7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 7 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga583d6b7ae7a7b0bc597d346eb0fce30e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI8" ref="ga583d6b7ae7a7b0bc597d346eb0fce30e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga583d6b7ae7a7b0bc597d346eb0fce30e">XDMAC_GD_DI8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 8 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32a4c1cde4529c6e36f773ad59096f35"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI9" ref="ga32a4c1cde4529c6e36f773ad59096f35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga32a4c1cde4529c6e36f773ad59096f35">XDMAC_GD_DI9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 9 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d01dfa12505dea9cc2ec67b9050eee6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI10" ref="ga3d01dfa12505dea9cc2ec67b9050eee6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d01dfa12505dea9cc2ec67b9050eee6">XDMAC_GD_DI10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 10 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dea29efc83a6c4bab3976289db2d0ad"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI11" ref="ga8dea29efc83a6c4bab3976289db2d0ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8dea29efc83a6c4bab3976289db2d0ad">XDMAC_GD_DI11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 11 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb333481cdf65ef6f5c2f3c556f374ea"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI12" ref="gabb333481cdf65ef6f5c2f3c556f374ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabb333481cdf65ef6f5c2f3c556f374ea">XDMAC_GD_DI12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 12 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4310a5e9b1859011cd715852e41be37c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI13" ref="ga4310a5e9b1859011cd715852e41be37c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4310a5e9b1859011cd715852e41be37c">XDMAC_GD_DI13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 13 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec1ccad71fdc07b3d00f9ac69656610d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI14" ref="gaec1ccad71fdc07b3d00f9ac69656610d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaec1ccad71fdc07b3d00f9ac69656610d">XDMAC_GD_DI14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 14 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa05c8f0bdae9410d6f7ae6e46b923ce1"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI15" ref="gaa05c8f0bdae9410d6f7ae6e46b923ce1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa05c8f0bdae9410d6f7ae6e46b923ce1">XDMAC_GD_DI15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 15 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e0b291279e8425d971f032c96def559"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI16" ref="ga1e0b291279e8425d971f032c96def559" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e0b291279e8425d971f032c96def559">XDMAC_GD_DI16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 16 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ef9df7d2953111a2c8732738123219"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI17" ref="gac1ef9df7d2953111a2c8732738123219" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac1ef9df7d2953111a2c8732738123219">XDMAC_GD_DI17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 17 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41f440aac9ed36e1cf623eaba35e0858"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI18" ref="ga41f440aac9ed36e1cf623eaba35e0858" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga41f440aac9ed36e1cf623eaba35e0858">XDMAC_GD_DI18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 18 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2beedb10ec9be2288aef8483107ce498"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI19" ref="ga2beedb10ec9be2288aef8483107ce498" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2beedb10ec9be2288aef8483107ce498">XDMAC_GD_DI19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 19 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90e4d1da2f64d5c4cc1b8a7474a07ab6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI20" ref="ga90e4d1da2f64d5c4cc1b8a7474a07ab6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga90e4d1da2f64d5c4cc1b8a7474a07ab6">XDMAC_GD_DI20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 20 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3e8934d6f3a2c0d8ad798847f06436d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI21" ref="gaa3e8934d6f3a2c0d8ad798847f06436d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa3e8934d6f3a2c0d8ad798847f06436d">XDMAC_GD_DI21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 21 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7589783f4a9b90b5fa21d1284d336b9d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI22" ref="ga7589783f4a9b90b5fa21d1284d336b9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7589783f4a9b90b5fa21d1284d336b9d">XDMAC_GD_DI22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 22 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85609f40a3a6d18b03a9a3bc3ee5de19"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GD_DI23" ref="ga85609f40a3a6d18b03a9a3bc3ee5de19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga85609f40a3a6d18b03a9a3bc3ee5de19">XDMAC_GD_DI23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GD) XDMAC Channel 23 Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f281dddcd304f6c3640871b46ef30a4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST0" ref="ga1f281dddcd304f6c3640871b46ef30a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1f281dddcd304f6c3640871b46ef30a4">XDMAC_GS_ST0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 0 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb3c1766ca6777455a6a8335c2735547"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST1" ref="gabb3c1766ca6777455a6a8335c2735547" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabb3c1766ca6777455a6a8335c2735547">XDMAC_GS_ST1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 1 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad2372e10666a467e53851c022f0fe35"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST2" ref="gaad2372e10666a467e53851c022f0fe35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaad2372e10666a467e53851c022f0fe35">XDMAC_GS_ST2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 2 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b4380ef3dfccc3adaa46148e04a949b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST3" ref="ga5b4380ef3dfccc3adaa46148e04a949b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b4380ef3dfccc3adaa46148e04a949b">XDMAC_GS_ST3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 3 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41a6875632aaa59c36dc449d641f8907"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST4" ref="ga41a6875632aaa59c36dc449d641f8907" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga41a6875632aaa59c36dc449d641f8907">XDMAC_GS_ST4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 4 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66cec1166d66f2dcabcf376fe894184d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST5" ref="ga66cec1166d66f2dcabcf376fe894184d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga66cec1166d66f2dcabcf376fe894184d">XDMAC_GS_ST5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 5 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae09a23f4736036595854f6e0eb2720de"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST6" ref="gae09a23f4736036595854f6e0eb2720de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae09a23f4736036595854f6e0eb2720de">XDMAC_GS_ST6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 6 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50982e0944397fc3dbed8ce5233e28e7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST7" ref="ga50982e0944397fc3dbed8ce5233e28e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga50982e0944397fc3dbed8ce5233e28e7">XDMAC_GS_ST7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 7 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90636833999e6bf9db85e8060da2a7a8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST8" ref="ga90636833999e6bf9db85e8060da2a7a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga90636833999e6bf9db85e8060da2a7a8">XDMAC_GS_ST8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 8 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab355da0dda85d8c175f3c4d020856a69"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST9" ref="gab355da0dda85d8c175f3c4d020856a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab355da0dda85d8c175f3c4d020856a69">XDMAC_GS_ST9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 9 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83a7b44661d7cd702a7073c33e1b9c17"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST10" ref="ga83a7b44661d7cd702a7073c33e1b9c17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga83a7b44661d7cd702a7073c33e1b9c17">XDMAC_GS_ST10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 10 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90df4b5b1f5c6f95c34d394957f81dcb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST11" ref="ga90df4b5b1f5c6f95c34d394957f81dcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga90df4b5b1f5c6f95c34d394957f81dcb">XDMAC_GS_ST11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 11 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75d250625c62a582c67d0b00ad312aee"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST12" ref="ga75d250625c62a582c67d0b00ad312aee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga75d250625c62a582c67d0b00ad312aee">XDMAC_GS_ST12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 12 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5232688a8548b3cdb7eae8758789a653"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST13" ref="ga5232688a8548b3cdb7eae8758789a653" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5232688a8548b3cdb7eae8758789a653">XDMAC_GS_ST13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 13 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bf00e94409a21d2e8c7c58a7fccf06d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST14" ref="ga9bf00e94409a21d2e8c7c58a7fccf06d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9bf00e94409a21d2e8c7c58a7fccf06d">XDMAC_GS_ST14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 14 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08aff7222448401014b175658aa70b91"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST15" ref="ga08aff7222448401014b175658aa70b91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga08aff7222448401014b175658aa70b91">XDMAC_GS_ST15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 15 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35b503104ab3b30af069a9b7424ba86d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST16" ref="ga35b503104ab3b30af069a9b7424ba86d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga35b503104ab3b30af069a9b7424ba86d">XDMAC_GS_ST16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 16 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02397991ddd0012a38902046d897eda9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST17" ref="ga02397991ddd0012a38902046d897eda9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga02397991ddd0012a38902046d897eda9">XDMAC_GS_ST17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 17 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9161260910ed5f8b9f414efae94c0cc3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST18" ref="ga9161260910ed5f8b9f414efae94c0cc3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9161260910ed5f8b9f414efae94c0cc3">XDMAC_GS_ST18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 18 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91998b4a38f5e4a13c94fe6cb234f90a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST19" ref="ga91998b4a38f5e4a13c94fe6cb234f90a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga91998b4a38f5e4a13c94fe6cb234f90a">XDMAC_GS_ST19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 19 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f88aaf3cba4427ccc4f787a586152ee"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST20" ref="ga6f88aaf3cba4427ccc4f787a586152ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f88aaf3cba4427ccc4f787a586152ee">XDMAC_GS_ST20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 20 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfa1a36ea67f27dc90570c4700fd44ab"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST21" ref="gadfa1a36ea67f27dc90570c4700fd44ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadfa1a36ea67f27dc90570c4700fd44ab">XDMAC_GS_ST21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 21 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aa6ebb0d48c2768233a8d90d7d0fcd6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST22" ref="ga1aa6ebb0d48c2768233a8d90d7d0fcd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1aa6ebb0d48c2768233a8d90d7d0fcd6">XDMAC_GS_ST22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 22 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8127f732f32134d5594e53b8ed3af43b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GS_ST23" ref="ga8127f732f32134d5594e53b8ed3af43b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8127f732f32134d5594e53b8ed3af43b">XDMAC_GS_ST23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GS) XDMAC Channel 23 Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdaaff68652ca4eea25d319bd4ba9332"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS0" ref="gabdaaff68652ca4eea25d319bd4ba9332" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabdaaff68652ca4eea25d319bd4ba9332">XDMAC_GRS_RS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 0 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3187e2816f38472e4c7f86a8d465a987"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS1" ref="ga3187e2816f38472e4c7f86a8d465a987" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3187e2816f38472e4c7f86a8d465a987">XDMAC_GRS_RS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 1 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ec127b13d81545d1a3bf5143df25066"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS2" ref="ga2ec127b13d81545d1a3bf5143df25066" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ec127b13d81545d1a3bf5143df25066">XDMAC_GRS_RS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 2 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56b12b2c3164d44feaf69ae4e6f380f0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS3" ref="ga56b12b2c3164d44feaf69ae4e6f380f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga56b12b2c3164d44feaf69ae4e6f380f0">XDMAC_GRS_RS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 3 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71c76db137cc27c106f1e16685a2e664"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS4" ref="ga71c76db137cc27c106f1e16685a2e664" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga71c76db137cc27c106f1e16685a2e664">XDMAC_GRS_RS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 4 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5630777e39d56d67681255f2b92e6690"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS5" ref="ga5630777e39d56d67681255f2b92e6690" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5630777e39d56d67681255f2b92e6690">XDMAC_GRS_RS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 5 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29240606751efde1eddddee0a69f794d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS6" ref="ga29240606751efde1eddddee0a69f794d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga29240606751efde1eddddee0a69f794d">XDMAC_GRS_RS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 6 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97bfb9613268310cc105e266a5de67db"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS7" ref="ga97bfb9613268310cc105e266a5de67db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga97bfb9613268310cc105e266a5de67db">XDMAC_GRS_RS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 7 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32b8fc593e4e6fa2c960be97a0438b3d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS8" ref="ga32b8fc593e4e6fa2c960be97a0438b3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga32b8fc593e4e6fa2c960be97a0438b3d">XDMAC_GRS_RS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 8 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8e9520a4093611786252db38cc1a16f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS9" ref="gae8e9520a4093611786252db38cc1a16f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae8e9520a4093611786252db38cc1a16f">XDMAC_GRS_RS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 9 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ee728d5a4eabfd95eb0a4dffd027b8b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS10" ref="ga5ee728d5a4eabfd95eb0a4dffd027b8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5ee728d5a4eabfd95eb0a4dffd027b8b">XDMAC_GRS_RS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 10 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7504e9bed30b1c2566b60e7a8b70e6e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS11" ref="gac7504e9bed30b1c2566b60e7a8b70e6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac7504e9bed30b1c2566b60e7a8b70e6e">XDMAC_GRS_RS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 11 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a24ee94942af8b768dec6da7b542a53"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS12" ref="ga6a24ee94942af8b768dec6da7b542a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6a24ee94942af8b768dec6da7b542a53">XDMAC_GRS_RS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 12 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869ea958b0e4e235b5621100e1a4b5e8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS13" ref="ga869ea958b0e4e235b5621100e1a4b5e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga869ea958b0e4e235b5621100e1a4b5e8">XDMAC_GRS_RS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 13 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf994213094562d9cecc354c5e44bd950"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS14" ref="gaf994213094562d9cecc354c5e44bd950" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf994213094562d9cecc354c5e44bd950">XDMAC_GRS_RS14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 14 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga969f17c7bc5f39fb295fb1b0d0c603a7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS15" ref="ga969f17c7bc5f39fb295fb1b0d0c603a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga969f17c7bc5f39fb295fb1b0d0c603a7">XDMAC_GRS_RS15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 15 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb4ed21e866632b3c359e0ac8882bd20"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS16" ref="gabb4ed21e866632b3c359e0ac8882bd20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabb4ed21e866632b3c359e0ac8882bd20">XDMAC_GRS_RS16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 16 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94f80489fec221edc792e6699bd3584b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS17" ref="ga94f80489fec221edc792e6699bd3584b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga94f80489fec221edc792e6699bd3584b">XDMAC_GRS_RS17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 17 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82639e212ba9f799f87041418038d27b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS18" ref="ga82639e212ba9f799f87041418038d27b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga82639e212ba9f799f87041418038d27b">XDMAC_GRS_RS18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 18 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cafcec3c5bf363f2c8d05e0f0fc18fc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS19" ref="ga8cafcec3c5bf363f2c8d05e0f0fc18fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8cafcec3c5bf363f2c8d05e0f0fc18fc">XDMAC_GRS_RS19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 19 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e2a7747e739d255dee50ddddbc95eae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS20" ref="ga6e2a7747e739d255dee50ddddbc95eae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6e2a7747e739d255dee50ddddbc95eae">XDMAC_GRS_RS20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 20 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68985c03fa4fbc30106b43c715f29572"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS21" ref="ga68985c03fa4fbc30106b43c715f29572" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga68985c03fa4fbc30106b43c715f29572">XDMAC_GRS_RS21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 21 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf70ad58f793569619a3d5c9d4888e47b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS22" ref="gaf70ad58f793569619a3d5c9d4888e47b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf70ad58f793569619a3d5c9d4888e47b">XDMAC_GRS_RS22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 22 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4995f8d82b3e0f1ecd5d3fd23faf07d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRS_RS23" ref="gac4995f8d82b3e0f1ecd5d3fd23faf07d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac4995f8d82b3e0f1ecd5d3fd23faf07d">XDMAC_GRS_RS23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRS) XDMAC Channel 23 Read Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9d8e3bc421d6598d6c38bd9737c4663"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS0" ref="gae9d8e3bc421d6598d6c38bd9737c4663" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae9d8e3bc421d6598d6c38bd9737c4663">XDMAC_GWS_WS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 0 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40e227115fbe8d8ceecf54748af8832b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS1" ref="ga40e227115fbe8d8ceecf54748af8832b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga40e227115fbe8d8ceecf54748af8832b">XDMAC_GWS_WS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 1 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac99ecf0d6005fbbf533ff7de3d726d24"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS2" ref="gac99ecf0d6005fbbf533ff7de3d726d24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac99ecf0d6005fbbf533ff7de3d726d24">XDMAC_GWS_WS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 2 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f956fa7166c1887d1f448065f2203da"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS3" ref="ga1f956fa7166c1887d1f448065f2203da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1f956fa7166c1887d1f448065f2203da">XDMAC_GWS_WS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 3 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga795d428bf1d1dc929685846adc83b396"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS4" ref="ga795d428bf1d1dc929685846adc83b396" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga795d428bf1d1dc929685846adc83b396">XDMAC_GWS_WS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 4 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb36f787c157fbeb5596b4e2309ee620"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS5" ref="gabb36f787c157fbeb5596b4e2309ee620" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabb36f787c157fbeb5596b4e2309ee620">XDMAC_GWS_WS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 5 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf020fcfc3275c831440f00010cb79fa5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS6" ref="gaf020fcfc3275c831440f00010cb79fa5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf020fcfc3275c831440f00010cb79fa5">XDMAC_GWS_WS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 6 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad232fcd27dff7422952c0db5fabcc562"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS7" ref="gad232fcd27dff7422952c0db5fabcc562" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad232fcd27dff7422952c0db5fabcc562">XDMAC_GWS_WS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 7 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41db481dbe5ef98bdfadafb163ab44a1"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS8" ref="ga41db481dbe5ef98bdfadafb163ab44a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga41db481dbe5ef98bdfadafb163ab44a1">XDMAC_GWS_WS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 8 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e8df036c04164f03a9c3d8fc3a998d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS9" ref="gaa9e8df036c04164f03a9c3d8fc3a998d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa9e8df036c04164f03a9c3d8fc3a998d">XDMAC_GWS_WS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 9 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga785649e229ace291846618a24f59d5c4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS10" ref="ga785649e229ace291846618a24f59d5c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga785649e229ace291846618a24f59d5c4">XDMAC_GWS_WS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 10 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadad888e46603bdf86cd68a2ddfb00a92"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS11" ref="gadad888e46603bdf86cd68a2ddfb00a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadad888e46603bdf86cd68a2ddfb00a92">XDMAC_GWS_WS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 11 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c6cdf6490c1c2d97cddfa500fb3defa"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS12" ref="ga3c6cdf6490c1c2d97cddfa500fb3defa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3c6cdf6490c1c2d97cddfa500fb3defa">XDMAC_GWS_WS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 12 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga608597bb9a67083c923219173c8f8a9e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS13" ref="ga608597bb9a67083c923219173c8f8a9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga608597bb9a67083c923219173c8f8a9e">XDMAC_GWS_WS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 13 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef982c63fca662e2c6713a20f88d8560"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS14" ref="gaef982c63fca662e2c6713a20f88d8560" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaef982c63fca662e2c6713a20f88d8560">XDMAC_GWS_WS14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 14 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68687faf35932ee32b211c8774bc322b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS15" ref="ga68687faf35932ee32b211c8774bc322b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga68687faf35932ee32b211c8774bc322b">XDMAC_GWS_WS15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 15 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2622597403053771acfd77121ae262fc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS16" ref="ga2622597403053771acfd77121ae262fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2622597403053771acfd77121ae262fc">XDMAC_GWS_WS16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 16 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae38f2c5c801a602ea3e312a30549f616"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS17" ref="gae38f2c5c801a602ea3e312a30549f616" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae38f2c5c801a602ea3e312a30549f616">XDMAC_GWS_WS17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 17 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81ac6bfd545f80a570483ba083839530"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS18" ref="ga81ac6bfd545f80a570483ba083839530" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga81ac6bfd545f80a570483ba083839530">XDMAC_GWS_WS18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 18 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c4058c91ab4ff0c328636597795acb0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS19" ref="ga6c4058c91ab4ff0c328636597795acb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c4058c91ab4ff0c328636597795acb0">XDMAC_GWS_WS19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 19 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81af42788db8cf05ca078f924356fdcf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS20" ref="ga81af42788db8cf05ca078f924356fdcf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga81af42788db8cf05ca078f924356fdcf">XDMAC_GWS_WS20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 20 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34721bc48286c1311c087de701b5cc6c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS21" ref="ga34721bc48286c1311c087de701b5cc6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga34721bc48286c1311c087de701b5cc6c">XDMAC_GWS_WS21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 21 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10e45f642b4899f36757be9a06edee6d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS22" ref="ga10e45f642b4899f36757be9a06edee6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga10e45f642b4899f36757be9a06edee6d">XDMAC_GWS_WS22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 22 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77a9009c05da383e31d484f055bceba7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GWS_WS23" ref="ga77a9009c05da383e31d484f055bceba7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga77a9009c05da383e31d484f055bceba7">XDMAC_GWS_WS23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GWS) XDMAC Channel 23 Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa30245651dbeb62ebff619ac5e951582"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS0" ref="gaa30245651dbeb62ebff619ac5e951582" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa30245651dbeb62ebff619ac5e951582">XDMAC_GRWS_RWS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 0 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8989ee05ea70146af74eaf6fa5bab9e0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS1" ref="ga8989ee05ea70146af74eaf6fa5bab9e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8989ee05ea70146af74eaf6fa5bab9e0">XDMAC_GRWS_RWS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 1 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d5717affd1071d9f85a5efcf403b272"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS2" ref="ga1d5717affd1071d9f85a5efcf403b272" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1d5717affd1071d9f85a5efcf403b272">XDMAC_GRWS_RWS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 2 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0b0630ca8939287f45993894d78b2a8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS3" ref="gac0b0630ca8939287f45993894d78b2a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac0b0630ca8939287f45993894d78b2a8">XDMAC_GRWS_RWS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 3 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6f6dd1939ae071c52b90368266997f6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS4" ref="gac6f6dd1939ae071c52b90368266997f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac6f6dd1939ae071c52b90368266997f6">XDMAC_GRWS_RWS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 4 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f8157d0c38811c523ebd6e7ff952b25"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS5" ref="ga9f8157d0c38811c523ebd6e7ff952b25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f8157d0c38811c523ebd6e7ff952b25">XDMAC_GRWS_RWS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 5 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga180a999b7d1f93cb709d1d4e3eb2be33"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS6" ref="ga180a999b7d1f93cb709d1d4e3eb2be33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga180a999b7d1f93cb709d1d4e3eb2be33">XDMAC_GRWS_RWS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 6 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b32d65f74b3360a5ae01592640d23bc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS7" ref="ga1b32d65f74b3360a5ae01592640d23bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1b32d65f74b3360a5ae01592640d23bc">XDMAC_GRWS_RWS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 7 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebd578053090dceb34a070730bce6d6c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS8" ref="gaebd578053090dceb34a070730bce6d6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaebd578053090dceb34a070730bce6d6c">XDMAC_GRWS_RWS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 8 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbae6f3bb89850f26e104da1a11050db"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS9" ref="gacbae6f3bb89850f26e104da1a11050db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacbae6f3bb89850f26e104da1a11050db">XDMAC_GRWS_RWS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 9 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga716e6bd611e80aaf0a241709bf02f34f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS10" ref="ga716e6bd611e80aaf0a241709bf02f34f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga716e6bd611e80aaf0a241709bf02f34f">XDMAC_GRWS_RWS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 10 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66a198759f35634d474c57c104a36f3f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS11" ref="ga66a198759f35634d474c57c104a36f3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga66a198759f35634d474c57c104a36f3f">XDMAC_GRWS_RWS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 11 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3aaa28673663cacb15bdbe443f18205"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS12" ref="gad3aaa28673663cacb15bdbe443f18205" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad3aaa28673663cacb15bdbe443f18205">XDMAC_GRWS_RWS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 12 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga912804c55dd3589551fd78171d5aa1f9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS13" ref="ga912804c55dd3589551fd78171d5aa1f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga912804c55dd3589551fd78171d5aa1f9">XDMAC_GRWS_RWS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 13 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga072f1f180269b51c7a7cce20aad52acf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS14" ref="ga072f1f180269b51c7a7cce20aad52acf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga072f1f180269b51c7a7cce20aad52acf">XDMAC_GRWS_RWS14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 14 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga173e1db06b970f46dcef8facf5237bf0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS15" ref="ga173e1db06b970f46dcef8facf5237bf0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga173e1db06b970f46dcef8facf5237bf0">XDMAC_GRWS_RWS15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 15 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96fc7913985e49ffef9e1b547795c669"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS16" ref="ga96fc7913985e49ffef9e1b547795c669" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga96fc7913985e49ffef9e1b547795c669">XDMAC_GRWS_RWS16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 16 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac33bac7d321c465ee1fc2eb3af58fe6e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS17" ref="gac33bac7d321c465ee1fc2eb3af58fe6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac33bac7d321c465ee1fc2eb3af58fe6e">XDMAC_GRWS_RWS17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 17 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76e1bfaf44534d48198d49e6e2dea9ae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS18" ref="ga76e1bfaf44534d48198d49e6e2dea9ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga76e1bfaf44534d48198d49e6e2dea9ae">XDMAC_GRWS_RWS18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 18 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41c24c725ead4e6e7f38644bd82bbd29"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS19" ref="ga41c24c725ead4e6e7f38644bd82bbd29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga41c24c725ead4e6e7f38644bd82bbd29">XDMAC_GRWS_RWS19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 19 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5524879ba3119e04917438b437d046cc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS20" ref="ga5524879ba3119e04917438b437d046cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5524879ba3119e04917438b437d046cc">XDMAC_GRWS_RWS20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 20 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf053bc6d65f13b71cf7d42c472240ff"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS21" ref="gadf053bc6d65f13b71cf7d42c472240ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadf053bc6d65f13b71cf7d42c472240ff">XDMAC_GRWS_RWS21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 21 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cf9ea0cee23c326b156171194514103"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS22" ref="ga1cf9ea0cee23c326b156171194514103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1cf9ea0cee23c326b156171194514103">XDMAC_GRWS_RWS22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 22 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19a0e1a0045eb13db57b4f17fd1ad99b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWS_RWS23" ref="ga19a0e1a0045eb13db57b4f17fd1ad99b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga19a0e1a0045eb13db57b4f17fd1ad99b">XDMAC_GRWS_RWS23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWS) XDMAC Channel 23 Read Write Suspend Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e794b920f0f4d75058f36273fc2be03"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR0" ref="ga0e794b920f0f4d75058f36273fc2be03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0e794b920f0f4d75058f36273fc2be03">XDMAC_GRWR_RWR0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 0 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52f0073a2915d058b1f6bc1493069251"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR1" ref="ga52f0073a2915d058b1f6bc1493069251" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga52f0073a2915d058b1f6bc1493069251">XDMAC_GRWR_RWR1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 1 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d9a179cbbc2441fd7b0e77a171c0590"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR2" ref="ga8d9a179cbbc2441fd7b0e77a171c0590" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8d9a179cbbc2441fd7b0e77a171c0590">XDMAC_GRWR_RWR2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 2 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcf96729b6bc959ba9874275b15f6e55"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR3" ref="gafcf96729b6bc959ba9874275b15f6e55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafcf96729b6bc959ba9874275b15f6e55">XDMAC_GRWR_RWR3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 3 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc1b8acd5749cba3801deb5f418bf440"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR4" ref="gadc1b8acd5749cba3801deb5f418bf440" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadc1b8acd5749cba3801deb5f418bf440">XDMAC_GRWR_RWR4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 4 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e190beea9e86ef75ef410534c46415c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR5" ref="ga3e190beea9e86ef75ef410534c46415c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3e190beea9e86ef75ef410534c46415c">XDMAC_GRWR_RWR5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 5 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1e7560eccf42fc8a3a95f92827b6a36"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR6" ref="gab1e7560eccf42fc8a3a95f92827b6a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab1e7560eccf42fc8a3a95f92827b6a36">XDMAC_GRWR_RWR6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 6 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd6383a842c8a3e0e6b1983fa7309238"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR7" ref="gafd6383a842c8a3e0e6b1983fa7309238" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafd6383a842c8a3e0e6b1983fa7309238">XDMAC_GRWR_RWR7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 7 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40cefe82db3852f19cea89ccef82d47f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR8" ref="ga40cefe82db3852f19cea89ccef82d47f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga40cefe82db3852f19cea89ccef82d47f">XDMAC_GRWR_RWR8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 8 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28b7ff5ec323293815297f46e50d1831"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR9" ref="ga28b7ff5ec323293815297f46e50d1831" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga28b7ff5ec323293815297f46e50d1831">XDMAC_GRWR_RWR9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 9 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad95f1d487d58c92549468654bed4cdbb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR10" ref="gad95f1d487d58c92549468654bed4cdbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad95f1d487d58c92549468654bed4cdbb">XDMAC_GRWR_RWR10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 10 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e5fa063e8085d99549019e747edb6e2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR11" ref="ga6e5fa063e8085d99549019e747edb6e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6e5fa063e8085d99549019e747edb6e2">XDMAC_GRWR_RWR11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 11 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeee702abc442f818b5f7fdd1a0d7a359"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR12" ref="gaeee702abc442f818b5f7fdd1a0d7a359" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaeee702abc442f818b5f7fdd1a0d7a359">XDMAC_GRWR_RWR12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 12 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7c1f069463d5ba83eb5d982d1eb4b3e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR13" ref="gaa7c1f069463d5ba83eb5d982d1eb4b3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c1f069463d5ba83eb5d982d1eb4b3e">XDMAC_GRWR_RWR13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 13 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b22eddb77d974f850493cb6188db5f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR14" ref="gad1b22eddb77d974f850493cb6188db5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad1b22eddb77d974f850493cb6188db5f">XDMAC_GRWR_RWR14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 14 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e48d616ba4fcebd99fa81c2f9ee52e3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR15" ref="ga1e48d616ba4fcebd99fa81c2f9ee52e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e48d616ba4fcebd99fa81c2f9ee52e3">XDMAC_GRWR_RWR15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 15 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24c5616ae02fa8369955741709e21ef3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR16" ref="ga24c5616ae02fa8369955741709e21ef3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga24c5616ae02fa8369955741709e21ef3">XDMAC_GRWR_RWR16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 16 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b963a6e3d998c188e67e568659c1029"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR17" ref="ga9b963a6e3d998c188e67e568659c1029" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9b963a6e3d998c188e67e568659c1029">XDMAC_GRWR_RWR17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 17 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a85b9861e3a88cb2eac574506f4ccc3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR18" ref="ga8a85b9861e3a88cb2eac574506f4ccc3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8a85b9861e3a88cb2eac574506f4ccc3">XDMAC_GRWR_RWR18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 18 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05d4a42ece211766d3bc700c1ebef35a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR19" ref="ga05d4a42ece211766d3bc700c1ebef35a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga05d4a42ece211766d3bc700c1ebef35a">XDMAC_GRWR_RWR19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 19 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24e4ef81f664420cf19863ac061fe69"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR20" ref="gab24e4ef81f664420cf19863ac061fe69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab24e4ef81f664420cf19863ac061fe69">XDMAC_GRWR_RWR20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 20 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada53b3127faab92ae9de23d9e95f7c62"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR21" ref="gada53b3127faab92ae9de23d9e95f7c62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gada53b3127faab92ae9de23d9e95f7c62">XDMAC_GRWR_RWR21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 21 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30d881804c01344d003f62c117a05b6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR22" ref="gab30d881804c01344d003f62c117a05b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab30d881804c01344d003f62c117a05b6">XDMAC_GRWR_RWR22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 22 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace12a993a97cdb34616aae059e67bdab"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GRWR_RWR23" ref="gace12a993a97cdb34616aae059e67bdab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gace12a993a97cdb34616aae059e67bdab">XDMAC_GRWR_RWR23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GRWR) XDMAC Channel 23 Read Write Resume Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2741b0b0f18246b0495ffdd7aebde44"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ0" ref="gad2741b0b0f18246b0495ffdd7aebde44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad2741b0b0f18246b0495ffdd7aebde44">XDMAC_GSWR_SWREQ0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 0 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffb0162dd49253f2291ed0f4e37782d0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ1" ref="gaffb0162dd49253f2291ed0f4e37782d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaffb0162dd49253f2291ed0f4e37782d0">XDMAC_GSWR_SWREQ1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 1 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b339cc82dd33719d8c167982b7c117f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ2" ref="ga3b339cc82dd33719d8c167982b7c117f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b339cc82dd33719d8c167982b7c117f">XDMAC_GSWR_SWREQ2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 2 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed7789e6763e59e056967a85ae0bb0b1"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ3" ref="gaed7789e6763e59e056967a85ae0bb0b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaed7789e6763e59e056967a85ae0bb0b1">XDMAC_GSWR_SWREQ3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 3 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad33854d23d6aa6c495fe62ce79bf7bc2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ4" ref="gad33854d23d6aa6c495fe62ce79bf7bc2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad33854d23d6aa6c495fe62ce79bf7bc2">XDMAC_GSWR_SWREQ4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 4 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac44f0e9a4c6d5a8eb106f1804ce55a24"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ5" ref="gac44f0e9a4c6d5a8eb106f1804ce55a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac44f0e9a4c6d5a8eb106f1804ce55a24">XDMAC_GSWR_SWREQ5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 5 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21c1d987addaeeca06e41dcc8ef8ad87"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ6" ref="ga21c1d987addaeeca06e41dcc8ef8ad87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga21c1d987addaeeca06e41dcc8ef8ad87">XDMAC_GSWR_SWREQ6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 6 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e2fc6da88acdd3fcba08c433e0a52e8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ7" ref="ga1e2fc6da88acdd3fcba08c433e0a52e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e2fc6da88acdd3fcba08c433e0a52e8">XDMAC_GSWR_SWREQ7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 7 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36bf79a4e3224817011379c94ebadb3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ8" ref="gaf36bf79a4e3224817011379c94ebadb3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf36bf79a4e3224817011379c94ebadb3">XDMAC_GSWR_SWREQ8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 8 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad47f85682401ae8153117c2a7acfed05"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ9" ref="gad47f85682401ae8153117c2a7acfed05" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad47f85682401ae8153117c2a7acfed05">XDMAC_GSWR_SWREQ9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 9 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ceb428a516f22367dc27fec1f119bb1"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ10" ref="ga6ceb428a516f22367dc27fec1f119bb1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6ceb428a516f22367dc27fec1f119bb1">XDMAC_GSWR_SWREQ10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 10 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3174391a602c6884ebe11f40e4812d25"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ11" ref="ga3174391a602c6884ebe11f40e4812d25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3174391a602c6884ebe11f40e4812d25">XDMAC_GSWR_SWREQ11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 11 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c992ceb0630b26c5170f4949b31775e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ12" ref="ga1c992ceb0630b26c5170f4949b31775e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1c992ceb0630b26c5170f4949b31775e">XDMAC_GSWR_SWREQ12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 12 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ca900aa239f32826392bd447505ee6f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ13" ref="ga2ca900aa239f32826392bd447505ee6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ca900aa239f32826392bd447505ee6f">XDMAC_GSWR_SWREQ13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 13 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d71d167b43042131ebb8a0873b85834"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ14" ref="ga0d71d167b43042131ebb8a0873b85834" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0d71d167b43042131ebb8a0873b85834">XDMAC_GSWR_SWREQ14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 14 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0232df19741fc40c6fdd00a2873a480"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ15" ref="gad0232df19741fc40c6fdd00a2873a480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad0232df19741fc40c6fdd00a2873a480">XDMAC_GSWR_SWREQ15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 15 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72661c0ab8520ff520bf0e285695af38"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ16" ref="ga72661c0ab8520ff520bf0e285695af38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga72661c0ab8520ff520bf0e285695af38">XDMAC_GSWR_SWREQ16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 16 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf64f18d3810b807f74b2b11c34643ae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ17" ref="gaaf64f18d3810b807f74b2b11c34643ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf64f18d3810b807f74b2b11c34643ae">XDMAC_GSWR_SWREQ17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 17 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga941a463f7bc18a6c312e84c63bb6cdb9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ18" ref="ga941a463f7bc18a6c312e84c63bb6cdb9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga941a463f7bc18a6c312e84c63bb6cdb9">XDMAC_GSWR_SWREQ18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 18 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2825cfd171df916994fab613bb084fae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ19" ref="ga2825cfd171df916994fab613bb084fae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2825cfd171df916994fab613bb084fae">XDMAC_GSWR_SWREQ19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 19 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff7fd7b3820e89cb6702591993efeaf3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ20" ref="gaff7fd7b3820e89cb6702591993efeaf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaff7fd7b3820e89cb6702591993efeaf3">XDMAC_GSWR_SWREQ20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 20 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d632e7aeff4c4229521cb173cbcf1e4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ21" ref="ga0d632e7aeff4c4229521cb173cbcf1e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0d632e7aeff4c4229521cb173cbcf1e4">XDMAC_GSWR_SWREQ21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 21 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9f3153121f09e5c68b1a2344788f679"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ22" ref="gae9f3153121f09e5c68b1a2344788f679" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae9f3153121f09e5c68b1a2344788f679">XDMAC_GSWR_SWREQ22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 22 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bd400c3118b65c9a2be0db8542c52ae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWR_SWREQ23" ref="ga6bd400c3118b65c9a2be0db8542c52ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6bd400c3118b65c9a2be0db8542c52ae">XDMAC_GSWR_SWREQ23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWR) XDMAC Channel 23 Software Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c7353e9f38ae332c50720ac999c0c2a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS0" ref="ga4c7353e9f38ae332c50720ac999c0c2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c7353e9f38ae332c50720ac999c0c2a">XDMAC_GSWS_SWRS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 0 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89e9068ca0f0af7e7b74d3f66ae534b6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS1" ref="ga89e9068ca0f0af7e7b74d3f66ae534b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga89e9068ca0f0af7e7b74d3f66ae534b6">XDMAC_GSWS_SWRS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 1 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98c661364e254fa8972960c9af9cd9fa"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS2" ref="ga98c661364e254fa8972960c9af9cd9fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga98c661364e254fa8972960c9af9cd9fa">XDMAC_GSWS_SWRS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 2 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac22fd4cc74b96e85da623d99b9765c7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS3" ref="gaac22fd4cc74b96e85da623d99b9765c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaac22fd4cc74b96e85da623d99b9765c7">XDMAC_GSWS_SWRS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 3 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0262683f8a5c17fc6206105d957df480"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS4" ref="ga0262683f8a5c17fc6206105d957df480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0262683f8a5c17fc6206105d957df480">XDMAC_GSWS_SWRS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 4 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafce036b66d09b34b6cf7a19903fba779"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS5" ref="gafce036b66d09b34b6cf7a19903fba779" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafce036b66d09b34b6cf7a19903fba779">XDMAC_GSWS_SWRS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 5 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6403a1054ce2bc86baa5d3d11c9dd011"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS6" ref="ga6403a1054ce2bc86baa5d3d11c9dd011" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6403a1054ce2bc86baa5d3d11c9dd011">XDMAC_GSWS_SWRS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 6 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1c095ce5336f07ccda009c116ea44ab"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS7" ref="gad1c095ce5336f07ccda009c116ea44ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad1c095ce5336f07ccda009c116ea44ab">XDMAC_GSWS_SWRS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 7 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8041cc379d561ee94afac3d1a7620aa0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS8" ref="ga8041cc379d561ee94afac3d1a7620aa0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8041cc379d561ee94afac3d1a7620aa0">XDMAC_GSWS_SWRS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 8 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aa0731e4bf06fde1fb5e230af494230"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS9" ref="ga4aa0731e4bf06fde1fb5e230af494230" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4aa0731e4bf06fde1fb5e230af494230">XDMAC_GSWS_SWRS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 9 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb80be34cc0f3ed57054749673f42928"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS10" ref="gaeb80be34cc0f3ed57054749673f42928" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaeb80be34cc0f3ed57054749673f42928">XDMAC_GSWS_SWRS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 10 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b8d25497ff41773b8f5cbd8ae680bdf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS11" ref="ga7b8d25497ff41773b8f5cbd8ae680bdf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b8d25497ff41773b8f5cbd8ae680bdf">XDMAC_GSWS_SWRS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 11 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b6e7b2398fb07176666b84ccb0777ce"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS12" ref="ga5b6e7b2398fb07176666b84ccb0777ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b6e7b2398fb07176666b84ccb0777ce">XDMAC_GSWS_SWRS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 12 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a394ad107486357aa6795e16d998cb8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS13" ref="ga9a394ad107486357aa6795e16d998cb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a394ad107486357aa6795e16d998cb8">XDMAC_GSWS_SWRS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 13 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0350baa2975309911edb336d5bfaee42"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS14" ref="ga0350baa2975309911edb336d5bfaee42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0350baa2975309911edb336d5bfaee42">XDMAC_GSWS_SWRS14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 14 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99404304beb7e7ab50a96bda1562a170"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS15" ref="ga99404304beb7e7ab50a96bda1562a170" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga99404304beb7e7ab50a96bda1562a170">XDMAC_GSWS_SWRS15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 15 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf09d0eff4a63d7440ecb6020683054d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS16" ref="gabf09d0eff4a63d7440ecb6020683054d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabf09d0eff4a63d7440ecb6020683054d">XDMAC_GSWS_SWRS16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 16 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28bc078915a4f76bb515fad776c5184e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS17" ref="ga28bc078915a4f76bb515fad776c5184e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga28bc078915a4f76bb515fad776c5184e">XDMAC_GSWS_SWRS17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 17 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab749516e3156e897361709c7382f4a57"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS18" ref="gab749516e3156e897361709c7382f4a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab749516e3156e897361709c7382f4a57">XDMAC_GSWS_SWRS18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 18 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf2b323eabef63b64ef6a3478bc5aa45"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS19" ref="gadf2b323eabef63b64ef6a3478bc5aa45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadf2b323eabef63b64ef6a3478bc5aa45">XDMAC_GSWS_SWRS19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 19 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga111d0801dab15a52442f5f2971e17a28"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS20" ref="ga111d0801dab15a52442f5f2971e17a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga111d0801dab15a52442f5f2971e17a28">XDMAC_GSWS_SWRS20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 20 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac609808316271637f0f0a5181efb8532"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS21" ref="gac609808316271637f0f0a5181efb8532" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac609808316271637f0f0a5181efb8532">XDMAC_GSWS_SWRS21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 21 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a2c0b8a3adb53d0d3c5447da00d24e4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS22" ref="ga9a2c0b8a3adb53d0d3c5447da00d24e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a2c0b8a3adb53d0d3c5447da00d24e4">XDMAC_GSWS_SWRS22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 22 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga850ee9a41fb1af0d5d6f6d2751c311f4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWS_SWRS23" ref="ga850ee9a41fb1af0d5d6f6d2751c311f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga850ee9a41fb1af0d5d6f6d2751c311f4">XDMAC_GSWS_SWRS23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWS) XDMAC Channel 23 Software Request Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96b4471a61520f5710210690d75a38f7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF0" ref="ga96b4471a61520f5710210690d75a38f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga96b4471a61520f5710210690d75a38f7">XDMAC_GSWF_SWF0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 0 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24286768f1be534f40458dae097935c5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF1" ref="ga24286768f1be534f40458dae097935c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga24286768f1be534f40458dae097935c5">XDMAC_GSWF_SWF1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 1 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33291a5bd74338ff071a30e64cfb2c41"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF2" ref="ga33291a5bd74338ff071a30e64cfb2c41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga33291a5bd74338ff071a30e64cfb2c41">XDMAC_GSWF_SWF2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 2 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadaae1a18f63744c824b635f2335983cd"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF3" ref="gadaae1a18f63744c824b635f2335983cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadaae1a18f63744c824b635f2335983cd">XDMAC_GSWF_SWF3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 3 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedf859fb8dcb8dbb66a2fa6e6bc540c7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF4" ref="gaedf859fb8dcb8dbb66a2fa6e6bc540c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaedf859fb8dcb8dbb66a2fa6e6bc540c7">XDMAC_GSWF_SWF4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 4 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79ffc7e94ccc9fccc504dea0c8d7f6a6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF5" ref="ga79ffc7e94ccc9fccc504dea0c8d7f6a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga79ffc7e94ccc9fccc504dea0c8d7f6a6">XDMAC_GSWF_SWF5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 5 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fc78a329a6542b64db69cdc9ff800c4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF6" ref="ga1fc78a329a6542b64db69cdc9ff800c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1fc78a329a6542b64db69cdc9ff800c4">XDMAC_GSWF_SWF6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 6 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab400c13ac629d0e0e73415f0aafe4eb6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF7" ref="gab400c13ac629d0e0e73415f0aafe4eb6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab400c13ac629d0e0e73415f0aafe4eb6">XDMAC_GSWF_SWF7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 7 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a60187de477ddc2552cf87082856fb5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF8" ref="ga4a60187de477ddc2552cf87082856fb5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4a60187de477ddc2552cf87082856fb5">XDMAC_GSWF_SWF8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 8 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7fe6894fb571f09321d62d100245089"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF9" ref="gaf7fe6894fb571f09321d62d100245089" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf7fe6894fb571f09321d62d100245089">XDMAC_GSWF_SWF9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 9 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0dbdfcd7e1e2e3fd583f7e6d354b28"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF10" ref="ga6a0dbdfcd7e1e2e3fd583f7e6d354b28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6a0dbdfcd7e1e2e3fd583f7e6d354b28">XDMAC_GSWF_SWF10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 10 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47795c9700a9c8fffa0f53c061eea478"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF11" ref="ga47795c9700a9c8fffa0f53c061eea478" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga47795c9700a9c8fffa0f53c061eea478">XDMAC_GSWF_SWF11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 11 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93158147c637c6858e57be88dd46c966"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF12" ref="ga93158147c637c6858e57be88dd46c966" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga93158147c637c6858e57be88dd46c966">XDMAC_GSWF_SWF12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 12 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9b2ad780d2dee5d266c9f3a558b7cf9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF13" ref="gaa9b2ad780d2dee5d266c9f3a558b7cf9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa9b2ad780d2dee5d266c9f3a558b7cf9">XDMAC_GSWF_SWF13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 13 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16503687af925d0542bc5a7052fac9b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF14" ref="gae16503687af925d0542bc5a7052fac9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae16503687af925d0542bc5a7052fac9b">XDMAC_GSWF_SWF14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 14 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf6bc12fed2d02056481a059bc8efd49"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF15" ref="gaaf6bc12fed2d02056481a059bc8efd49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf6bc12fed2d02056481a059bc8efd49">XDMAC_GSWF_SWF15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 15 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb3b4857bee23990d776b297dd60a751"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF16" ref="gabb3b4857bee23990d776b297dd60a751" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gabb3b4857bee23990d776b297dd60a751">XDMAC_GSWF_SWF16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 16 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ef7e135b037df2b4e238fb6ebff4254"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF17" ref="ga7ef7e135b037df2b4e238fb6ebff4254" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7ef7e135b037df2b4e238fb6ebff4254">XDMAC_GSWF_SWF17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 17 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a4af4e7a9419207fb1c9d3ad5c7a6e5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF18" ref="ga2a4af4e7a9419207fb1c9d3ad5c7a6e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2a4af4e7a9419207fb1c9d3ad5c7a6e5">XDMAC_GSWF_SWF18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 18 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f0e260c0b3d74d287b6e24cf72608ed"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF19" ref="ga6f0e260c0b3d74d287b6e24cf72608ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f0e260c0b3d74d287b6e24cf72608ed">XDMAC_GSWF_SWF19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 19 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1b79d67cb00221a31eec1c9be8f494c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF20" ref="gab1b79d67cb00221a31eec1c9be8f494c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab1b79d67cb00221a31eec1c9be8f494c">XDMAC_GSWF_SWF20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 20 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga408361315c1e84495ea7d038107db0bf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF21" ref="ga408361315c1e84495ea7d038107db0bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga408361315c1e84495ea7d038107db0bf">XDMAC_GSWF_SWF21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 21 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa21c0f38dbfe37eae3219c2ec9684276"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF22" ref="gaa21c0f38dbfe37eae3219c2ec9684276" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa21c0f38dbfe37eae3219c2ec9684276">XDMAC_GSWF_SWF22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 22 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f19f36f54bf644d9cb4e8bedd19e6b8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_GSWF_SWF23" ref="ga0f19f36f54bf644d9cb4e8bedd19e6b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0f19f36f54bf644d9cb4e8bedd19e6b8">XDMAC_GSWF_SWF23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_GSWF) XDMAC Channel 23 Software Flush Request Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28888770dda6ebc12764a57884c4604d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_BIE" ref="ga28888770dda6ebc12764a57884c4604d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d">XDMAC_CIE_BIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) End of Block Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga058a8827be674bd84936308adce6ae4e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_LIE" ref="ga058a8827be674bd84936308adce6ae4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga058a8827be674bd84936308adce6ae4e">XDMAC_CIE_LIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) End of Linked List Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3f5676f473fd65f4a1fed9ea087a1fb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_DIE" ref="gae3f5676f473fd65f4a1fed9ea087a1fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae3f5676f473fd65f4a1fed9ea087a1fb">XDMAC_CIE_DIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) End of Disable Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b8a1c08bd202731261e381e478fa72e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_FIE" ref="ga7b8a1c08bd202731261e381e478fa72e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b8a1c08bd202731261e381e478fa72e">XDMAC_CIE_FIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) End of Flush Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf809a1f9e43204dae9a5dd38b195dcfe"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_RBIE" ref="gaf809a1f9e43204dae9a5dd38b195dcfe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe">XDMAC_CIE_RBIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) Read Bus Error Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24f7e736cb58f52c2296827489d7b83"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_WBIE" ref="gab24f7e736cb58f52c2296827489d7b83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83">XDMAC_CIE_WBIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) Write Bus Error Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2273232996cc4159fab87249d5bb021"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIE_ROIE" ref="gae2273232996cc4159fab87249d5bb021" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae2273232996cc4159fab87249d5bb021">XDMAC_CIE_ROIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIE) Request Overflow Error Interrupt Enable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42c510a5e060d87ff2e77b96db26833a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_BID" ref="ga42c510a5e060d87ff2e77b96db26833a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga42c510a5e060d87ff2e77b96db26833a">XDMAC_CID_BID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) End of Block Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0836dfb5e19593ca603e98277c11e82"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_LID" ref="gac0836dfb5e19593ca603e98277c11e82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac0836dfb5e19593ca603e98277c11e82">XDMAC_CID_LID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) End of Linked List Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaf9fc9f9fd6b67a286d64a8d491c34d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_DID" ref="gafaf9fc9f9fd6b67a286d64a8d491c34d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafaf9fc9f9fd6b67a286d64a8d491c34d">XDMAC_CID_DID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) End of Disable Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3359352e5073adc47da66a7b9dda78a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_FID" ref="gad3359352e5073adc47da66a7b9dda78a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad3359352e5073adc47da66a7b9dda78a">XDMAC_CID_FID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) End of Flush Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad00589a399e75b9bece5a44620d71e32"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_RBEID" ref="gad00589a399e75b9bece5a44620d71e32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad00589a399e75b9bece5a44620d71e32">XDMAC_CID_RBEID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) Read Bus Error Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0b6590ac7ca346e873e3f1328c26434"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_WBEID" ref="gaf0b6590ac7ca346e873e3f1328c26434" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf0b6590ac7ca346e873e3f1328c26434">XDMAC_CID_WBEID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) Write Bus Error Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9e19b3dadf2a10aeb1ad60d88d9f7e3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CID_ROID" ref="gaf9e19b3dadf2a10aeb1ad60d88d9f7e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf9e19b3dadf2a10aeb1ad60d88d9f7e3">XDMAC_CID_ROID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CID) Request Overflow Error Interrupt Disable Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3867b66110c693c796c8927c0e002225"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_BIM" ref="ga3867b66110c693c796c8927c0e002225" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3867b66110c693c796c8927c0e002225">XDMAC_CIM_BIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) End of Block Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b388901c7283ae0d701f0a161756417"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_LIM" ref="ga6b388901c7283ae0d701f0a161756417" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b388901c7283ae0d701f0a161756417">XDMAC_CIM_LIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) End of Linked List Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05b8602b3b9611275b113bbed2741546"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_DIM" ref="ga05b8602b3b9611275b113bbed2741546" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga05b8602b3b9611275b113bbed2741546">XDMAC_CIM_DIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) End of Disable Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78da03c99e24664ef7e594f783cff9e5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_FIM" ref="ga78da03c99e24664ef7e594f783cff9e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga78da03c99e24664ef7e594f783cff9e5">XDMAC_CIM_FIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) End of Flush Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7609961748350a1911f5dee41ba263cf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_RBEIM" ref="ga7609961748350a1911f5dee41ba263cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7609961748350a1911f5dee41ba263cf">XDMAC_CIM_RBEIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) Read Bus Error Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cdca48159b21d4bed1008351b776df3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_WBEIM" ref="ga3cdca48159b21d4bed1008351b776df3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3cdca48159b21d4bed1008351b776df3">XDMAC_CIM_WBEIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) Write Bus Error Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae289b4028cd21409445746f90a2ab483"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIM_ROIM" ref="gae289b4028cd21409445746f90a2ab483" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae289b4028cd21409445746f90a2ab483">XDMAC_CIM_ROIM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIM) Request Overflow Error Interrupt Mask Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e04aa6dca33f06e8407aced5f0397db"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_BIS" ref="ga2e04aa6dca33f06e8407aced5f0397db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2e04aa6dca33f06e8407aced5f0397db">XDMAC_CIS_BIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) End of Block Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa45b5ee4ffb9706f2ee3ae7ce22f86e6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_LIS" ref="gaa45b5ee4ffb9706f2ee3ae7ce22f86e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa45b5ee4ffb9706f2ee3ae7ce22f86e6">XDMAC_CIS_LIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) End of Linked List Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf56e6451282fd8a0b3c3ccfb5e93ea7b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_DIS" ref="gaf56e6451282fd8a0b3c3ccfb5e93ea7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf56e6451282fd8a0b3c3ccfb5e93ea7b">XDMAC_CIS_DIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) End of Disable Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga312bd3c17936c4f301bf8c85260b950a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_FIS" ref="ga312bd3c17936c4f301bf8c85260b950a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga312bd3c17936c4f301bf8c85260b950a">XDMAC_CIS_FIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) End of Flush Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bb82ed642ea2a08bee2632f4a7280a6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_RBEIS" ref="ga9bb82ed642ea2a08bee2632f4a7280a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga9bb82ed642ea2a08bee2632f4a7280a6">XDMAC_CIS_RBEIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) Read Bus Error Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc0daf487b0f389784c500dc4d141f07"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_WBEIS" ref="gacc0daf487b0f389784c500dc4d141f07" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacc0daf487b0f389784c500dc4d141f07">XDMAC_CIS_WBEIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) Write Bus Error Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c29f6e6d2fe59d48458bdb8df8451f7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CIS_ROIS" ref="ga6c29f6e6d2fe59d48458bdb8df8451f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c29f6e6d2fe59d48458bdb8df8451f7">XDMAC_CIS_ROIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CIS) Request Overflow Error Interrupt Status Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65d36c225d9833df3defd37d3d620b06"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSA_SA_Pos" ref="ga65d36c225d9833df3defd37d3d620b06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CSA_SA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b8de60f46722dc3f135677d8a3e5723"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSA_SA_Msk" ref="ga0b8de60f46722dc3f135677d8a3e5723" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0b8de60f46722dc3f135677d8a3e5723">XDMAC_CSA_SA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; XDMAC_CSA_SA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CSA) Channel x Source Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc1d35023166e46752711d38e72636dc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSA_SA" ref="gadc1d35023166e46752711d38e72636dc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CSA_SA</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CSA_SA_Msk &amp; ((value) &lt;&lt; XDMAC_CSA_SA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ecc0e957880929afdf7f0b7889df7e7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDA_DA_Pos" ref="ga2ecc0e957880929afdf7f0b7889df7e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDA_DA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70723ec89e39b9b1efcb5d73b776ad7a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDA_DA_Msk" ref="ga70723ec89e39b9b1efcb5d73b776ad7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga70723ec89e39b9b1efcb5d73b776ad7a">XDMAC_CDA_DA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; XDMAC_CDA_DA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CDA) Channel x Destination Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2e55f6b6a919acb63c3043e91d7749e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDA_DA" ref="gae2e55f6b6a919acb63c3043e91d7749e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDA_DA</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CDA_DA_Msk &amp; ((value) &lt;&lt; XDMAC_CDA_DA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac81b6041c7beca607255a61ac4fcce1e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDA_NDAIF" ref="gac81b6041c7beca607255a61ac4fcce1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac81b6041c7beca607255a61ac4fcce1e">XDMAC_CNDA_NDAIF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDA) Channel x Next Descriptor Interface <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab94fa02048f3e2bb92288c341096c08c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDA_NDA_Pos" ref="gab94fa02048f3e2bb92288c341096c08c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CNDA_NDA_Pos</b>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037a7af4bf40e6ba81135b4dfeb8b404"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDA_NDA_Msk" ref="ga037a7af4bf40e6ba81135b4dfeb8b404" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga037a7af4bf40e6ba81135b4dfeb8b404">XDMAC_CNDA_NDA_Msk</a>&nbsp;&nbsp;&nbsp;(0x3fffffffu &lt;&lt; XDMAC_CNDA_NDA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDA) Channel x Next Descriptor Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff8450c447c878b0e88da9389b8067ae"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDA_NDA" ref="gaff8450c447c878b0e88da9389b8067ae" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CNDA_NDA</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CNDA_NDA_Msk &amp; ((value) &lt;&lt; XDMAC_CNDA_NDA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2049b0a0b4503475eee511880c950b5c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDE" ref="ga2049b0a0b4503475eee511880c950b5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2049b0a0b4503475eee511880c950b5c">XDMAC_CNDC_NDE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Channel x Next Descriptor Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91e4043b997a2524448bad8cc31ba140"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDE_DSCR_FETCH_DIS" ref="ga91e4043b997a2524448bad8cc31ba140" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga91e4043b997a2524448bad8cc31ba140">XDMAC_CNDC_NDE_DSCR_FETCH_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Descriptor fetch is disabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaeb9d5224f924feb90a0cb02f6f424f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDE_DSCR_FETCH_EN" ref="gaeaeb9d5224f924feb90a0cb02f6f424f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaeaeb9d5224f924feb90a0cb02f6f424f">XDMAC_CNDC_NDE_DSCR_FETCH_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Descriptor fetch is enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e4c4624571f5ccf56eb71faf09903eb"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDSUP" ref="ga1e4c4624571f5ccf56eb71faf09903eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e4c4624571f5ccf56eb71faf09903eb">XDMAC_CNDC_NDSUP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Channel x Next Descriptor Source Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60ea6e60e7a0ff7512286f59dc35add7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED" ref="ga60ea6e60e7a0ff7512286f59dc35add7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga60ea6e60e7a0ff7512286f59dc35add7">XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Source parameters remain unchanged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga497755c8c9290f3435423707b0fefb16"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED" ref="ga497755c8c9290f3435423707b0fefb16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga497755c8c9290f3435423707b0fefb16">XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Source parameters are updated when the descriptor is retrieved. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac4c9f14d62e021595cb33a04b40ad44"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDDUP" ref="gaac4c9f14d62e021595cb33a04b40ad44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaac4c9f14d62e021595cb33a04b40ad44">XDMAC_CNDC_NDDUP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Channel x Next Descriptor Destination Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedd125522c4855c93bd35e7aa13014de"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED" ref="gaedd125522c4855c93bd35e7aa13014de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaedd125522c4855c93bd35e7aa13014de">XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Destination parameters remain unchanged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50b2dba8fe53da14e4156ff6a171754e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED" ref="ga50b2dba8fe53da14e4156ff6a171754e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga50b2dba8fe53da14e4156ff6a171754e">XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Destination parameters are updated when the descriptor is retrieved. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga913c55a75a07b29224a05ad0b69ba68f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_Pos" ref="ga913c55a75a07b29224a05ad0b69ba68f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CNDC_NDVIEW_Pos</b>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f6b608efe4affe2a46096be63a50a8b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_Msk" ref="ga8f6b608efe4affe2a46096be63a50a8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8f6b608efe4affe2a46096be63a50a8b">XDMAC_CNDC_NDVIEW_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; XDMAC_CNDC_NDVIEW_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Channel x Next Descriptor View <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd836f01239fa764627e8f742190c270"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW" ref="gabd836f01239fa764627e8f742190c270" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CNDC_NDVIEW</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CNDC_NDVIEW_Msk &amp; ((value) &lt;&lt; XDMAC_CNDC_NDVIEW_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ab647f41d9446f2bb84ae0dd3b2112a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_NDV0" ref="ga2ab647f41d9446f2bb84ae0dd3b2112a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ab647f41d9446f2bb84ae0dd3b2112a">XDMAC_CNDC_NDVIEW_NDV0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Next Descriptor View 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b0ff8d823fd68f53a43ca311ff2b5de"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_NDV1" ref="ga8b0ff8d823fd68f53a43ca311ff2b5de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8b0ff8d823fd68f53a43ca311ff2b5de">XDMAC_CNDC_NDVIEW_NDV1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Next Descriptor View 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab58d6c6d0a59be20c2f8fa6f47e38bc0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_NDV2" ref="gab58d6c6d0a59be20c2f8fa6f47e38bc0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gab58d6c6d0a59be20c2f8fa6f47e38bc0">XDMAC_CNDC_NDVIEW_NDV2</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Next Descriptor View 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e814d098405988edf675707f31d410"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CNDC_NDVIEW_NDV3" ref="gaf3e814d098405988edf675707f31d410" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf3e814d098405988edf675707f31d410">XDMAC_CNDC_NDVIEW_NDV3</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CNDC) Next Descriptor View 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23c66fbac915af76efa431aaeb048fff"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CUBC_UBLEN_Pos" ref="ga23c66fbac915af76efa431aaeb048fff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CUBC_UBLEN_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ab5d7a0800235cb622928e7a3993bbe"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CUBC_UBLEN_Msk" ref="ga0ab5d7a0800235cb622928e7a3993bbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0ab5d7a0800235cb622928e7a3993bbe">XDMAC_CUBC_UBLEN_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; XDMAC_CUBC_UBLEN_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CUBC) Channel x Microblock Length <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46d172536bcfc17dcaa54933cee7927a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CUBC_UBLEN" ref="ga46d172536bcfc17dcaa54933cee7927a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CUBC_UBLEN</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CUBC_UBLEN_Msk &amp; ((value) &lt;&lt; XDMAC_CUBC_UBLEN_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1d14335ed82549270807bcd1c0213da"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CBC_BLEN_Pos" ref="gad1d14335ed82549270807bcd1c0213da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CBC_BLEN_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11a79e59e7e6d6043de2c24370ff2c29"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CBC_BLEN_Msk" ref="ga11a79e59e7e6d6043de2c24370ff2c29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a79e59e7e6d6043de2c24370ff2c29">XDMAC_CBC_BLEN_Msk</a>&nbsp;&nbsp;&nbsp;(0xfffu &lt;&lt; XDMAC_CBC_BLEN_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CBC) Channel x Block Length <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb68a084747c4da602d0ff51162ac4f7"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CBC_BLEN" ref="gadb68a084747c4da602d0ff51162ac4f7" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CBC_BLEN</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CBC_BLEN_Msk &amp; ((value) &lt;&lt; XDMAC_CBC_BLEN_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe66fd196de5e5fb0aad55411609ce9a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_TYPE" ref="gafe66fd196de5e5fb0aad55411609ce9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafe66fd196de5e5fb0aad55411609ce9a">XDMAC_CC_TYPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x <a class="el" href="struct_transfer.html">Transfer</a> Type <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa917786137d024e443f5c01ce666fcc0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_TYPE_MEM_TRAN" ref="gaa917786137d024e443f5c01ce666fcc0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa917786137d024e443f5c01ce666fcc0">XDMAC_CC_TYPE_MEM_TRAN</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Self triggered mode (Memory to Memory <a class="el" href="struct_transfer.html">Transfer</a>). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8175313f2e858a3b23a50ebd1ee85f97"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_TYPE_PER_TRAN" ref="ga8175313f2e858a3b23a50ebd1ee85f97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97">XDMAC_CC_TYPE_PER_TRAN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral <a class="el" href="struct_transfer.html">Transfer</a>). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga655d7a293e38947afd3cc011a134e084"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_Pos" ref="ga655d7a293e38947afd3cc011a134e084" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_MBSIZE_Pos</b>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3771ce3880d189622122d27b65b2a87"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_Msk" ref="gac3771ce3880d189622122d27b65b2a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gac3771ce3880d189622122d27b65b2a87">XDMAC_CC_MBSIZE_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; XDMAC_CC_MBSIZE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Memory Burst Size <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35863b09d148ba55c77c85ea75fec432"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE" ref="ga35863b09d148ba55c77c85ea75fec432" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_MBSIZE</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_MBSIZE_Msk &amp; ((value) &lt;&lt; XDMAC_CC_MBSIZE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91a0a7614a7704b1004adb0e12cfd0a4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_SINGLE" ref="ga91a0a7614a7704b1004adb0e12cfd0a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga91a0a7614a7704b1004adb0e12cfd0a4">XDMAC_CC_MBSIZE_SINGLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The memory burst size is set to one. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga880ada02e2274e9dcc609837c370f9ed"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_FOUR" ref="ga880ada02e2274e9dcc609837c370f9ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga880ada02e2274e9dcc609837c370f9ed">XDMAC_CC_MBSIZE_FOUR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The memory burst size is set to four. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga793fdad5575118bf933c5eb358fd51b9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_EIGHT" ref="ga793fdad5575118bf933c5eb358fd51b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga793fdad5575118bf933c5eb358fd51b9">XDMAC_CC_MBSIZE_EIGHT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The memory burst size is set to eight. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0145b3d7093caa2983709a130ac65474"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MBSIZE_SIXTEEN" ref="ga0145b3d7093caa2983709a130ac65474" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474">XDMAC_CC_MBSIZE_SIXTEEN</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The memory burst size is set to sixteen. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c0d72bcb41d173df5bf74613d1fd1db"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DSYNC" ref="ga4c0d72bcb41d173df5bf74613d1fd1db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c0d72bcb41d173df5bf74613d1fd1db">XDMAC_CC_DSYNC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Synchronization <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ddf6e10d716d88c98149035c8776327"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DSYNC_PER2MEM" ref="ga8ddf6e10d716d88c98149035c8776327" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga8ddf6e10d716d88c98149035c8776327">XDMAC_CC_DSYNC_PER2MEM</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Peripheral to Memory transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7c2daa13545869c378a2b039dffe059"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DSYNC_MEM2PER" ref="gaa7c2daa13545869c378a2b039dffe059" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c2daa13545869c378a2b039dffe059">XDMAC_CC_DSYNC_MEM2PER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Memory to Peripheral transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bc263506742bc7f95e65f08c6f28e00"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SWREQ" ref="ga4bc263506742bc7f95e65f08c6f28e00" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4bc263506742bc7f95e65f08c6f28e00">XDMAC_CC_SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Software Request Trigger <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5b13ed63c99c41e6f0978aa5683444e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SWREQ_HWR_CONNECTED" ref="gae5b13ed63c99c41e6f0978aa5683444e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae5b13ed63c99c41e6f0978aa5683444e">XDMAC_CC_SWREQ_HWR_CONNECTED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Hardware request line is connected to the peripheral request line. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6037c773d63d4f3f0dd48033c580cee"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SWREQ_SWR_CONNECTED" ref="gad6037c773d63d4f3f0dd48033c580cee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad6037c773d63d4f3f0dd48033c580cee">XDMAC_CC_SWREQ_SWR_CONNECTED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Software request is connected to the peripheral request line. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f6bb465c6719778f889c415a993a8da"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MEMSET" ref="ga5f6bb465c6719778f889c415a993a8da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f6bb465c6719778f889c415a993a8da">XDMAC_CC_MEMSET</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Fill Block of memory <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f63b116e8b572784fcb0ad545241965"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MEMSET_NORMAL_MODE" ref="ga5f63b116e8b572784fcb0ad545241965" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f63b116e8b572784fcb0ad545241965">XDMAC_CC_MEMSET_NORMAL_MODE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Memset is not activated. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5013e8b6287e2bba87474711fcd7ea8a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_MEMSET_HW_MODE" ref="ga5013e8b6287e2bba87474711fcd7ea8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga5013e8b6287e2bba87474711fcd7ea8a">XDMAC_CC_MEMSET_HW_MODE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed8fc9bd2fad5ab00b406ac478480dd8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_Pos" ref="gaed8fc9bd2fad5ab00b406ac478480dd8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_CSIZE_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8a75b5a737680a737b1da33a5e4e19c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_Msk" ref="gaf8a75b5a737680a737b1da33a5e4e19c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf8a75b5a737680a737b1da33a5e4e19c">XDMAC_CC_CSIZE_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; XDMAC_CC_CSIZE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Chunk Size <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa194bb1d8ecfc5edd208ae19bfaf80d6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE" ref="gaa194bb1d8ecfc5edd208ae19bfaf80d6" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_CSIZE</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_CSIZE_Msk &amp; ((value) &lt;&lt; XDMAC_CC_CSIZE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfc550597a28fe789a193c8f7e9a4d25"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_CHK_1" ref="gadfc550597a28fe789a193c8f7e9a4d25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25">XDMAC_CC_CSIZE_CHK_1</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) 1 data transferred <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae540a1ef260c0e35128365e41e2e0b13"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_CHK_2" ref="gae540a1ef260c0e35128365e41e2e0b13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae540a1ef260c0e35128365e41e2e0b13">XDMAC_CC_CSIZE_CHK_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) 2 data transferred <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdef14c0e454fa84993c24a5bad6eb1b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_CHK_4" ref="gacdef14c0e454fa84993c24a5bad6eb1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacdef14c0e454fa84993c24a5bad6eb1b">XDMAC_CC_CSIZE_CHK_4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) 4 data transferred <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf70ee31d0edf1321d024909c8f0f7658"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_CHK_8" ref="gaf70ee31d0edf1321d024909c8f0f7658" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf70ee31d0edf1321d024909c8f0f7658">XDMAC_CC_CSIZE_CHK_8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) 8 data transferred <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02b2d7878353fad18e40a99dcda7ec74"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_CSIZE_CHK_16" ref="ga02b2d7878353fad18e40a99dcda7ec74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga02b2d7878353fad18e40a99dcda7ec74">XDMAC_CC_CSIZE_CHK_16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) 16 data transferred <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f8af7321953be31d0f0d2ccd63135b0"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH_Pos" ref="ga5f8af7321953be31d0f0d2ccd63135b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_DWIDTH_Pos</b>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8d9765d967a527bc7788671c2a2b7f6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH_Msk" ref="gae8d9765d967a527bc7788671c2a2b7f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gae8d9765d967a527bc7788671c2a2b7f6">XDMAC_CC_DWIDTH_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; XDMAC_CC_DWIDTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Data Width <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27cb91896017581b27a7eaad789b3d0a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH" ref="ga27cb91896017581b27a7eaad789b3d0a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_DWIDTH</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_DWIDTH_Msk &amp; ((value) &lt;&lt; XDMAC_CC_DWIDTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga859823c8584c1743b5b1395819a38a59"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH_BYTE" ref="ga859823c8584c1743b5b1395819a38a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59">XDMAC_CC_DWIDTH_BYTE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data size is set to 8 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30f730e474ba7e3a9df07ee4fbeb5131"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH_HALFWORD" ref="ga30f730e474ba7e3a9df07ee4fbeb5131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga30f730e474ba7e3a9df07ee4fbeb5131">XDMAC_CC_DWIDTH_HALFWORD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data size is set to 16 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga523464a842de59276f402ff354afb842"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DWIDTH_WORD" ref="ga523464a842de59276f402ff354afb842" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga523464a842de59276f402ff354afb842">XDMAC_CC_DWIDTH_WORD</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data size is set to 32 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87193b6a8f093805199ac874e6476a36"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SIF" ref="ga87193b6a8f093805199ac874e6476a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga87193b6a8f093805199ac874e6476a36">XDMAC_CC_SIF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Source Interface Identifier <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48406e720bc5ea761a157a2777eebad4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SIF_AHB_IF0" ref="ga48406e720bc5ea761a157a2777eebad4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga48406e720bc5ea761a157a2777eebad4">XDMAC_CC_SIF_AHB_IF0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data is read through the system bus interface 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacff293a7eb18e4912a853372ae98ba4a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SIF_AHB_IF1" ref="gacff293a7eb18e4912a853372ae98ba4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a">XDMAC_CC_SIF_AHB_IF1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data is read through the system bus interface 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bd3d8de141b9c1611ff68f51cccdcdf"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DIF" ref="ga3bd3d8de141b9c1611ff68f51cccdcdf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3bd3d8de141b9c1611ff68f51cccdcdf">XDMAC_CC_DIF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Destination Interface Identifier <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b862aeda2c5f1aeb5492f990545b0ff"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DIF_AHB_IF0" ref="ga1b862aeda2c5f1aeb5492f990545b0ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga1b862aeda2c5f1aeb5492f990545b0ff">XDMAC_CC_DIF_AHB_IF0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data is written through the system bus interface 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11a2da411e91fcc0b98cac79a06304f6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DIF_AHB_IF1" ref="ga11a2da411e91fcc0b98cac79a06304f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6">XDMAC_CC_DIF_AHB_IF1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The data is written though the system bus interface 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9944d6c4643e7e3115029be05912dc50"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_Pos" ref="ga9944d6c4643e7e3115029be05912dc50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_SAM_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b62dd6fd8d3e82c6505e70459121c1f"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_Msk" ref="ga3b62dd6fd8d3e82c6505e70459121c1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b62dd6fd8d3e82c6505e70459121c1f">XDMAC_CC_SAM_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; XDMAC_CC_SAM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Source Addressing Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ac3e4355215684e55d8c615c1892d40"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM" ref="ga8ac3e4355215684e55d8c615c1892d40" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_SAM</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_SAM_Msk &amp; ((value) &lt;&lt; XDMAC_CC_SAM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa77f5f1badd59939e7ef9ba02c0cbc4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_FIXED_AM" ref="gafa77f5f1badd59939e7ef9ba02c0cbc4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafa77f5f1badd59939e7ef9ba02c0cbc4">XDMAC_CC_SAM_FIXED_AM</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The address remains unchanged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d5947323f2c8784eb492be5529d423d"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_INCREMENTED_AM" ref="ga3d5947323f2c8784eb492be5529d423d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d">XDMAC_CC_SAM_INCREMENTED_AM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a5989ef11657004c41c129dc2a2477c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_UBS_AM" ref="ga7a5989ef11657004c41c129dc2a2477c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a5989ef11657004c41c129dc2a2477c">XDMAC_CC_SAM_UBS_AM</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The microblock stride is added at the microblock boundary. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f9b0f2ba91fc25e7acfc5eed4aca56b"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_SAM_UBS_DS_AM" ref="ga4f9b0f2ba91fc25e7acfc5eed4aca56b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga4f9b0f2ba91fc25e7acfc5eed4aca56b">XDMAC_CC_SAM_UBS_DS_AM</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The microblock stride is added at the microblock boundary, the data stride is added at the data boundary. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3ec9ea3cd05bc9d437fda3c541bc9e8"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_Pos" ref="gac3ec9ea3cd05bc9d437fda3c541bc9e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_DAM_Pos</b>&nbsp;&nbsp;&nbsp;18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa599c59d9bc72347d836ef8716faad93"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_Msk" ref="gaa599c59d9bc72347d836ef8716faad93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa599c59d9bc72347d836ef8716faad93">XDMAC_CC_DAM_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; XDMAC_CC_DAM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Destination Addressing Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70e50bb6a1acfe09d4ac0de7fd0bb6a6"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM" ref="ga70e50bb6a1acfe09d4ac0de7fd0bb6a6" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_DAM</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_DAM_Msk &amp; ((value) &lt;&lt; XDMAC_CC_DAM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa67fa62051302ee1b41b7cef806ffc10"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_FIXED_AM" ref="gaa67fa62051302ee1b41b7cef806ffc10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaa67fa62051302ee1b41b7cef806ffc10">XDMAC_CC_DAM_FIXED_AM</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The address remains unchanged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad15f279fc4874f7d6c0701852a93d263"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_INCREMENTED_AM" ref="gad15f279fc4874f7d6c0701852a93d263" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad15f279fc4874f7d6c0701852a93d263">XDMAC_CC_DAM_INCREMENTED_AM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95105eb633cd3aa40a522d0ee25b015e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_UBS_AM" ref="ga95105eb633cd3aa40a522d0ee25b015e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga95105eb633cd3aa40a522d0ee25b015e">XDMAC_CC_DAM_UBS_AM</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The microblock stride is added at the microblock boundary. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga877665bdfc0f9c3b9e1240d5fc348ef3"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_DAM_UBS_DS_AM" ref="ga877665bdfc0f9c3b9e1240d5fc348ef3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga877665bdfc0f9c3b9e1240d5fc348ef3">XDMAC_CC_DAM_UBS_DS_AM</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) The microblock stride is added at the microblock boundary, the data stride is added at the data boundary. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3105fb2c7fa674d864b167f18cbdc5"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_INITD" ref="ga3d3105fb2c7fa674d864b167f18cbdc5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d3105fb2c7fa674d864b167f18cbdc5">XDMAC_CC_INITD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel Initialization Terminated (this bit is read-only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a251a7a66e214cda1a600ddb4a9b63c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_INITD_TERMINATED" ref="ga0a251a7a66e214cda1a600ddb4a9b63c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga0a251a7a66e214cda1a600ddb4a9b63c">XDMAC_CC_INITD_TERMINATED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel initialization is in progress. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41555defb25cf943415f151d0c1297da"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_INITD_IN_PROGRESS" ref="ga41555defb25cf943415f151d0c1297da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga41555defb25cf943415f151d0c1297da">XDMAC_CC_INITD_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel initialization is completed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75efbc2d57cc25539c30db62a670a9de"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_RDIP" ref="ga75efbc2d57cc25539c30db62a670a9de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga75efbc2d57cc25539c30db62a670a9de">XDMAC_CC_RDIP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Read in Progress (this bit is read-only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c403ba6bae3f03b39f5973dd5d793c2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_RDIP_DONE" ref="ga6c403ba6bae3f03b39f5973dd5d793c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c403ba6bae3f03b39f5973dd5d793c2">XDMAC_CC_RDIP_DONE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) No Active read transaction on the bus. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b82787ed7759e9e7b6d09b9d72ad1b2"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_RDIP_IN_PROGRESS" ref="ga7b82787ed7759e9e7b6d09b9d72ad1b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b82787ed7759e9e7b6d09b9d72ad1b2">XDMAC_CC_RDIP_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) A read transaction is in progress. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf61cdc9113f6ceccc291e8f6a884cfbc"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_WRIP" ref="gaf61cdc9113f6ceccc291e8f6a884cfbc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaf61cdc9113f6ceccc291e8f6a884cfbc">XDMAC_CC_WRIP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Write in Progress (this bit is read-only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f23a4289311436632383c9033d09b85"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_WRIP_DONE" ref="ga3f23a4289311436632383c9033d09b85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga3f23a4289311436632383c9033d09b85">XDMAC_CC_WRIP_DONE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) No Active write transaction on the bus. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b18d435275501283829c63a1f4fce39"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_WRIP_IN_PROGRESS" ref="ga6b18d435275501283829c63a1f4fce39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b18d435275501283829c63a1f4fce39">XDMAC_CC_WRIP_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) A Write transaction is in progress. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c9062a3aa99f852b3f5631a22709e1e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_PERID_Pos" ref="ga8c9062a3aa99f852b3f5631a22709e1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_PERID_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35963fe5512cc54dc9ecbf5e3f34fd37"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_PERID_Msk" ref="ga35963fe5512cc54dc9ecbf5e3f34fd37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga35963fe5512cc54dc9ecbf5e3f34fd37">XDMAC_CC_PERID_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; XDMAC_CC_PERID_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CC) Channel x Peripheral Hardware Request Line Identifier <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada989dc4f529e04762695d982264f510"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CC_PERID" ref="gada989dc4f529e04762695d982264f510" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CC_PERID</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CC_PERID_Msk &amp; ((value) &lt;&lt; XDMAC_CC_PERID_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2e31a17c02779c457338a220b1fce4a"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_SDS_MSP_Pos" ref="gaa2e31a17c02779c457338a220b1fce4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDS_MSP_SDS_MSP_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78ee7034fd8a7043ee78b441d8540947"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_SDS_MSP_Msk" ref="ga78ee7034fd8a7043ee78b441d8540947" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#ga78ee7034fd8a7043ee78b441d8540947">XDMAC_CDS_MSP_SDS_MSP_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; XDMAC_CDS_MSP_SDS_MSP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CDS_MSP) Channel x Source Data stride or Memory Set Pattern <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23fd6cc61f0ba320498de49301577c70"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_SDS_MSP" ref="ga23fd6cc61f0ba320498de49301577c70" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDS_MSP_SDS_MSP</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CDS_MSP_SDS_MSP_Msk &amp; ((value) &lt;&lt; XDMAC_CDS_MSP_SDS_MSP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae39e239a736930239d12490999178892"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_DDS_MSP_Pos" ref="gae39e239a736930239d12490999178892" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDS_MSP_DDS_MSP_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe9c5b86d32eca307e2cb5373f6e8425"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_DDS_MSP_Msk" ref="gafe9c5b86d32eca307e2cb5373f6e8425" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gafe9c5b86d32eca307e2cb5373f6e8425">XDMAC_CDS_MSP_DDS_MSP_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; XDMAC_CDS_MSP_DDS_MSP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CDS_MSP) Channel x Destination Data Stride or Memory Set Pattern <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77d01a4190a83dce8b6e06cdf60944b9"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDS_MSP_DDS_MSP" ref="ga77d01a4190a83dce8b6e06cdf60944b9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDS_MSP_DDS_MSP</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CDS_MSP_DDS_MSP_Msk &amp; ((value) &lt;&lt; XDMAC_CDS_MSP_DDS_MSP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe71a37896283684f0eb00b83369ff5c"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSUS_SUBS_Pos" ref="gabe71a37896283684f0eb00b83369ff5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CSUS_SUBS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad45ae394b8779c0dadfc72dc107bdf43"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSUS_SUBS_Msk" ref="gad45ae394b8779c0dadfc72dc107bdf43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gad45ae394b8779c0dadfc72dc107bdf43">XDMAC_CSUS_SUBS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; XDMAC_CSUS_SUBS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CSUS) Channel x Source Microblock Stride <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49299293673411271ca686591bd59e14"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CSUS_SUBS" ref="ga49299293673411271ca686591bd59e14" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CSUS_SUBS</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CSUS_SUBS_Msk &amp; ((value) &lt;&lt; XDMAC_CSUS_SUBS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6273e9fa1812798d1fb408bc771f132e"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDUS_DUBS_Pos" ref="ga6273e9fa1812798d1fb408bc771f132e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDUS_DUBS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca37f4c47181b3ab679d04c10bf1acb4"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDUS_DUBS_Msk" ref="gaca37f4c47181b3ab679d04c10bf1acb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___x_d_m_a_c.html#gaca37f4c47181b3ab679d04c10bf1acb4">XDMAC_CDUS_DUBS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; XDMAC_CDUS_DUBS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(XDMAC_CDUS) Channel x Destination Microblock Stride <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7645600da33407dcf7645fefa9959938"></a><!-- doxytag: member="SAME70_XDMAC::XDMAC_CDUS_DUBS" ref="ga7645600da33407dcf7645fefa9959938" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XDMAC_CDUS_DUBS</b>(value)&nbsp;&nbsp;&nbsp;((XDMAC_CDUS_DUBS_Msk &amp; ((value) &lt;&lt; XDMAC_CDUS_DUBS_Pos)))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Extensible DMA Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
