$date
	Sun Oct 23 05:52:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#148841
b10000 !
1"
#148842
b10000 &
b10000 %
1$
#148843
0"
#148846
b1000 &
b1000 %
#148850
b100 &
b100 %
#148854
b10 &
b10 %
#148858
b1 &
b1 %
1#
#148862
b0 &
0#
b0 %
0$
#1233233
b11010 !
1"
#1233234
b11010 &
b11010 %
1$
#1233235
0"
#1233238
b1101 &
b1101 %
#1233242
b101000 &
b101000 %
#1233246
b10100 &
b10100 %
#1233250
b1010 &
b1010 %
#1233254
b101 &
b101 %
#1233258
b10000 &
b10000 %
#1233262
b1000 &
b1000 %
#1233266
b100 &
b100 %
#1233270
b10 &
b10 %
#1233274
b1 &
b1 %
1#
#1233278
b0 &
0#
b0 %
0$
#2204367
1"
#2204370
b11010 &
b11010 %
1$
#2204371
0"
#2204374
b1101 &
b1101 %
#2204378
b101000 &
b101000 %
#2204382
b10100 &
b10100 %
#2204386
b1010 &
b1010 %
#2204390
b101 &
b101 %
#2204394
b10000 &
b10000 %
#2204398
b1000 &
b1000 %
#2204402
b100 &
b100 %
#2204406
b10 &
b10 %
#2204410
b1 &
b1 %
1#
#2204414
b0 &
0#
b0 %
0$
#4500012
