# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FFT128.srcs/sources_1/imports/new/BF.v" \
"../../../../FFT128.srcs/sources_1/imports/new/Counter.v" \
"../../../../FFT128.srcs/sources_1/imports/new/MULT.v" \
"../../../../FFT128.srcs/sources_1/imports/new/Shift_Reg.v" \
"../../../../FFT128.srcs/sources_1/imports/new/Stage.v" \
"../../../../FFT128.srcs/sources_1/imports/new/Stage_last.v" \
"../../../../FFT128.srcs/sources_1/imports/new/Top_FFT.v" \
"../../../../FFT128.srcs/sim_1/imports/new/tb_Top_FFT.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
