
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o SCCB_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui SCCB_impl_1.udb 
// Netlist created on Tue Mar 25 16:11:19 2025
// Netlist written on Tue Mar 25 16:11:28 2025
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module camera_configure ( href_in, vsync_in, start, clk, test_clk, pixel_valid, 
                          frame_done, done, siod, sioc, data_in );
  input  href_in, vsync_in, start, clk;
  input  [7:0] data_in;
  output test_clk, pixel_valid, frame_done, done, siod, sioc;
  wire   \config_1.timer_31__N_78[28] , \config_1.timer_31__N_78[27] , 
         \config_1.n7112 , VCC_net, \config_1.timer[28] , \config_1.n5042 , 
         \config_1.timer[27] , \config_1.timer_0__N_165 , 
         \config_1.timer_0__N_166 , test_clk_c, \config_1.n5044 , 
         \config_1.timer_31__N_78[6] , \config_1.timer_31__N_78[5] , 
         \config_1.n7079 , \config_1.timer[6] , \config_1.n5020 , 
         \config_1.timer[5] , \config_1.n5022 , \config_1.timer_31__N_78[3] , 
         \config_1.n7076 , \config_1.timer[4] , \config_1.n5018 , 
         \config_1.timer[3] , \config_1.timer_31__N_78[4] , 
         \config_1.timer_31__N_78[26] , \config_1.timer_31__N_78[25] , 
         \config_1.n7109 , \config_1.timer[26] , \config_1.n5040 , 
         \config_1.timer[25] , \config_1.timer_31__N_78[2] , 
         \config_1.timer_31__N_78[1] , \config_1.n7073 , \config_1.timer[2] , 
         \config_1.n5016 , \config_1.timer[1] , \config_1.timer_31__N_78[24] , 
         \config_1.timer_31__N_78[23] , \config_1.n7106 , \config_1.timer[24] , 
         \config_1.n5038 , \config_1.timer[23] , \config_1.timer_31__N_78[0] , 
         \config_1.n7070 , \config_1.timer[0] , \config_1.timer_31__N_78[22] , 
         \config_1.timer_31__N_78[21] , \config_1.n7103 , \config_1.timer[22] , 
         \config_1.n5036 , \config_1.timer[21] , \config_1.timer_31__N_78[20] , 
         \config_1.timer_31__N_78[19] , \config_1.n7100 , \config_1.timer[20] , 
         \config_1.n5034 , \config_1.timer[19] , \config_1.timer_31__N_78[18] , 
         \config_1.n7097 , \config_1.timer[18] , \config_1.n5032 , 
         \config_1.timer[17] , \config_1.timer_31__N_78[17] , \config_1.n7094 , 
         \config_1.timer[16] , \config_1.n5030 , \config_1.timer[15] , 
         \config_1.timer_31__N_78[15] , \config_1.timer_31__N_78[16] , 
         \config_1.timer_31__N_78[13] , \config_1.n7091 , \config_1.timer[14] , 
         \config_1.n5028 , \config_1.timer[13] , \config_1.timer_31__N_78[14] , 
         \config_1.rom_addr_7__N_1[7] , \config_1.n7142 , \config_1.n5055 , 
         \rom_addr[7] , \config_1.rom_addr_0__N_23 , 
         \config_1.rom_addr_0__N_24 , \config_1.rom_addr_7__N_1[6] , 
         \config_1.rom_addr_7__N_1[5] , \config_1.n7139 , \rom_addr[6] , 
         \config_1.n5053 , \rom_addr[5] , \config_1.rom_addr_7__N_1[4] , 
         \config_1.rom_addr_7__N_1[3] , \config_1.n7136 , \rom_addr[4] , 
         \config_1.n5051 , \rom_addr[3] , \config_1.timer_31__N_78[11] , 
         \config_1.n7088 , \config_1.timer[12] , \config_1.n5026 , 
         \config_1.timer[11] , \config_1.timer_31__N_78[12] , 
         \config_1.rom_addr_7__N_1[2] , \config_1.rom_addr_7__N_1[1] , 
         \config_1.n7133 , \rom_addr[2] , \config_1.n5049 , \rom_addr[1] , 
         \config_1.rom_addr_7__N_1[0] , \config_1.n7130 , \config_1.n14 , 
         \rom_addr[0] , \config_1.timer_31__N_78[31] , \config_1.n7118 , 
         \config_1.n5046 , \config_1.timer[31] , \config_1.timer_31__N_78[30] , 
         \config_1.timer_31__N_78[29] , \config_1.n7115 , \config_1.timer[30] , 
         \config_1.timer[29] , \config_1.timer_31__N_78[10] , 
         \config_1.timer_31__N_78[9] , \config_1.n7085 , \config_1.timer[10] , 
         \config_1.n5024 , \config_1.timer[9] , \config_1.timer_31__N_78[8] , 
         \config_1.n7082 , \config_1.timer[8] , \config_1.timer[7] , 
         \config_1.timer_31__N_78[7] , \SCCB1.n7166 , \SCCB1.timer[22] , 
         \SCCB1.n5003 , \SCCB1.timer[21] , \SCCB1.timer_31__N_183[21] , 
         \SCCB1.timer_31__N_183[22] , \SCCB1.n5005 , \SCCB1.n7121 , 
         \SCCB1.timer[2] , \SCCB1.n4983 , \SCCB1.timer[1] , 
         \SCCB1.timer_31__N_183[1] , \SCCB1.timer_31__N_183[2] , \SCCB1.n4985 , 
         \SCCB1.timer_31__N_183[10] , \SCCB1.timer_31__N_183[9] , 
         \SCCB1.n7148 , \SCCB1.timer[10] , \SCCB1.n4991 , \SCCB1.timer[9] , 
         \SCCB1.timer_2__N_270 , \SCCB1.timer_9__N_251 , \SCCB1.n4993 , 
         \SCCB1.n7124 , \SCCB1.timer[4] , \SCCB1.timer[3] , 
         \SCCB1.timer_31__N_183[3] , \SCCB1.timer_31__N_183[4] , \SCCB1.n4987 , 
         \SCCB1.n7163 , \SCCB1.timer[20] , \SCCB1.n5001 , \SCCB1.timer[19] , 
         \SCCB1.timer_31__N_183[19] , \SCCB1.timer_31__N_183[20] , 
         \SCCB1.timer_31__N_183[31] , \SCCB1.n7181 , \SCCB1.n5013 , 
         \SCCB1.timer[31] , \SCCB1.timer_18__N_224 , \SCCB1.n7145 , 
         \SCCB1.timer[8] , \SCCB1.n4989 , \SCCB1.timer[7] , 
         \SCCB1.timer_31__N_183[7] , \SCCB1.timer_31__N_183[8] , 
         \SCCB1.timer_31__N_183[30] , \SCCB1.timer_31__N_183[29] , 
         \SCCB1.n7178 , \SCCB1.timer[30] , \SCCB1.n5011 , \SCCB1.timer[29] , 
         \SCCB1.n7160 , \SCCB1.timer[18] , \SCCB1.n4999 , \SCCB1.timer[17] , 
         \SCCB1.timer_31__N_183[17] , \SCCB1.timer_31__N_183[18] , 
         \SCCB1.n7127 , \SCCB1.timer[6] , \SCCB1.timer[5] , 
         \SCCB1.timer_31__N_183[5] , \SCCB1.timer_31__N_183[6] , \SCCB1.n7157 , 
         \SCCB1.timer[16] , \SCCB1.n4997 , \SCCB1.timer[15] , 
         \SCCB1.timer_31__N_183[15] , \SCCB1.timer_31__N_183[16] , 
         \SCCB1.n7067 , \SCCB1.timer[0] , \SCCB1.timer_31__N_183[0] , 
         \SCCB1.timer_31__N_183[28] , \SCCB1.timer_31__N_183[27] , 
         \SCCB1.n7175 , \SCCB1.timer[28] , \SCCB1.n5009 , \SCCB1.timer[27] , 
         \SCCB1.timer_31__N_183[14] , \SCCB1.timer_31__N_183[13] , 
         \SCCB1.n7154 , \SCCB1.timer[14] , \SCCB1.n4995 , \SCCB1.timer[13] , 
         \SCCB1.timer_31__N_183[26] , \SCCB1.timer_31__N_183[25] , 
         \SCCB1.n7172 , \SCCB1.timer[26] , \SCCB1.n5007 , \SCCB1.timer[25] , 
         \SCCB1.timer_31__N_183[12] , \SCCB1.timer_31__N_183[11] , 
         \SCCB1.n7151 , \SCCB1.timer[12] , \SCCB1.timer[11] , 
         \SCCB1.timer_31__N_183[24] , \SCCB1.timer_31__N_183[23] , 
         \SCCB1.n7169 , \SCCB1.timer[24] , \SCCB1.timer[23] , 
         \rom_dout[1].sig_007.FeedThruLUT , \rom_dout[0].sig_000.FeedThruLUT , 
         \rom_dout[1] , \rom_dout[0] , \config_1.SCCB_data_0__N_72 , 
         \SCCB_data[0] , \SCCB_data[1] , \rom_dout[6].sig_002.FeedThruLUT , 
         \rom_dout[7].sig_001.FeedThruLUT , \rom_dout[6] , \rom_dout[7] , 
         \SCCB_data[7] , \SCCB_data[6] , \rom_dout[4].sig_004.FeedThruLUT , 
         \rom_dout[5].sig_003.FeedThruLUT , \rom_dout[4] , \rom_dout[5] , 
         \SCCB_data[5] , \SCCB_data[4] , \rom_dout[2].sig_006.FeedThruLUT , 
         \rom_dout[3].sig_005.FeedThruLUT , \rom_dout[2] , \rom_dout[3] , 
         \SCCB_data[3] , \SCCB_data[2] , \rom_dout[14].sig_009.FeedThruLUT , 
         \rom_dout[15].sig_008.FeedThruLUT , \rom_dout[14] , \rom_dout[15] , 
         \SCCB_addr[7] , \SCCB_addr[6] , \rom_dout[12].sig_011.FeedThruLUT , 
         \rom_dout[13].sig_010.FeedThruLUT , \rom_dout[12] , \rom_dout[13] , 
         \SCCB_addr[5] , \SCCB_addr[4] , \rom_dout[10].sig_013.FeedThruLUT , 
         \rom_dout[11].sig_012.FeedThruLUT , \rom_dout[10] , \rom_dout[11] , 
         \SCCB_addr[3] , \SCCB_addr[2] , \rom_dout[8].sig_015.FeedThruLUT , 
         \rom_dout[9].sig_014.FeedThruLUT , \rom_dout[8] , \rom_dout[9] , 
         \SCCB_addr[1] , \SCCB_addr[0] , \config_1.timer_17__N_120[7] , 
         \config_1.timer_17__N_120[4] , \config_1.n514[17] , \config_1.n63 , 
         n6138, \config_1.timer_17__N_120[14] , \config_1.timer_17__N_120[12] , 
         \config_1.timer_17__N_120[16] , \config_1.timer_17__N_120[15] , 
         \rom1.rom_dout_0__N_55 , \rom1.rom_dout_1__N_53 , \rom1.n2805 , 
         \rom1.n2885 , \rom1.n16_adj_414 , \rom1.n17_adj_415 , 
         \rom1.n17_adj_422 , \rom1.n16_adj_421 , \rom1.n2839 , \rom1.n2802 , 
         \rom1.rom_dout_0__N_56 , \rom1.rom_dout_6__N_43 , \rom1.n9_adj_419 , 
         \rom1.n13_adj_418 , \rom1.n11_adj_417 , \rom1.n4432 , 
         \rom1.rom_dout_6__N_44 , \rom1.rom_dout_10__N_35 , \rom1.n16_adj_400 , 
         \rom1.n4427 , \rom1.n20_adj_399 , \rom1.n2781 , 
         \rom1.rom_dout_5__N_46 , \rom1.rom_dout_3__N_49 , 
         \rom1.rom_dout_4__N_47 , \rom1.n2857 , \rom1.n9_adj_380 , 
         \rom1.n14_adj_379 , \rom1.n24_adj_385 , \rom1.n19_adj_386 , 
         \rom1.n20_adj_383 , \rom1.n11_adj_361 , \rom1.rom_dout_3__N_50 , 
         \rom1.rom_dout_14__N_27 , \rom1.n10_adj_369 , \rom1.n2833 , 
         \rom1.n14_adj_368 , \rom1.n4596 , \rom1.rom_dout_13__N_29 , 
         \rom1.n2888 , \rom1.n26 , \rom1.n22 , \rom1.n30 , 
         \rom1.rom_dout_13__N_30 , \rom1.rom_dout_11__N_33 , 
         \rom1.rom_dout_12__N_31 , \rom1.n14_adj_358 , \rom1.n2814 , 
         \rom1.n15_adj_359 , \rom1.n4390 , \rom1.n132 , \rom1.n16_adj_365 , 
         \rom1.n150 , \rom1.n20_adj_364 , \rom1.rom_dout_7__N_41 , 
         \rom1.n2787 , \rom1.n16_adj_351 , \rom1.n6_adj_350 , \rom1.n20 , 
         \SCCB1.byte_counter_1__N_292 , \SCCB1.byte_counter_0__N_294 , 
         \SCCB1.n6363 , \SCCB1.byte_counter[1] , \SCCB1.FSM_state[3]_2 , 
         \FSM_state_adj_425[0] , \SCCB1.byte_counter[0] , 
         \SCCB1.FSM_state[1]_2 , \SCCB1.byte_counter_0__N_295 , 
         \SCCB_addr[1].sig_031.FeedThruLUT , 
         \SCCB_addr[0].sig_016.FeedThruLUT , \SCCB1.latched_data_0__N_291 , 
         \SCCB1.latched_address[0] , \SCCB1.latched_address[1] , 
         \SCCB_data[1].sig_024.FeedThruLUT , 
         \SCCB_data[0].sig_017.FeedThruLUT , \SCCB1.latched_data[0] , 
         \SCCB1.latched_data[1] , \SCCB_data[6].sig_019.FeedThruLUT , 
         \SCCB_data[7].sig_018.FeedThruLUT , \SCCB1.latched_data[7] , 
         \SCCB1.latched_data[6] , \SCCB_data[4].sig_021.FeedThruLUT , 
         \SCCB_data[5].sig_020.FeedThruLUT , \SCCB1.latched_data[5] , 
         \SCCB1.latched_data[4] , \SCCB_data[2].sig_023.FeedThruLUT , 
         \SCCB_data[3].sig_022.FeedThruLUT , \SCCB1.latched_data[3] , 
         \SCCB1.latched_data[2] , \SCCB_addr[6].sig_026.FeedThruLUT , 
         \SCCB_addr[7].sig_025.FeedThruLUT , \SCCB1.latched_address[7] , 
         \SCCB1.latched_address[6] , \SCCB_addr[4].sig_028.FeedThruLUT , 
         \SCCB_addr[5].sig_027.FeedThruLUT , \SCCB1.latched_address[5] , 
         \SCCB1.latched_address[4] , \SCCB_addr[2].sig_030.FeedThruLUT , 
         \SCCB_addr[3].sig_029.FeedThruLUT , \SCCB1.latched_address[3] , 
         \SCCB1.latched_address[2] , \SCCB1.tx_byte_5__N_300 , 
         \SCCB1.tx_byte_6__N_298 , \SCCB1.tx_byte_0__N_310[5] , 
         \SCCB1.tx_byte[4] , \FSM_state_adj_425[2] , 
         \SCCB1.tx_byte_0__N_310[6] , \SCCB1.tx_byte[5] , 
         \SCCB1.tx_byte_0__N_311 , \SCCB1.tx_byte[6] , 
         \SCCB1.tx_byte_3__N_304 , \SCCB1.tx_byte_4__N_302 , 
         \SCCB1.tx_byte_0__N_310[3] , \SCCB1.tx_byte[2] , 
         \SCCB1.tx_byte_0__N_310[4] , \SCCB1.tx_byte[3] , 
         \SCCB1.tx_byte_1__N_308 , \SCCB1.tx_byte_2__N_306 , 
         \SCCB1.tx_byte[0] , \SCCB1.tx_byte_0__N_310[1] , \SCCB1.tx_byte[1] , 
         \SCCB1.tx_byte_0__N_310[2] , \SCCB1.timer_6__N_258[0] , 
         \SCCB1.timer_6__N_258[1] , \SCCB1.n86 , \SCCB1.n4089 , \SCCB1.n2934 , 
         \SCCB1.n14 , \SCCB1.timer_0__N_275 , \SCCB1.timer_5__N_260 , 
         \SCCB1.timer_4__N_263 , \SCCB1.n63 , \SCCB1.timer_2__N_271 , 
         \SCCB1.timer_8__N_252 , \SCCB1.timer_7__N_255 , \SCCB1.n10 , 
         \SCCB1.timer_3__N_268 , 
         \SCCB1.timer_31__N_183[16].sig_038.FeedThruLUT , 
         \SCCB1.timer_31__N_183[15].sig_037.FeedThruLUT , 
         \SCCB1.timer_31__N_183[19].sig_039.FeedThruLUT , 
         \SCCB1.timer_31__N_183[18].sig_033.FeedThruLUT , 
         \SCCB1.timer_31__N_183[21].sig_041.FeedThruLUT , 
         \SCCB1.timer_31__N_183[20].sig_040.FeedThruLUT , 
         \SCCB1.byte_index_3__N_313[2] , \SCCB1.byte_index_3__N_313[1] , 
         \SCCB1.byte_index[2] , \SCCB1.byte_index[1] , \byte_index[0] , 
         \SCCB1.byte_index_1__N_320 , \SCCB1.byte_index_1__N_321 , 
         \SCCB1.byte_index_3__N_313[3] , \SCCB1.byte_index[3] , 
         \SCCB1.FSM_state[1]_2.sig_034.FeedThruLUT , 
         \SCCB1.SCCB_SIOC_oe_N_330 , \SCCB1.SCCB_SIOC_oe_N_331 , SCCB_SIOC_oe, 
         \SCCB1.tx_byte_0__N_310[0] , \SCCB1.tx_byte_0__N_312 , 
         \reader.pixel_half.sig_035.FeedThruLUT , \reader.pixel_half , 
         \reader.FSM_state[0] , \reader.pixel_valid_c_N_326 , pixel_valid_c, 
         \reader.pixel_half_N_334 , href_in_c, \reader.pixel_half_N_335 , 
         \rom1.n4324 , \rom1.n11_adj_363 , \rom1.n14 , \rom1.n11_adj_389 , 
         \rom1.n183 , \rom1.n2854 , \rom1.n2796 , \rom1.n162 , \rom1.n4356 , 
         \rom1.n231 , \rom1.n14_adj_341 , \rom1.n6 , \rom1.n4572 , 
         \rom1.n11_adj_356 , \rom1.n11_adj_355 , \rom1.n4376 , \rom1.n4374 , 
         \rom1.n11_adj_370 , \rom1.n4590 , \rom1.n14_adj_343 , 
         \rom1.n11_adj_345 , \rom1.n9_adj_348 , \rom1.n4588 , 
         \rom1.n10_adj_346 , \rom1.n4394 , \rom1.n5939 , 
         \rom1.rom_dout_5__N_45 , \rom1.n2784 , \rom1.n19 , \rom1.n10_adj_412 , 
         \rom1.n4554 , \rom1.n4_adj_410 , \rom1.n11_adj_387 , 
         \rom1.n14_adj_353 , \rom1.n4286 , \rom1.n15_adj_354 , 
         \rom1.n11_adj_391 , \rom1.n4296 , \rom1.n192 , \rom1.n15_adj_352 , 
         \rom1.n2845 , \rom1.n4360 , \rom1.n15_adj_349 , \rom1.n14_adj_339 , 
         \rom1.n237 , \rom1.n4544 , \rom1.n4352 , \rom1.n11_adj_373 , 
         \rom1.n11_adj_366 , \rom1.n14_adj_390 , \rom1.n10_adj_371 , \rom1.n9 , 
         \rom1.n32 , \SCCB1.n3 , \SCCB1.FSM_state_2__N_170 , \rom1.n4338 , 
         \rom1.n11 , \rom1.n201 , \rom1.n11_adj_338 , \rom1.n15 , \rom1.n4334 , 
         \rom1.n4340 , \rom1.n4344 , \rom1.n207 , \rom1.n198 , \rom1.n2 , 
         \rom1.n4594 , \rom1.n10 , \rom1.n189 , \rom1.n186 , 
         \rom1.n15_adj_344 , \rom1.n4328 , \rom1.n4332 , \rom1.n4602 , 
         \rom1.n4584 , \rom1.n4388 , \rom1.n4582 , \rom1.n4440 , \rom1.n4562 , 
         \rom1.n4558 , \rom1.n2897 , \rom1.n219 , \rom1.n4378 , 
         \rom1.n8_adj_405 , \rom1.n4384 , \rom1.n4578 , \rom1.n15_adj_372 , 
         \rom1.n4576 , \rom1.n4372 , \rom1.n147 , \rom1.n4300 , 
         \rom1.n15_adj_340 , \rom1.n8 , \rom1.n4304 , \rom1.n18_adj_367 , 
         \rom1.n4382 , \rom1.n24 , \rom1.n14_adj_382 , \rom1.n5315 , 
         \rom1.n2842 , \rom1.n2872 , \rom1.n96 , \rom1.n18 , \rom1.n4568 , 
         \rom1.n2894 , \rom1.n4566 , \rom1.n4505 , \rom1.n15_adj_342 , 
         \rom1.n4362 , \rom1.n4530 , \rom1.n6159 , \rom1.n4354 , \rom1.n13 , 
         \rom1.n4408 , \rom1.n2826 , \rom1.n222 , \rom1.n4290 , \rom1.n228 , 
         \rom1.n4294 , \rom1.n7_adj_420 , \rom1.n4348 , \rom1.n15_adj_377 , 
         \rom1.n126 , \rom1.n120 , \rom1.n23 , \rom1.n4292 , \rom1.n4322 , 
         \rom1.n156 , \rom1.n177 , \rom1.n16_adj_384 , \rom1.n4318 , 
         \rom1.n15_adj_413 , \rom1.n4306 , \rom1.n4310 , \rom1.n4314 , 
         \rom1.n174 , \rom1.n165 , \rom1.n168 , \rom1.n2869 , \rom1.n4288 , 
         \rom1.n2882 , \rom1.n15_adj_416 , \rom1.n2836 , \rom1.n2823 , 
         \rom1.n7 , \rom1.n14_adj_406 , \rom1.n4346 , \rom1.n4556 , 
         \rom1.n195 , \rom1.n2891 , \SCCB1.FSM_return_state[0] , \SCCB1.n49 , 
         \SCCB1.n58 , \SCCB1.n50 , \SCCB1.n62 , \SCCB1.n6335 , \SCCB1.n6338 , 
         \SCCB1.n4110 , \config_1.n58 , \config_1.n18 , 
         \rom1.rom_dout_15__N_25 , \rom1.n4 , \rom1.n20_adj_376 , 
         \rom1.n16_adj_375 , \config_1.n6108 , \config_1.n6174 , 
         \config_1.n6170 , \config_1.n6176 , \rom1.rom_dout_2__N_51 , 
         \rom1.n2778 , \rom1.n2829 , \rom1.n17 , \rom1.n16 , \config_1.n9 , 
         \config_1.n16 , \config_1.n20 , n1045, \FSM_state[1] , \FSM_state[0] , 
         SCCB_ready, \config_1.n38 , \config_1.n52 , \config_1.n58_adj_423 , 
         \config_1.n56 , \config_1.n55 , \config_1.n53 , \config_1.n54 , 
         \config_1.n62 , \config_1.n50 , \config_1.n49 , 
         \rom1.rom_dout_9__N_37 , \rom1.n15_adj_407 , \rom1.n2860 , 
         \rom1.n2765 , \config_1.n7 , \rom1.n2799 , \rom1.n210 , 
         \rom1.n18_adj_374 , \rom1.n6100 , \rom1.n15_adj_347 , \rom1.n234 , 
         \rom1.n108 , \rom1.n4392 , \rom1.n4_adj_404 , \rom1.n4546 , 
         \rom1.n99 , \rom1.n10_adj_357 , \rom1.n4_adj_395 , \rom1.n159 , 
         \rom1.n180 , \rom1.n14_adj_360 , \rom1.n2793 , \rom1.n18_adj_362 , 
         \rom1.n4_adj_403 , \rom1.n2768 , \rom1.n4370 , \rom1.n4411 , 
         \rom1.n2863 , \rom1.n4512 , \rom1.n153 , \rom1.n2790 , \rom1.n5964 , 
         \rom1.n24_adj_402 , \rom1.n2808 , \rom1.n4419 , \rom1.n6_adj_378 , 
         \rom1.n2878 , \rom1.n2866 , \rom1.n22_adj_381 , \rom1.n129 , 
         \rom1.n6_adj_388 , \rom1.n26_adj_392 , \rom1.n4550 , 
         \rom1.n4_adj_396 , \rom1.n6136 , \rom1.n6_adj_393 , \rom1.n4_adj_394 , 
         \rom1.n15_adj_397 , \rom1.n19_adj_411 , \rom1.n2848 , \rom1.n2811 , 
         \rom1.n18_adj_398 , \rom1.n204 , \rom1.n6_adj_401 , 
         \rom1.n20_adj_408 , \rom1.n144 , \rom1.n2851 , \rom1.n2817 , 
         \rom1.n19_adj_409 , \rom1.n5958 , \rom1.n225 , \rom1.n12 , 
         \rom1.n5382 , \rom1.n4302 , \SCCB1.n5961 , SCCB_start, 
         \SCCB1.FSM_state_0__N_174 , \SCCB1.n71 , \SCCB1.n14_adj_336 , 
         \SCCB1.n38 , \SCCB1.n52 , \SCCB1.timer_3__N_266 , \SCCB1.n56 , 
         \SCCB1.n55 , \SCCB1.n53 , \SCCB1.n54 , \SCCB1.n6352 , 
         \SCCB1.FSM_return_state[1] , \SCCB1.n6354 , 
         \config_1.FSM_state_1__N_74 , \SCCB1.SCCB_ready_N_328 , 
         \SCCB1.SCCB_ready_N_329 , \config_1.FSM_state_0__N_77 , 
         \SCCB1.FSM_state_1__N_171[1] , \SCCB1.SCCB_SIOD_oe_N_333 , 
         \SCCB1.FSM_state_1__N_171[0] , \SCCB1.FSM_return_state_1__N_181 , 
         \SCCB1.FSM_state_3__N_167 , \SCCB1.n6328 , byte_index_0__N_322, n2936, 
         \SCCB1.FSM_state_2__N_169 , \SCCB1.n6331 , \SCCB1.n22 , 
         \SCCB1.tx_byte_0__N_310[7] , \SCCB1.timer_6__N_258[6] , 
         \SCCB1.timer_2__N_269 , \SCCB1.FSM_return_state_2__N_177 , 
         \SCCB1.FSM_return_state[2] , \SCCB1.FSM_return_state_2__N_179 , 
         \SCCB1.timer_31__N_183[17].sig_032.FeedThruLUT , 
         \rom1.rom_dout_8__N_39 , \rom1.n21 , \config_1.timer_17__N_120[17] , 
         \config_1.FSM_state_0__N_76 , start_c, 
         \SCCB1.FSM_return_state_3__N_175[1] , \SCCB1.n6092 , 
         \SCCB1.FSM_return_state_3__N_175[3] , \SCCB1.FSM_return_state[3] , 
         \SCCB1.FSM_return_state_0__N_182 , \SCCB1.n3322 , 
         \SCCB1.SCCB_SIOD_oe_N_332 , \SCCB1.n6326 , SCCB_SIOD_oe, 
         \config_1.test_clk_c_enable_1 , \config_1.FSM_state_1__N_75 , 
         \config_1.FSM_state_1__N_73 , SCCB_start_N_327, n6, GND_net, 
         \SCCB1.tx_byte_7__N_296 , \SCCB1.tx_byte[7] , 
         \SCCB1.timer_31__N_183[22].sig_042.FeedThruLUT , 
         \reader.FSM_state[0].sig_036.FeedThruLUT , 
         \reader.frame_done_c_N_325 , frame_done_c, 
         \reader.frame_done_c_N_325$n0 , vsync_in_c, done_c, clk_c, 
         \cory_pll.lscc_pll_inst.feedback_w ;

  config_1_SLICE_0 \config_1.SLICE_0 ( .DI1(\config_1.timer_31__N_78[28] ), 
    .DI0(\config_1.timer_31__N_78[27] ), .D1(\config_1.n7112 ), .C1(VCC_net), 
    .B1(\config_1.timer[28] ), .D0(\config_1.n5042 ), .C0(VCC_net), 
    .B0(\config_1.timer[27] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5042 ), 
    .CIN1(\config_1.n7112 ), .Q0(\config_1.timer[27] ), 
    .Q1(\config_1.timer[28] ), .F0(\config_1.timer_31__N_78[27] ), 
    .F1(\config_1.timer_31__N_78[28] ), .COUT1(\config_1.n5044 ), 
    .COUT0(\config_1.n7112 ));
  config_1_SLICE_1 \config_1.SLICE_1 ( .DI1(\config_1.timer_31__N_78[6] ), 
    .DI0(\config_1.timer_31__N_78[5] ), .D1(\config_1.n7079 ), .C1(VCC_net), 
    .B1(\config_1.timer[6] ), .D0(\config_1.n5020 ), .C0(VCC_net), 
    .B0(\config_1.timer[5] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5020 ), 
    .CIN1(\config_1.n7079 ), .Q0(\config_1.timer[5] ), 
    .Q1(\config_1.timer[6] ), .F0(\config_1.timer_31__N_78[5] ), 
    .F1(\config_1.timer_31__N_78[6] ), .COUT1(\config_1.n5022 ), 
    .COUT0(\config_1.n7079 ));
  config_1_SLICE_2 \config_1.SLICE_2 ( .DI0(\config_1.timer_31__N_78[3] ), 
    .D1(\config_1.n7076 ), .C1(VCC_net), .B1(\config_1.timer[4] ), 
    .D0(\config_1.n5018 ), .C0(VCC_net), .B0(\config_1.timer[3] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5018 ), .CIN1(\config_1.n7076 ), 
    .Q0(\config_1.timer[3] ), .F0(\config_1.timer_31__N_78[3] ), 
    .F1(\config_1.timer_31__N_78[4] ), .COUT1(\config_1.n5020 ), 
    .COUT0(\config_1.n7076 ));
  config_1_SLICE_3 \config_1.SLICE_3 ( .DI1(\config_1.timer_31__N_78[26] ), 
    .DI0(\config_1.timer_31__N_78[25] ), .D1(\config_1.n7109 ), .C1(VCC_net), 
    .B1(\config_1.timer[26] ), .D0(\config_1.n5040 ), .C0(VCC_net), 
    .B0(\config_1.timer[25] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5040 ), 
    .CIN1(\config_1.n7109 ), .Q0(\config_1.timer[25] ), 
    .Q1(\config_1.timer[26] ), .F0(\config_1.timer_31__N_78[25] ), 
    .F1(\config_1.timer_31__N_78[26] ), .COUT1(\config_1.n5042 ), 
    .COUT0(\config_1.n7109 ));
  config_1_SLICE_4 \config_1.SLICE_4 ( .DI1(\config_1.timer_31__N_78[2] ), 
    .DI0(\config_1.timer_31__N_78[1] ), .D1(\config_1.n7073 ), .C1(VCC_net), 
    .B1(\config_1.timer[2] ), .D0(\config_1.n5016 ), .C0(VCC_net), 
    .B0(\config_1.timer[1] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5016 ), 
    .CIN1(\config_1.n7073 ), .Q0(\config_1.timer[1] ), 
    .Q1(\config_1.timer[2] ), .F0(\config_1.timer_31__N_78[1] ), 
    .F1(\config_1.timer_31__N_78[2] ), .COUT1(\config_1.n5018 ), 
    .COUT0(\config_1.n7073 ));
  config_1_SLICE_5 \config_1.SLICE_5 ( .DI1(\config_1.timer_31__N_78[24] ), 
    .DI0(\config_1.timer_31__N_78[23] ), .D1(\config_1.n7106 ), .C1(VCC_net), 
    .B1(\config_1.timer[24] ), .D0(\config_1.n5038 ), .C0(VCC_net), 
    .B0(\config_1.timer[23] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5038 ), 
    .CIN1(\config_1.n7106 ), .Q0(\config_1.timer[23] ), 
    .Q1(\config_1.timer[24] ), .F0(\config_1.timer_31__N_78[23] ), 
    .F1(\config_1.timer_31__N_78[24] ), .COUT1(\config_1.n5040 ), 
    .COUT0(\config_1.n7106 ));
  config_1_SLICE_6 \config_1.SLICE_6 ( .DI1(\config_1.timer_31__N_78[0] ), 
    .D1(\config_1.n7070 ), .C1(VCC_net), .B1(\config_1.timer[0] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN1(\config_1.n7070 ), .Q1(\config_1.timer[0] ), 
    .F1(\config_1.timer_31__N_78[0] ), .COUT1(\config_1.n5016 ), 
    .COUT0(\config_1.n7070 ));
  config_1_SLICE_7 \config_1.SLICE_7 ( .DI1(\config_1.timer_31__N_78[22] ), 
    .DI0(\config_1.timer_31__N_78[21] ), .D1(\config_1.n7103 ), .C1(VCC_net), 
    .B1(\config_1.timer[22] ), .D0(\config_1.n5036 ), .C0(VCC_net), 
    .B0(\config_1.timer[21] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5036 ), 
    .CIN1(\config_1.n7103 ), .Q0(\config_1.timer[21] ), 
    .Q1(\config_1.timer[22] ), .F0(\config_1.timer_31__N_78[21] ), 
    .F1(\config_1.timer_31__N_78[22] ), .COUT1(\config_1.n5038 ), 
    .COUT0(\config_1.n7103 ));
  config_1_SLICE_8 \config_1.SLICE_8 ( .DI1(\config_1.timer_31__N_78[20] ), 
    .DI0(\config_1.timer_31__N_78[19] ), .D1(\config_1.n7100 ), .C1(VCC_net), 
    .B1(\config_1.timer[20] ), .D0(\config_1.n5034 ), .C0(VCC_net), 
    .B0(\config_1.timer[19] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5034 ), 
    .CIN1(\config_1.n7100 ), .Q0(\config_1.timer[19] ), 
    .Q1(\config_1.timer[20] ), .F0(\config_1.timer_31__N_78[19] ), 
    .F1(\config_1.timer_31__N_78[20] ), .COUT1(\config_1.n5036 ), 
    .COUT0(\config_1.n7100 ));
  config_1_SLICE_9 \config_1.SLICE_9 ( .DI1(\config_1.timer_31__N_78[18] ), 
    .D1(\config_1.n7097 ), .C1(VCC_net), .B1(\config_1.timer[18] ), 
    .D0(\config_1.n5032 ), .C0(VCC_net), .B0(\config_1.timer[17] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5032 ), .CIN1(\config_1.n7097 ), 
    .Q1(\config_1.timer[18] ), .F0(\config_1.timer_31__N_78[17] ), 
    .F1(\config_1.timer_31__N_78[18] ), .COUT1(\config_1.n5034 ), 
    .COUT0(\config_1.n7097 ));
  config_1_SLICE_10 \config_1.SLICE_10 ( .D1(\config_1.n7094 ), .C1(VCC_net), 
    .B1(\config_1.timer[16] ), .D0(\config_1.n5030 ), .C0(VCC_net), 
    .B0(\config_1.timer[15] ), .CIN0(\config_1.n5030 ), 
    .CIN1(\config_1.n7094 ), .F0(\config_1.timer_31__N_78[15] ), 
    .F1(\config_1.timer_31__N_78[16] ), .COUT1(\config_1.n5032 ), 
    .COUT0(\config_1.n7094 ));
  config_1_SLICE_11 \config_1.SLICE_11 ( .DI0(\config_1.timer_31__N_78[13] ), 
    .D1(\config_1.n7091 ), .C1(VCC_net), .B1(\config_1.timer[14] ), 
    .D0(\config_1.n5028 ), .C0(VCC_net), .B0(\config_1.timer[13] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5028 ), .CIN1(\config_1.n7091 ), 
    .Q0(\config_1.timer[13] ), .F0(\config_1.timer_31__N_78[13] ), 
    .F1(\config_1.timer_31__N_78[14] ), .COUT1(\config_1.n5030 ), 
    .COUT0(\config_1.n7091 ));
  config_1_SLICE_12 \config_1.SLICE_12 ( .DI0(\config_1.rom_addr_7__N_1[7] ), 
    .D1(\config_1.n7142 ), .D0(\config_1.n5055 ), .B0(\rom_addr[7] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5055 ), .CIN1(\config_1.n7142 ), 
    .Q0(\rom_addr[7] ), .F0(\config_1.rom_addr_7__N_1[7] ), 
    .COUT0(\config_1.n7142 ));
  config_1_SLICE_13 \config_1.SLICE_13 ( .DI1(\config_1.rom_addr_7__N_1[6] ), 
    .DI0(\config_1.rom_addr_7__N_1[5] ), .D1(\config_1.n7139 ), 
    .B1(\rom_addr[6] ), .D0(\config_1.n5053 ), .B0(\rom_addr[5] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5053 ), .CIN1(\config_1.n7139 ), 
    .Q0(\rom_addr[5] ), .Q1(\rom_addr[6] ), .F0(\config_1.rom_addr_7__N_1[5] ), 
    .F1(\config_1.rom_addr_7__N_1[6] ), .COUT1(\config_1.n5055 ), 
    .COUT0(\config_1.n7139 ));
  config_1_SLICE_14 \config_1.SLICE_14 ( .DI1(\config_1.rom_addr_7__N_1[4] ), 
    .DI0(\config_1.rom_addr_7__N_1[3] ), .D1(\config_1.n7136 ), 
    .B1(\rom_addr[4] ), .D0(\config_1.n5051 ), .B0(\rom_addr[3] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5051 ), .CIN1(\config_1.n7136 ), 
    .Q0(\rom_addr[3] ), .Q1(\rom_addr[4] ), .F0(\config_1.rom_addr_7__N_1[3] ), 
    .F1(\config_1.rom_addr_7__N_1[4] ), .COUT1(\config_1.n5053 ), 
    .COUT0(\config_1.n7136 ));
  config_1_SLICE_15 \config_1.SLICE_15 ( .DI0(\config_1.timer_31__N_78[11] ), 
    .D1(\config_1.n7088 ), .C1(VCC_net), .B1(\config_1.timer[12] ), 
    .D0(\config_1.n5026 ), .C0(VCC_net), .B0(\config_1.timer[11] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5026 ), .CIN1(\config_1.n7088 ), 
    .Q0(\config_1.timer[11] ), .F0(\config_1.timer_31__N_78[11] ), 
    .F1(\config_1.timer_31__N_78[12] ), .COUT1(\config_1.n5028 ), 
    .COUT0(\config_1.n7088 ));
  config_1_SLICE_16 \config_1.SLICE_16 ( .DI1(\config_1.rom_addr_7__N_1[2] ), 
    .DI0(\config_1.rom_addr_7__N_1[1] ), .D1(\config_1.n7133 ), 
    .B1(\rom_addr[2] ), .D0(\config_1.n5049 ), .B0(\rom_addr[1] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5049 ), .CIN1(\config_1.n7133 ), 
    .Q0(\rom_addr[1] ), .Q1(\rom_addr[2] ), .F0(\config_1.rom_addr_7__N_1[1] ), 
    .F1(\config_1.rom_addr_7__N_1[2] ), .COUT1(\config_1.n5051 ), 
    .COUT0(\config_1.n7133 ));
  config_1_SLICE_17 \config_1.SLICE_17 ( .DI1(\config_1.rom_addr_7__N_1[0] ), 
    .D1(\config_1.n7130 ), .C1(\config_1.n14 ), .B1(\rom_addr[0] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN1(\config_1.n7130 ), .Q1(\rom_addr[0] ), 
    .F1(\config_1.rom_addr_7__N_1[0] ), .COUT1(\config_1.n5049 ), 
    .COUT0(\config_1.n7130 ));
  config_1_SLICE_18 \config_1.SLICE_18 ( .DI0(\config_1.timer_31__N_78[31] ), 
    .D1(\config_1.n7118 ), .D0(\config_1.n5046 ), .C0(VCC_net), 
    .B0(\config_1.timer[31] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5046 ), 
    .CIN1(\config_1.n7118 ), .Q0(\config_1.timer[31] ), 
    .F0(\config_1.timer_31__N_78[31] ), .COUT0(\config_1.n7118 ));
  config_1_SLICE_19 \config_1.SLICE_19 ( .DI1(\config_1.timer_31__N_78[30] ), 
    .DI0(\config_1.timer_31__N_78[29] ), .D1(\config_1.n7115 ), .C1(VCC_net), 
    .B1(\config_1.timer[30] ), .D0(\config_1.n5044 ), .C0(VCC_net), 
    .B0(\config_1.timer[29] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5044 ), 
    .CIN1(\config_1.n7115 ), .Q0(\config_1.timer[29] ), 
    .Q1(\config_1.timer[30] ), .F0(\config_1.timer_31__N_78[29] ), 
    .F1(\config_1.timer_31__N_78[30] ), .COUT1(\config_1.n5046 ), 
    .COUT0(\config_1.n7115 ));
  config_1_SLICE_20 \config_1.SLICE_20 ( .DI1(\config_1.timer_31__N_78[10] ), 
    .DI0(\config_1.timer_31__N_78[9] ), .D1(\config_1.n7085 ), .C1(VCC_net), 
    .B1(\config_1.timer[10] ), .D0(\config_1.n5024 ), .C0(VCC_net), 
    .B0(\config_1.timer[9] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5024 ), 
    .CIN1(\config_1.n7085 ), .Q0(\config_1.timer[9] ), 
    .Q1(\config_1.timer[10] ), .F0(\config_1.timer_31__N_78[9] ), 
    .F1(\config_1.timer_31__N_78[10] ), .COUT1(\config_1.n5026 ), 
    .COUT0(\config_1.n7085 ));
  config_1_SLICE_21 \config_1.SLICE_21 ( .DI1(\config_1.timer_31__N_78[8] ), 
    .D1(\config_1.n7082 ), .C1(VCC_net), .B1(\config_1.timer[8] ), 
    .D0(\config_1.n5022 ), .C0(VCC_net), .B0(\config_1.timer[7] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5022 ), .CIN1(\config_1.n7082 ), 
    .Q1(\config_1.timer[8] ), .F0(\config_1.timer_31__N_78[7] ), 
    .F1(\config_1.timer_31__N_78[8] ), .COUT1(\config_1.n5024 ), 
    .COUT0(\config_1.n7082 ));
  SCCB1_SLICE_22 \SCCB1.SLICE_22 ( .D1(\SCCB1.n7166 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[22] ), .D0(\SCCB1.n5003 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[21] ), .CIN0(\SCCB1.n5003 ), .CIN1(\SCCB1.n7166 ), 
    .F0(\SCCB1.timer_31__N_183[21] ), .F1(\SCCB1.timer_31__N_183[22] ), 
    .COUT1(\SCCB1.n5005 ), .COUT0(\SCCB1.n7166 ));
  SCCB1_SLICE_23 \SCCB1.SLICE_23 ( .D1(\SCCB1.n7121 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[2] ), .D0(\SCCB1.n4983 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[1] ), .CIN0(\SCCB1.n4983 ), .CIN1(\SCCB1.n7121 ), 
    .F0(\SCCB1.timer_31__N_183[1] ), .F1(\SCCB1.timer_31__N_183[2] ), 
    .COUT1(\SCCB1.n4985 ), .COUT0(\SCCB1.n7121 ));
  SCCB1_SLICE_24 \SCCB1.SLICE_24 ( .DI1(\SCCB1.timer_31__N_183[10] ), 
    .DI0(\SCCB1.timer_31__N_183[9] ), .D1(\SCCB1.n7148 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[10] ), .D0(\SCCB1.n4991 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[9] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_9__N_251 ), .CLK(test_clk_c), .CIN0(\SCCB1.n4991 ), 
    .CIN1(\SCCB1.n7148 ), .Q0(\SCCB1.timer[9] ), .Q1(\SCCB1.timer[10] ), 
    .F0(\SCCB1.timer_31__N_183[9] ), .F1(\SCCB1.timer_31__N_183[10] ), 
    .COUT1(\SCCB1.n4993 ), .COUT0(\SCCB1.n7148 ));
  SCCB1_SLICE_25 \SCCB1.SLICE_25 ( .D1(\SCCB1.n7124 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[4] ), .D0(\SCCB1.n4985 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[3] ), .CIN0(\SCCB1.n4985 ), .CIN1(\SCCB1.n7124 ), 
    .F0(\SCCB1.timer_31__N_183[3] ), .F1(\SCCB1.timer_31__N_183[4] ), 
    .COUT1(\SCCB1.n4987 ), .COUT0(\SCCB1.n7124 ));
  SCCB1_SLICE_26 \SCCB1.SLICE_26 ( .D1(\SCCB1.n7163 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[20] ), .D0(\SCCB1.n5001 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[19] ), .CIN0(\SCCB1.n5001 ), .CIN1(\SCCB1.n7163 ), 
    .F0(\SCCB1.timer_31__N_183[19] ), .F1(\SCCB1.timer_31__N_183[20] ), 
    .COUT1(\SCCB1.n5003 ), .COUT0(\SCCB1.n7163 ));
  SCCB1_SLICE_27 \SCCB1.SLICE_27 ( .DI0(\SCCB1.timer_31__N_183[31] ), 
    .D1(\SCCB1.n7181 ), .D0(\SCCB1.n5013 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[31] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5013 ), 
    .CIN1(\SCCB1.n7181 ), .Q0(\SCCB1.timer[31] ), 
    .F0(\SCCB1.timer_31__N_183[31] ), .COUT0(\SCCB1.n7181 ));
  SCCB1_SLICE_28 \SCCB1.SLICE_28 ( .D1(\SCCB1.n7145 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[8] ), .D0(\SCCB1.n4989 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[7] ), .CIN0(\SCCB1.n4989 ), .CIN1(\SCCB1.n7145 ), 
    .F0(\SCCB1.timer_31__N_183[7] ), .F1(\SCCB1.timer_31__N_183[8] ), 
    .COUT1(\SCCB1.n4991 ), .COUT0(\SCCB1.n7145 ));
  SCCB1_SLICE_29 \SCCB1.SLICE_29 ( .DI1(\SCCB1.timer_31__N_183[30] ), 
    .DI0(\SCCB1.timer_31__N_183[29] ), .D1(\SCCB1.n7178 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[30] ), .D0(\SCCB1.n5011 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[29] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5011 ), 
    .CIN1(\SCCB1.n7178 ), .Q0(\SCCB1.timer[29] ), .Q1(\SCCB1.timer[30] ), 
    .F0(\SCCB1.timer_31__N_183[29] ), .F1(\SCCB1.timer_31__N_183[30] ), 
    .COUT1(\SCCB1.n5013 ), .COUT0(\SCCB1.n7178 ));
  SCCB1_SLICE_30 \SCCB1.SLICE_30 ( .D1(\SCCB1.n7160 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[18] ), .D0(\SCCB1.n4999 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[17] ), .CIN0(\SCCB1.n4999 ), .CIN1(\SCCB1.n7160 ), 
    .F0(\SCCB1.timer_31__N_183[17] ), .F1(\SCCB1.timer_31__N_183[18] ), 
    .COUT1(\SCCB1.n5001 ), .COUT0(\SCCB1.n7160 ));
  SCCB1_SLICE_31 \SCCB1.SLICE_31 ( .D1(\SCCB1.n7127 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[6] ), .D0(\SCCB1.n4987 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[5] ), .CIN0(\SCCB1.n4987 ), .CIN1(\SCCB1.n7127 ), 
    .F0(\SCCB1.timer_31__N_183[5] ), .F1(\SCCB1.timer_31__N_183[6] ), 
    .COUT1(\SCCB1.n4989 ), .COUT0(\SCCB1.n7127 ));
  SCCB1_SLICE_32 \SCCB1.SLICE_32 ( .D1(\SCCB1.n7157 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[16] ), .D0(\SCCB1.n4997 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[15] ), .CIN0(\SCCB1.n4997 ), .CIN1(\SCCB1.n7157 ), 
    .F0(\SCCB1.timer_31__N_183[15] ), .F1(\SCCB1.timer_31__N_183[16] ), 
    .COUT1(\SCCB1.n4999 ), .COUT0(\SCCB1.n7157 ));
  SCCB1_SLICE_33 \SCCB1.SLICE_33 ( .D1(\SCCB1.n7067 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[0] ), .CIN1(\SCCB1.n7067 ), 
    .F1(\SCCB1.timer_31__N_183[0] ), .COUT1(\SCCB1.n4983 ), 
    .COUT0(\SCCB1.n7067 ));
  SCCB1_SLICE_34 \SCCB1.SLICE_34 ( .DI1(\SCCB1.timer_31__N_183[28] ), 
    .DI0(\SCCB1.timer_31__N_183[27] ), .D1(\SCCB1.n7175 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[28] ), .D0(\SCCB1.n5009 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[27] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5009 ), 
    .CIN1(\SCCB1.n7175 ), .Q0(\SCCB1.timer[27] ), .Q1(\SCCB1.timer[28] ), 
    .F0(\SCCB1.timer_31__N_183[27] ), .F1(\SCCB1.timer_31__N_183[28] ), 
    .COUT1(\SCCB1.n5011 ), .COUT0(\SCCB1.n7175 ));
  SCCB1_SLICE_35 \SCCB1.SLICE_35 ( .DI1(\SCCB1.timer_31__N_183[14] ), 
    .DI0(\SCCB1.timer_31__N_183[13] ), .D1(\SCCB1.n7154 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[14] ), .D0(\SCCB1.n4995 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[13] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_9__N_251 ), .CLK(test_clk_c), .CIN0(\SCCB1.n4995 ), 
    .CIN1(\SCCB1.n7154 ), .Q0(\SCCB1.timer[13] ), .Q1(\SCCB1.timer[14] ), 
    .F0(\SCCB1.timer_31__N_183[13] ), .F1(\SCCB1.timer_31__N_183[14] ), 
    .COUT1(\SCCB1.n4997 ), .COUT0(\SCCB1.n7154 ));
  SCCB1_SLICE_36 \SCCB1.SLICE_36 ( .DI1(\SCCB1.timer_31__N_183[26] ), 
    .DI0(\SCCB1.timer_31__N_183[25] ), .D1(\SCCB1.n7172 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[26] ), .D0(\SCCB1.n5007 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[25] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5007 ), 
    .CIN1(\SCCB1.n7172 ), .Q0(\SCCB1.timer[25] ), .Q1(\SCCB1.timer[26] ), 
    .F0(\SCCB1.timer_31__N_183[25] ), .F1(\SCCB1.timer_31__N_183[26] ), 
    .COUT1(\SCCB1.n5009 ), .COUT0(\SCCB1.n7172 ));
  SCCB1_SLICE_37 \SCCB1.SLICE_37 ( .DI1(\SCCB1.timer_31__N_183[12] ), 
    .DI0(\SCCB1.timer_31__N_183[11] ), .D1(\SCCB1.n7151 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[12] ), .D0(\SCCB1.n4993 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[11] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_9__N_251 ), .CLK(test_clk_c), .CIN0(\SCCB1.n4993 ), 
    .CIN1(\SCCB1.n7151 ), .Q0(\SCCB1.timer[11] ), .Q1(\SCCB1.timer[12] ), 
    .F0(\SCCB1.timer_31__N_183[11] ), .F1(\SCCB1.timer_31__N_183[12] ), 
    .COUT1(\SCCB1.n4995 ), .COUT0(\SCCB1.n7151 ));
  SCCB1_SLICE_38 \SCCB1.SLICE_38 ( .DI1(\SCCB1.timer_31__N_183[24] ), 
    .DI0(\SCCB1.timer_31__N_183[23] ), .D1(\SCCB1.n7169 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[24] ), .D0(\SCCB1.n5005 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[23] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5005 ), 
    .CIN1(\SCCB1.n7169 ), .Q0(\SCCB1.timer[23] ), .Q1(\SCCB1.timer[24] ), 
    .F0(\SCCB1.timer_31__N_183[23] ), .F1(\SCCB1.timer_31__N_183[24] ), 
    .COUT1(\SCCB1.n5007 ), .COUT0(\SCCB1.n7169 ));
  SLICE_39 SLICE_39( .DI1(\rom_dout[1].sig_007.FeedThruLUT ), 
    .DI0(\rom_dout[0].sig_000.FeedThruLUT ), .C1(\rom_dout[1] ), 
    .D0(\rom_dout[0] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[0] ), .Q1(\SCCB_data[1] ), 
    .F0(\rom_dout[0].sig_000.FeedThruLUT ), 
    .F1(\rom_dout[1].sig_007.FeedThruLUT ));
  SLICE_41 SLICE_41( .DI1(\rom_dout[6].sig_002.FeedThruLUT ), 
    .DI0(\rom_dout[7].sig_001.FeedThruLUT ), .D1(\rom_dout[6] ), 
    .D0(\rom_dout[7] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[7] ), .Q1(\SCCB_data[6] ), 
    .F0(\rom_dout[7].sig_001.FeedThruLUT ), 
    .F1(\rom_dout[6].sig_002.FeedThruLUT ));
  SLICE_43 SLICE_43( .DI1(\rom_dout[4].sig_004.FeedThruLUT ), 
    .DI0(\rom_dout[5].sig_003.FeedThruLUT ), .D1(\rom_dout[4] ), 
    .D0(\rom_dout[5] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[5] ), .Q1(\SCCB_data[4] ), 
    .F0(\rom_dout[5].sig_003.FeedThruLUT ), 
    .F1(\rom_dout[4].sig_004.FeedThruLUT ));
  SLICE_45 SLICE_45( .DI1(\rom_dout[2].sig_006.FeedThruLUT ), 
    .DI0(\rom_dout[3].sig_005.FeedThruLUT ), .D1(\rom_dout[2] ), 
    .D0(\rom_dout[3] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[3] ), .Q1(\SCCB_data[2] ), 
    .F0(\rom_dout[3].sig_005.FeedThruLUT ), 
    .F1(\rom_dout[2].sig_006.FeedThruLUT ));
  SLICE_48 SLICE_48( .DI1(\rom_dout[14].sig_009.FeedThruLUT ), 
    .DI0(\rom_dout[15].sig_008.FeedThruLUT ), .D1(\rom_dout[14] ), 
    .D0(\rom_dout[15] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[7] ), .Q1(\SCCB_addr[6] ), 
    .F0(\rom_dout[15].sig_008.FeedThruLUT ), 
    .F1(\rom_dout[14].sig_009.FeedThruLUT ));
  SLICE_50 SLICE_50( .DI1(\rom_dout[12].sig_011.FeedThruLUT ), 
    .DI0(\rom_dout[13].sig_010.FeedThruLUT ), .D1(\rom_dout[12] ), 
    .D0(\rom_dout[13] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[5] ), .Q1(\SCCB_addr[4] ), 
    .F0(\rom_dout[13].sig_010.FeedThruLUT ), 
    .F1(\rom_dout[12].sig_011.FeedThruLUT ));
  SLICE_52 SLICE_52( .DI1(\rom_dout[10].sig_013.FeedThruLUT ), 
    .DI0(\rom_dout[11].sig_012.FeedThruLUT ), .C1(\rom_dout[10] ), 
    .D0(\rom_dout[11] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[3] ), .Q1(\SCCB_addr[2] ), 
    .F0(\rom_dout[11].sig_012.FeedThruLUT ), 
    .F1(\rom_dout[10].sig_013.FeedThruLUT ));
  SLICE_54 SLICE_54( .DI1(\rom_dout[8].sig_015.FeedThruLUT ), 
    .DI0(\rom_dout[9].sig_014.FeedThruLUT ), .D1(\rom_dout[8] ), 
    .D0(\rom_dout[9] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[1] ), .Q1(\SCCB_addr[0] ), 
    .F0(\rom_dout[9].sig_014.FeedThruLUT ), 
    .F1(\rom_dout[8].sig_015.FeedThruLUT ));
  config_1_SLICE_56 \config_1.SLICE_56 ( .DI1(\config_1.timer_17__N_120[7] ), 
    .DI0(\config_1.timer_17__N_120[4] ), .D1(\config_1.n514[17] ), 
    .C1(\config_1.n63 ), .B1(n6138), .A1(\config_1.timer_31__N_78[7] ), 
    .D0(\config_1.timer_31__N_78[4] ), .C0(n6138), .B0(\config_1.n63 ), 
    .A0(\config_1.n514[17] ), .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q0(\config_1.timer[4] ), .Q1(\config_1.timer[7] ), 
    .F0(\config_1.timer_17__N_120[4] ), .F1(\config_1.timer_17__N_120[7] ));
  config_1_SLICE_58 \config_1.SLICE_58 ( .DI1(\config_1.timer_17__N_120[14] ), 
    .DI0(\config_1.timer_17__N_120[12] ), .D1(\config_1.timer_31__N_78[14] ), 
    .C1(\config_1.n63 ), .B1(n6138), .A1(\config_1.n514[17] ), 
    .D0(\config_1.timer_31__N_78[12] ), .C0(n6138), .B0(\config_1.n63 ), 
    .A0(\config_1.n514[17] ), .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q0(\config_1.timer[12] ), .Q1(\config_1.timer[14] ), 
    .F0(\config_1.timer_17__N_120[12] ), .F1(\config_1.timer_17__N_120[14] ));
  config_1_SLICE_60 \config_1.SLICE_60 ( .DI1(\config_1.timer_17__N_120[16] ), 
    .DI0(\config_1.timer_17__N_120[15] ), .D1(\config_1.timer_31__N_78[16] ), 
    .C1(\config_1.n63 ), .B1(n6138), .A1(\config_1.n514[17] ), 
    .D0(\config_1.n63 ), .C0(\config_1.timer_31__N_78[15] ), 
    .B0(\config_1.n514[17] ), .A0(n6138), .CE(\config_1.timer_0__N_165 ), 
    .CLK(test_clk_c), .Q0(\config_1.timer[15] ), .Q1(\config_1.timer[16] ), 
    .F0(\config_1.timer_17__N_120[15] ), .F1(\config_1.timer_17__N_120[16] ));
  rom1_SLICE_65 \rom1.SLICE_65 ( .DI1(\rom1.rom_dout_0__N_55 ), 
    .DI0(\rom1.rom_dout_1__N_53 ), .D1(\rom1.n2805 ), .C1(\rom1.n2885 ), 
    .B1(\rom1.n16_adj_414 ), .A1(\rom1.n17_adj_415 ), .D0(\rom1.n17_adj_422 ), 
    .C0(\rom1.n16_adj_421 ), .B0(\rom1.n2839 ), .A0(\rom1.n2802 ), 
    .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), .Q0(\rom_dout[1] ), 
    .Q1(\rom_dout[0] ), .F0(\rom1.rom_dout_1__N_53 ), 
    .F1(\rom1.rom_dout_0__N_55 ));
  rom1_SLICE_66 \rom1.SLICE_66 ( .DI0(\rom1.rom_dout_6__N_43 ), 
    .D0(\rom1.n9_adj_419 ), .C0(\rom1.n13_adj_418 ), .B0(\rom1.n11_adj_417 ), 
    .A0(\rom1.n4432 ), .LSR(\rom1.rom_dout_6__N_44 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[6] ), .F0(\rom1.rom_dout_6__N_43 ));
  rom1_SLICE_71 \rom1.SLICE_71 ( .DI0(\rom1.rom_dout_10__N_35 ), 
    .D0(\rom1.n16_adj_400 ), .C0(\rom1.n4427 ), .B0(\rom1.n20_adj_399 ), 
    .A0(\rom1.n2781 ), .LSR(\rom1.rom_dout_5__N_46 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[10] ), .F0(\rom1.rom_dout_10__N_35 ));
  rom1_SLICE_72 \rom1.SLICE_72 ( .DI1(\rom1.rom_dout_3__N_49 ), 
    .DI0(\rom1.rom_dout_4__N_47 ), .D1(\rom1.n2857 ), .C1(\rom1.n9_adj_380 ), 
    .B1(\rom1.n14_adj_379 ), .A1(\rom1.rom_dout_6__N_44 ), 
    .D0(\rom1.n24_adj_385 ), .C0(\rom1.n19_adj_386 ), .B0(\rom1.n20_adj_383 ), 
    .A0(\rom1.n11_adj_361 ), .LSR(\rom1.rom_dout_3__N_50 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[4] ), .Q1(\rom_dout[3] ), .F0(\rom1.rom_dout_4__N_47 ), 
    .F1(\rom1.rom_dout_3__N_49 ));
  rom1_SLICE_75 \rom1.SLICE_75 ( .DI0(\rom1.rom_dout_14__N_27 ), 
    .D0(\rom1.n10_adj_369 ), .C0(\rom1.n2833 ), .B0(\rom1.n14_adj_368 ), 
    .A0(\rom1.n4596 ), .LSR(\rom1.rom_dout_5__N_46 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[14] ), .F0(\rom1.rom_dout_14__N_27 ));
  rom1_SLICE_76 \rom1.SLICE_76 ( .DI0(\rom1.rom_dout_13__N_29 ), 
    .D0(\rom1.n2888 ), .C0(\rom1.n26 ), .B0(\rom1.n22 ), .A0(\rom1.n30 ), 
    .LSR(\rom1.rom_dout_13__N_30 ), .CLK(test_clk_c), .Q0(\rom_dout[13] ), 
    .F0(\rom1.rom_dout_13__N_29 ));
  rom1_SLICE_77 \rom1.SLICE_77 ( .DI1(\rom1.rom_dout_11__N_33 ), 
    .DI0(\rom1.rom_dout_12__N_31 ), .D1(\rom1.n14_adj_358 ), .C1(\rom1.n2814 ), 
    .B1(\rom1.n15_adj_359 ), .A1(\rom1.n4390 ), .D0(\rom1.n132 ), 
    .C0(\rom1.n16_adj_365 ), .B0(\rom1.n150 ), .A0(\rom1.n20_adj_364 ), 
    .LSR(\rom1.rom_dout_6__N_44 ), .CLK(test_clk_c), .Q0(\rom_dout[12] ), 
    .Q1(\rom_dout[11] ), .F0(\rom1.rom_dout_12__N_31 ), 
    .F1(\rom1.rom_dout_11__N_33 ));
  rom1_SLICE_79 \rom1.SLICE_79 ( .DI0(\rom1.rom_dout_7__N_41 ), 
    .D0(\rom1.n2787 ), .C0(\rom1.n16_adj_351 ), .B0(\rom1.n6_adj_350 ), 
    .A0(\rom1.n20 ), .LSR(\rom1.rom_dout_5__N_46 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[7] ), .F0(\rom1.rom_dout_7__N_41 ));
  SCCB1_SLICE_81 \SCCB1.SLICE_81 ( .DI1(\SCCB1.byte_counter_1__N_292 ), 
    .DI0(\SCCB1.byte_counter_0__N_294 ), .D1(\SCCB1.n6363 ), 
    .C1(\SCCB1.byte_counter[1] ), .B1(\SCCB1.FSM_state[3]_2 ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.byte_counter[0] ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_425[0] ), 
    .A0(\SCCB1.FSM_state[3]_2 ), .CE(\SCCB1.byte_counter_0__N_295 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_counter[0] ), 
    .Q1(\SCCB1.byte_counter[1] ), .F0(\SCCB1.byte_counter_0__N_294 ), 
    .F1(\SCCB1.byte_counter_1__N_292 ));
  SLICE_83 SLICE_83( .DI1(\SCCB_addr[1].sig_031.FeedThruLUT ), 
    .DI0(\SCCB_addr[0].sig_016.FeedThruLUT ), .D1(\SCCB_addr[1] ), 
    .C0(\SCCB_addr[0] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[0] ), .Q1(\SCCB1.latched_address[1] ), 
    .F0(\SCCB_addr[0].sig_016.FeedThruLUT ), 
    .F1(\SCCB_addr[1].sig_031.FeedThruLUT ));
  SLICE_84 SLICE_84( .DI1(\SCCB_data[1].sig_024.FeedThruLUT ), 
    .DI0(\SCCB_data[0].sig_017.FeedThruLUT ), .C1(\SCCB_data[1] ), 
    .C0(\SCCB_data[0] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[0] ), .Q1(\SCCB1.latched_data[1] ), 
    .F0(\SCCB_data[0].sig_017.FeedThruLUT ), 
    .F1(\SCCB_data[1].sig_024.FeedThruLUT ));
  SLICE_90 SLICE_90( .DI1(\SCCB_data[6].sig_019.FeedThruLUT ), 
    .DI0(\SCCB_data[7].sig_018.FeedThruLUT ), .C1(\SCCB_data[6] ), 
    .D0(\SCCB_data[7] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[7] ), .Q1(\SCCB1.latched_data[6] ), 
    .F0(\SCCB_data[7].sig_018.FeedThruLUT ), 
    .F1(\SCCB_data[6].sig_019.FeedThruLUT ));
  SLICE_92 SLICE_92( .DI1(\SCCB_data[4].sig_021.FeedThruLUT ), 
    .DI0(\SCCB_data[5].sig_020.FeedThruLUT ), .D1(\SCCB_data[4] ), 
    .D0(\SCCB_data[5] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[5] ), .Q1(\SCCB1.latched_data[4] ), 
    .F0(\SCCB_data[5].sig_020.FeedThruLUT ), 
    .F1(\SCCB_data[4].sig_021.FeedThruLUT ));
  SLICE_94 SLICE_94( .DI1(\SCCB_data[2].sig_023.FeedThruLUT ), 
    .DI0(\SCCB_data[3].sig_022.FeedThruLUT ), .D1(\SCCB_data[2] ), 
    .D0(\SCCB_data[3] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[3] ), .Q1(\SCCB1.latched_data[2] ), 
    .F0(\SCCB_data[3].sig_022.FeedThruLUT ), 
    .F1(\SCCB_data[2].sig_023.FeedThruLUT ));
  SLICE_97 SLICE_97( .DI1(\SCCB_addr[6].sig_026.FeedThruLUT ), 
    .DI0(\SCCB_addr[7].sig_025.FeedThruLUT ), .D1(\SCCB_addr[6] ), 
    .B0(\SCCB_addr[7] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[7] ), .Q1(\SCCB1.latched_address[6] ), 
    .F0(\SCCB_addr[7].sig_025.FeedThruLUT ), 
    .F1(\SCCB_addr[6].sig_026.FeedThruLUT ));
  SLICE_99 SLICE_99( .DI1(\SCCB_addr[4].sig_028.FeedThruLUT ), 
    .DI0(\SCCB_addr[5].sig_027.FeedThruLUT ), .D1(\SCCB_addr[4] ), 
    .D0(\SCCB_addr[5] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[5] ), .Q1(\SCCB1.latched_address[4] ), 
    .F0(\SCCB_addr[5].sig_027.FeedThruLUT ), 
    .F1(\SCCB_addr[4].sig_028.FeedThruLUT ));
  SLICE_101 SLICE_101( .DI1(\SCCB_addr[2].sig_030.FeedThruLUT ), 
    .DI0(\SCCB_addr[3].sig_029.FeedThruLUT ), .D1(\SCCB_addr[2] ), 
    .C0(\SCCB_addr[3] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[3] ), .Q1(\SCCB1.latched_address[2] ), 
    .F0(\SCCB_addr[3].sig_029.FeedThruLUT ), 
    .F1(\SCCB_addr[2].sig_030.FeedThruLUT ));
  SCCB1_SLICE_105 \SCCB1.SLICE_105 ( .DI1(\SCCB1.tx_byte_5__N_300 ), 
    .DI0(\SCCB1.tx_byte_6__N_298 ), .D1(\SCCB1.tx_byte_0__N_310[5] ), 
    .C1(\SCCB1.tx_byte[4] ), .B1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.tx_byte_0__N_310[6] ), .C0(\SCCB1.tx_byte[5] ), 
    .A0(\FSM_state_adj_425[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[6] ), .Q1(\SCCB1.tx_byte[5] ), 
    .F0(\SCCB1.tx_byte_6__N_298 ), .F1(\SCCB1.tx_byte_5__N_300 ));
  SCCB1_SLICE_107 \SCCB1.SLICE_107 ( .DI1(\SCCB1.tx_byte_3__N_304 ), 
    .DI0(\SCCB1.tx_byte_4__N_302 ), .D1(\SCCB1.tx_byte_0__N_310[3] ), 
    .C1(\SCCB1.tx_byte[2] ), .B1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.tx_byte_0__N_310[4] ), .C0(\SCCB1.tx_byte[3] ), 
    .A0(\FSM_state_adj_425[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[4] ), .Q1(\SCCB1.tx_byte[3] ), 
    .F0(\SCCB1.tx_byte_4__N_302 ), .F1(\SCCB1.tx_byte_3__N_304 ));
  SCCB1_SLICE_109 \SCCB1.SLICE_109 ( .DI1(\SCCB1.tx_byte_1__N_308 ), 
    .DI0(\SCCB1.tx_byte_2__N_306 ), .D1(\SCCB1.tx_byte[0] ), 
    .C1(\SCCB1.tx_byte_0__N_310[1] ), .B1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.tx_byte[1] ), .C0(\SCCB1.tx_byte_0__N_310[2] ), 
    .A0(\FSM_state_adj_425[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[2] ), .Q1(\SCCB1.tx_byte[1] ), 
    .F0(\SCCB1.tx_byte_2__N_306 ), .F1(\SCCB1.tx_byte_1__N_308 ));
  SCCB1_SLICE_115 \SCCB1.SLICE_115 ( .DI1(\SCCB1.timer_6__N_258[0] ), 
    .DI0(\SCCB1.timer_6__N_258[1] ), .D1(\SCCB1.timer_31__N_183[0] ), 
    .C1(\SCCB1.n86 ), .B1(\SCCB1.n4089 ), .A1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.n2934 ), .C0(\SCCB1.n14 ), .B0(\SCCB1.FSM_state[3]_2 ), 
    .A0(\FSM_state_adj_425[0] ), .CE(\SCCB1.timer_0__N_275 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.timer[1] ), .Q1(\SCCB1.timer[0] ), 
    .F0(\SCCB1.timer_6__N_258[1] ), .F1(\SCCB1.timer_6__N_258[0] ));
  SCCB1_SLICE_118 \SCCB1.SLICE_118 ( .DI1(\SCCB1.timer_5__N_260 ), 
    .DI0(\SCCB1.timer_4__N_263 ), .D1(\SCCB1.timer_31__N_183[5] ), 
    .C1(\SCCB1.n63 ), .D0(\SCCB1.timer_31__N_183[4] ), .B0(\SCCB1.n63 ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_2__N_271 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.timer[4] ), .Q1(\SCCB1.timer[5] ), 
    .F0(\SCCB1.timer_4__N_263 ), .F1(\SCCB1.timer_5__N_260 ));
  SCCB1_SLICE_120 \SCCB1.SLICE_120 ( .DI1(\SCCB1.timer_8__N_252 ), 
    .DI0(\SCCB1.timer_7__N_255 ), .D1(\SCCB1.timer_31__N_183[8] ), 
    .C1(\SCCB1.n63 ), .B1(\SCCB1.n10 ), .A1(\FSM_state_adj_425[2] ), 
    .D0(\FSM_state_adj_425[2] ), .C0(\SCCB1.n10 ), .B0(\SCCB1.n63 ), 
    .A0(\SCCB1.timer_31__N_183[7] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_3__N_268 ), .CLK(test_clk_c), .Q0(\SCCB1.timer[7] ), 
    .Q1(\SCCB1.timer[8] ), .F0(\SCCB1.timer_7__N_255 ), 
    .F1(\SCCB1.timer_8__N_252 ));
  SCCB1_SLICE_122 \SCCB1.SLICE_122 ( 
    .DI1(\SCCB1.timer_31__N_183[16].sig_038.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_183[15].sig_037.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_183[16] ), .D0(\SCCB1.timer_31__N_183[15] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_9__N_251 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.timer[15] ), .Q1(\SCCB1.timer[16] ), 
    .F0(\SCCB1.timer_31__N_183[15].sig_037.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_183[16].sig_038.FeedThruLUT ));
  SCCB1_SLICE_125 \SCCB1.SLICE_125 ( 
    .DI1(\SCCB1.timer_31__N_183[19].sig_039.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_183[18].sig_033.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_183[19] ), .D0(\SCCB1.timer_31__N_183[18] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_18__N_224 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.timer[18] ), .Q1(\SCCB1.timer[19] ), 
    .F0(\SCCB1.timer_31__N_183[18].sig_033.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_183[19].sig_039.FeedThruLUT ));
  SCCB1_SLICE_127 \SCCB1.SLICE_127 ( 
    .DI1(\SCCB1.timer_31__N_183[21].sig_041.FeedThruLUT ), 
    .DI0(\SCCB1.timer_31__N_183[20].sig_040.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_183[21] ), .D0(\SCCB1.timer_31__N_183[20] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_18__N_224 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.timer[20] ), .Q1(\SCCB1.timer[21] ), 
    .F0(\SCCB1.timer_31__N_183[20].sig_040.FeedThruLUT ), 
    .F1(\SCCB1.timer_31__N_183[21].sig_041.FeedThruLUT ));
  SCCB1_SLICE_132 \SCCB1.SLICE_132 ( .DI1(\SCCB1.byte_index_3__N_313[2] ), 
    .DI0(\SCCB1.byte_index_3__N_313[1] ), .D1(\SCCB1.byte_index[2] ), 
    .C1(\SCCB1.byte_index[1] ), .B1(\byte_index[0] ), 
    .D0(\SCCB1.byte_index[1] ), .C0(\byte_index[0] ), 
    .CE(\SCCB1.byte_index_1__N_320 ), .LSR(\SCCB1.byte_index_1__N_321 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_index[1] ), .Q1(\SCCB1.byte_index[2] ), 
    .F0(\SCCB1.byte_index_3__N_313[1] ), .F1(\SCCB1.byte_index_3__N_313[2] ));
  SCCB1_SLICE_135 \SCCB1.SLICE_135 ( .DI0(\SCCB1.byte_index_3__N_313[3] ), 
    .D0(\SCCB1.byte_index[3] ), .C0(\SCCB1.byte_index[2] ), 
    .B0(\SCCB1.byte_index[1] ), .A0(\byte_index[0] ), 
    .CE(\SCCB1.byte_index_1__N_320 ), .LSR(\SCCB1.byte_index_1__N_321 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_index[3] ), 
    .F0(\SCCB1.byte_index_3__N_313[3] ));
  SCCB1_SLICE_136 \SCCB1.SLICE_136 ( 
    .DI0(\SCCB1.FSM_state[1]_2.sig_034.FeedThruLUT ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .CE(\SCCB1.SCCB_SIOC_oe_N_330 ), 
    .LSR(\SCCB1.SCCB_SIOC_oe_N_331 ), .CLK(test_clk_c), .Q0(SCCB_SIOC_oe), 
    .F0(\SCCB1.FSM_state[1]_2.sig_034.FeedThruLUT ));
  SCCB1_SLICE_137 \SCCB1.SLICE_137 ( .DI0(\SCCB1.tx_byte_0__N_310[0] ), 
    .D0(\SCCB1.byte_counter[1] ), .C0(\SCCB1.latched_address[0] ), 
    .B0(\SCCB1.latched_data[0] ), .A0(\SCCB1.byte_counter[0] ), 
    .CE(\SCCB1.tx_byte_0__N_311 ), .LSR(\SCCB1.tx_byte_0__N_312 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[0] ), 
    .F0(\SCCB1.tx_byte_0__N_310[0] ));
  reader_pixel_half_SLICE_140 \reader.pixel_half.SLICE_140 ( 
    .DI0(\reader.pixel_half.sig_035.FeedThruLUT ), .D0(\reader.pixel_half ), 
    .CE(\reader.FSM_state[0] ), .LSR(\reader.pixel_valid_c_N_326 ), 
    .CLK(test_clk_c), .Q0(pixel_valid_c), 
    .F0(\reader.pixel_half.sig_035.FeedThruLUT ));
  reader_SLICE_141 \reader.SLICE_141 ( .DI0(\reader.pixel_half_N_334 ), 
    .D0(href_in_c), .C0(\reader.pixel_half ), .LSR(\reader.pixel_half_N_335 ), 
    .CLK(test_clk_c), .Q0(\reader.pixel_half ), .F0(\reader.pixel_half_N_334 ));
  rom1_SLICE_143 \rom1.SLICE_143 ( .D1(\rom1.n4324 ), .C1(\rom1.n11_adj_363 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n11_adj_389 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n11_adj_363 ), .F1(\rom1.n183 ));
  rom1_SLICE_144 \rom1.SLICE_144 ( .D1(\rom1.n2854 ), .C1(\rom1.n2796 ), 
    .B1(\rom1.n162 ), .A1(\rom1.n183 ), .D0(\rom1.n4324 ), 
    .C0(\rom1.n11_adj_363 ), .B0(\rom1.n183 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n11_adj_361 ), .F1(\rom1.n14_adj_368 ));
  rom1_SLICE_145 \rom1.SLICE_145 ( .D1(\rom1.n4356 ), .C1(\rom1.n231 ), 
    .B1(\rom1.n14_adj_341 ), .A1(\rom1.n11_adj_363 ), .D0(\rom1.n11_adj_389 ), 
    .C0(\rom1.n4356 ), .B0(\rom1.n11_adj_363 ), .A0(\rom1.n14_adj_341 ), 
    .F0(\rom1.n231 ), .F1(\rom1.n6 ));
  rom1_SLICE_147 \rom1.SLICE_147 ( .D1(\rom1.n4572 ), .C1(\rom1.n11_adj_356 ), 
    .B1(\rom1.n11_adj_355 ), .A1(\rom1.n14_adj_341 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_356 ), .F1(\rom1.n4376 ));
  rom1_SLICE_148 \rom1.SLICE_148 ( .D1(\rom1.n4572 ), .C1(\rom1.n14_adj_341 ), 
    .B1(\rom1.n11_adj_355 ), .D0(\rom1.n14_adj_341 ), .C0(\rom1.n4376 ), 
    .B0(\rom1.n4572 ), .A0(\rom1.n11_adj_355 ), .F0(\rom1.n4427 ), 
    .F1(\rom1.n4374 ));
  rom1_SLICE_149 \rom1.SLICE_149 ( .D1(\rom1.n11_adj_370 ), .C1(\rom1.n4590 ), 
    .B1(\rom1.n14_adj_343 ), .A1(\rom1.n11_adj_345 ), .D0(\rom1.n9_adj_348 ), 
    .C0(\rom1.n4588 ), .B0(\rom1.n10_adj_346 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n4590 ), .F1(\rom1.n4394 ));
  rom1_SLICE_150 \rom1.SLICE_150 ( .D1(\rom_addr[1] ), .C1(\rom1.n10_adj_346 ), 
    .B1(\rom1.n14_adj_343 ), .A1(\rom1.n4590 ), .D0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .F0(\rom1.n10_adj_346 ), .F1(\rom1.n5939 ));
  rom1_SLICE_151 \rom1.SLICE_151 ( .DI1(\rom1.rom_dout_5__N_45 ), 
    .D1(\rom1.n2784 ), .C1(\rom1.n19 ), .B1(\rom1.n10_adj_412 ), 
    .D0(\rom1.n4554 ), .C0(\rom1.n4_adj_410 ), .B0(\rom1.n11_adj_387 ), 
    .A0(\rom1.n14_adj_353 ), .LSR(\rom1.rom_dout_5__N_46 ), .CLK(test_clk_c), 
    .Q1(\rom_dout[5] ), .F0(\rom1.n19 ), .F1(\rom1.rom_dout_5__N_45 ));
  rom1_SLICE_152 \rom1.SLICE_152 ( .D1(\rom1.n14_adj_353 ), 
    .C1(\rom1.n4_adj_410 ), .B1(\rom1.n4286 ), .A1(\rom1.n15_adj_354 ), 
    .D0(\rom1.n11_adj_387 ), .C0(\rom1.n11_adj_355 ), .B0(\rom1.n11_adj_391 ), 
    .A0(\rom1.n4554 ), .F0(\rom1.n4_adj_410 ), .F1(\rom1.n19_adj_386 ));
  rom1_SLICE_153 \rom1.SLICE_153 ( .D0(\rom1.n4296 ), .C0(\rom1.n192 ), 
    .B0(\rom1.rom_dout_3__N_50 ), .A0(\rom1.n15_adj_352 ), .F0(\rom1.n2845 ));
  rom1_SLICE_154 \rom1.SLICE_154 ( .D1(\rom1.n4360 ), .C1(\rom1.n15_adj_349 ), 
    .B1(\rom1.n11_adj_345 ), .A1(\rom1.n14_adj_341 ), .D0(\rom1.n15_adj_352 ), 
    .C0(\rom1.n4296 ), .B0(\rom1.n14_adj_339 ), .A0(\rom1.n11_adj_345 ), 
    .F0(\rom1.rom_dout_3__N_50 ), .F1(\rom1.n237 ));
  rom1_SLICE_155 \rom1.SLICE_155 ( .D1(\rom1.n9_adj_348 ), 
    .C1(\rom1.n11_adj_389 ), .B1(\rom_addr[3] ), .A1(\rom_addr[2] ), 
    .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), 
    .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_389 ), .F1(\rom1.n4544 ));
  rom1_SLICE_157 \rom1.SLICE_157 ( .D1(\rom1.n4352 ), .C1(\rom1.n11_adj_373 ), 
    .B1(\rom1.n14_adj_341 ), .A1(\rom1.n11_adj_366 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_373 ), .F1(\rom1.n4356 ));
  rom1_SLICE_158 \rom1.SLICE_158 ( .D1(\rom1.n11_adj_389 ), 
    .C1(\rom1.n14_adj_390 ), .B1(\rom1.n10_adj_371 ), .A1(\rom1.n14_adj_353 ), 
    .D0(\rom1.n11_adj_373 ), .C0(\rom_addr[3] ), .B0(\rom1.n9 ), 
    .A0(\rom_addr[2] ), .F0(\rom1.n14_adj_390 ), .F1(\rom1.n32 ));
  SCCB1_SLICE_159 \SCCB1.SLICE_159 ( .D1(\SCCB1.n3 ), 
    .C1(\SCCB1.FSM_state_2__N_170 ), .B1(\FSM_state_adj_425[0] ), 
    .A1(\SCCB1.FSM_state[3]_2 ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\FSM_state_adj_425[2] ), .B0(\SCCB1.FSM_state[3]_2 ), 
    .A0(\FSM_state_adj_425[0] ), .F0(\SCCB1.FSM_state_2__N_170 ), 
    .F1(\SCCB1.timer_2__N_270 ));
  rom1_SLICE_161 \rom1.SLICE_161 ( .D1(\rom1.n4338 ), .C1(\rom1.n11 ), 
    .A1(\rom1.n14 ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n11 ), .F1(\rom1.n201 ));
  rom1_SLICE_162 \rom1.SLICE_162 ( .D1(\rom1.n11_adj_338 ), .C1(\rom1.n15 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n4334 ), .D0(\rom1.n9 ), .C0(\rom1.n14 ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[3] ), .F0(\rom1.n15 ), .F1(\rom1.n4338 ));
  rom1_SLICE_163 \rom1.SLICE_163 ( .D1(\rom1.n11_adj_391 ), .C1(\rom1.n4340 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n11_adj_387 ), .D0(\rom1.n11 ), 
    .C0(\rom1.n4338 ), .A0(\rom1.n14 ), .F0(\rom1.n4340 ), .F1(\rom1.n4344 ));
  rom1_SLICE_164 \rom1.SLICE_164 ( .D1(\rom1.n4340 ), .C1(\rom1.n11_adj_391 ), 
    .B1(\rom1.n11_adj_387 ), .A1(\rom1.n14 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n11_adj_391 ), .F1(\rom1.n207 ));
  rom1_SLICE_165 \rom1.SLICE_165 ( .D1(\rom1.n4338 ), .C1(\rom1.n198 ), 
    .B1(\rom1.n11 ), .A1(\rom1.n14 ), .D0(\rom1.n11_adj_338 ), 
    .C0(\rom1.n4334 ), .B0(\rom1.n14 ), .A0(\rom1.n15 ), .F0(\rom1.n198 ), 
    .F1(\rom1.n2 ));
  rom1_SLICE_167 \rom1.SLICE_167 ( .D1(\rom1.n14_adj_343 ), .C1(\rom1.n4594 ), 
    .B1(\rom1.n10 ), .A1(\rom1.n9 ), .D0(\rom1.n11_adj_370 ), 
    .C0(\rom1.n4590 ), .B0(\rom1.n11_adj_345 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n4594 ), .F1(\rom1.n4596 ));
  rom1_SLICE_169 \rom1.SLICE_169 ( .D1(\rom1.n192 ), .C1(\rom1.n189 ), 
    .B1(\rom1.n183 ), .A1(\rom1.n186 ), .D0(\rom1.n15_adj_344 ), 
    .C0(\rom1.n4328 ), .B0(\rom1.n11_adj_345 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n189 ), .F1(\rom1.n2888 ));
  rom1_SLICE_170 \rom1.SLICE_170 ( .D1(\rom_addr[3] ), .C1(\rom1.n9_adj_348 ), 
    .B1(\rom_addr[2] ), .A1(\rom1.n14 ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[0] ), .F0(\rom1.n9_adj_348 ), .F1(\rom1.n15_adj_344 ));
  rom1_SLICE_171 \rom1.SLICE_171 ( .D1(\rom1.n10_adj_346 ), .C1(\rom1.n4332 ), 
    .B1(\rom1.n4602 ), .A1(\rom1.n14 ), .D0(\rom1.n14 ), 
    .C0(\rom1.n15_adj_344 ), .B0(\rom1.n4328 ), .A0(\rom1.n11_adj_345 ), 
    .F0(\rom1.n4332 ), .F1(\rom1.n4334 ));
  rom1_SLICE_172 \rom1.SLICE_172 ( .D1(\rom1.n10_adj_346 ), .C1(\rom1.n4602 ), 
    .B1(\rom1.n4332 ), .A1(\rom1.n14 ), .D0(\rom_addr[0] ), .B0(\rom_addr[1] ), 
    .F0(\rom1.n4602 ), .F1(\rom1.n192 ));
  rom1_SLICE_173 \rom1.SLICE_173 ( .D1(\rom1.n11_adj_389 ), .C1(\rom1.n4584 ), 
    .B1(\rom1.n11_adj_363 ), .A1(\rom1.n14_adj_343 ), .D0(\rom1.n4588 ), 
    .C0(\rom1.n9_adj_348 ), .B0(\rom1.n14_adj_343 ), .A0(\rom1.n10_adj_346 ), 
    .F0(\rom1.n4390 ), .F1(\rom1.n4388 ));
  rom1_SLICE_174 \rom1.SLICE_174 ( .D1(\rom1.n11_adj_389 ), .C1(\rom1.n4584 ), 
    .B1(\rom1.n14_adj_343 ), .A1(\rom1.n11_adj_363 ), .D0(\rom1.n14_adj_343 ), 
    .C0(\rom1.n4582 ), .A0(\rom1.n11_adj_366 ), .F0(\rom1.n4584 ), 
    .F1(\rom1.n4588 ));
  rom1_SLICE_175 \rom1.SLICE_175 ( .D1(\rom1.n4440 ), .C1(\rom1.n14_adj_353 ), 
    .A1(\rom1.n4562 ), .D0(\rom_addr[7] ), .C0(\rom_addr[6] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[4] ), .F0(\rom1.n14_adj_353 ), 
    .F1(\rom1.n4286 ));
  rom1_SLICE_177 \rom1.SLICE_177 ( .D1(\rom1.n11_adj_363 ), 
    .C1(\rom1.rom_dout_0__N_56 ), .A1(\rom1.n14_adj_353 ), 
    .D0(\rom1.n11_adj_356 ), .C0(\rom1.n4558 ), .B0(\rom1.n14_adj_353 ), 
    .A0(\rom1.n11_adj_355 ), .F0(\rom1.rom_dout_0__N_56 ), .F1(\rom1.n2897 ));
  rom1_SLICE_179 \rom1.SLICE_179 ( .D1(\rom1.n4388 ), .C1(\rom1.n4432 ), 
    .B1(\rom1.n219 ), .A1(\rom1.n4594 ), .D0(\rom1.n4584 ), .C0(\rom1.n4378 ), 
    .B0(\rom1.n11_adj_363 ), .A0(\rom1.n14_adj_343 ), .F0(\rom1.n4432 ), 
    .F1(\rom1.n8_adj_405 ));
  rom1_SLICE_181 \rom1.SLICE_181 ( .D1(\rom1.n4582 ), .C1(\rom1.n11_adj_366 ), 
    .B1(\rom1.n14_adj_343 ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_366 ), 
    .F1(\rom1.n4384 ));
  rom1_SLICE_182 \rom1.SLICE_182 ( .D1(\rom1.n11_adj_373 ), .C1(\rom1.n4578 ), 
    .B1(\rom1.n14_adj_343 ), .A1(\rom1.n15_adj_372 ), .D0(\rom1.n4440 ), 
    .C0(\rom1.n4576 ), .A0(\rom1.n14_adj_341 ), .F0(\rom1.n4578 ), 
    .F1(\rom1.n4582 ));
  rom1_SLICE_183 \rom1.SLICE_183 ( .D1(\rom1.n4372 ), .C1(\rom1.n147 ), 
    .B1(\rom1.n150 ), .A1(\rom1.rom_dout_5__N_46 ), .D0(\rom1.n4300 ), 
    .C0(\rom1.n11_adj_370 ), .B0(\rom1.n15_adj_340 ), .A0(\rom1.n14_adj_339 ), 
    .F0(\rom1.n147 ), .F1(\rom1.n8 ));
  rom1_SLICE_184 \rom1.SLICE_184 ( .D1(\rom1.n4300 ), .C1(\rom1.n15_adj_340 ), 
    .B1(\rom1.n14_adj_339 ), .A1(\rom1.n11_adj_370 ), .D0(\rom1.n9 ), 
    .C0(\rom1.n14_adj_339 ), .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n15_adj_340 ), .F1(\rom1.n4304 ));
  rom1_SLICE_185 \rom1.SLICE_185 ( .D1(\rom1.n18_adj_367 ), .C1(\rom1.n4382 ), 
    .B1(\rom1.n2833 ), .A1(\rom1.n24 ), .D0(\rom1.n11_adj_373 ), 
    .C0(\rom1.n15_adj_372 ), .B0(\rom1.n4578 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n4382 ), .F1(\rom1.n26 ));
  rom1_SLICE_186 \rom1.SLICE_186 ( .D1(\rom1.n4576 ), .C1(\rom1.n15_adj_372 ), 
    .B1(\rom1.n4440 ), .A1(\rom1.n14_adj_341 ), .D0(\rom1.n14_adj_343 ), 
    .C0(\rom1.n9 ), .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n15_adj_372 ), .F1(\rom1.rom_dout_6__N_44 ));
  rom1_SLICE_187 \rom1.SLICE_187 ( .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n14_adj_382 ), .B0(\rom1.n14_adj_353 ), .A0(\rom1.n5315 ), 
    .F0(\rom1.n20_adj_383 ));
  rom1_SLICE_188 \rom1.SLICE_188 ( .D1(\rom1.n2842 ), .C1(\rom1.n5315 ), 
    .B1(\rom1.n2872 ), .A1(\rom1.n96 ), .D0(\rom1.n14_adj_353 ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n5315 ), .F1(\rom1.n18 ));
  rom1_SLICE_189 \rom1.SLICE_189 ( .D1(\rom1.n4576 ), .C1(\rom1.n4440 ), 
    .B1(\rom1.n14_adj_341 ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n4440 ), 
    .F1(\rom1.n4378 ));
  rom1_SLICE_190 \rom1.SLICE_190 ( .D1(\rom1.n11_adj_356 ), .C1(\rom1.n4572 ), 
    .B1(\rom1.n14_adj_341 ), .A1(\rom1.n11_adj_355 ), .D0(\rom1.n11_adj_391 ), 
    .C0(\rom1.n4568 ), .B0(\rom1.n11_adj_387 ), .A0(\rom1.n14_adj_341 ), 
    .F0(\rom1.n4572 ), .F1(\rom1.n4576 ));
  rom1_SLICE_193 \rom1.SLICE_193 ( .D1(\rom1.n4296 ), .C1(\rom1.n4372 ), 
    .B1(\rom1.n15_adj_352 ), .D0(\rom1.n11_adj_391 ), .C0(\rom1.n4568 ), 
    .B0(\rom1.n11_adj_387 ), .A0(\rom1.n14_adj_341 ), .F0(\rom1.n4372 ), 
    .F1(\rom1.n2894 ));
  rom1_SLICE_194 \rom1.SLICE_194 ( .D1(\rom1.n14_adj_341 ), .C1(\rom1.n4566 ), 
    .B1(\rom1.n11 ), .D0(\rom1.n4505 ), .C0(\rom1.n15_adj_342 ), 
    .B0(\rom1.n11_adj_338 ), .A0(\rom1.n14_adj_341 ), .F0(\rom1.n4566 ), 
    .F1(\rom1.n4568 ));
  rom1_SLICE_195 \rom1.SLICE_195 ( .D1(\rom1.n10 ), .C1(\rom1.n4505 ), 
    .B1(\rom1.n9 ), .A1(\rom1.n14_adj_341 ), .D0(\rom1.n14_adj_341 ), 
    .C0(\rom1.n4362 ), .B0(\rom1.n11_adj_345 ), .A0(\rom1.n11_adj_370 ), 
    .F0(\rom1.n4505 ), .F1(\rom1.n4530 ));
  rom1_SLICE_197 \rom1.SLICE_197 ( .D1(\rom1.n6159 ), .C1(\rom1.n4354 ), 
    .B1(\rom1.n4576 ), .A1(\rom1.n4440 ), .D0(\rom1.n11_adj_373 ), 
    .C0(\rom1.n4352 ), .B0(\rom1.n14_adj_341 ), .F0(\rom1.n4354 ), 
    .F1(\rom1.n13 ));
  rom1_SLICE_198 \rom1.SLICE_198 ( .D1(\rom1.n4408 ), .C1(\rom1.n2826 ), 
    .A1(\rom1.n4596 ), .D0(\rom1.n15_adj_372 ), .C0(\rom1.n13 ), 
    .B0(\rom1.n14_adj_341 ), .A0(\rom1.n4576 ), .F0(\rom1.n2826 ), 
    .F1(\rom1.n16_adj_400 ));
  rom1_SLICE_199 \rom1.SLICE_199 ( .D1(\rom1.n4354 ), .C1(\rom1.n222 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_341 ), .D0(\rom1.n4352 ), 
    .C0(\rom1.n11_adj_373 ), .B0(\rom1.n14_adj_341 ), .F0(\rom1.n222 ), 
    .F1(\rom1.n6_adj_350 ));
  rom1_SLICE_202 \rom1.SLICE_202 ( .D1(\rom1.n4290 ), .C1(\rom1.n11_adj_366 ), 
    .B1(\rom1.n14_adj_339 ), .A1(\rom1.n11_adj_363 ), .D0(\rom1.n11_adj_363 ), 
    .C0(\rom1.n14_adj_341 ), .B0(\rom1.n11_adj_366 ), .A0(\rom1.n4354 ), 
    .F0(\rom1.n228 ), .F1(\rom1.n4294 ));
  rom1_SLICE_204 \rom1.SLICE_204 ( .D1(\rom1.n14_adj_341 ), .C1(\rom1.n9 ), 
    .B1(\rom_addr[2] ), .A1(\rom_addr[3] ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[0] ), .F0(\rom1.n9 ), .F1(\rom1.n15_adj_342 ));
  rom1_SLICE_206 \rom1.SLICE_206 ( .D1(\rom1.n4344 ), .C1(\rom1.n11_adj_355 ), 
    .B1(\rom1.rom_dout_5__N_46 ), .A1(\rom1.n14 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_355 ), .F1(\rom1.n7_adj_420 ));
  rom1_SLICE_207 \rom1.SLICE_207 ( .D1(\rom1.n14 ), .C1(\rom1.n4348 ), 
    .B1(\rom1.n15_adj_377 ), .A1(\rom1.n4440 ), .D0(\rom1.n11_adj_356 ), 
    .C0(\rom1.n4344 ), .B0(\rom1.n11_adj_355 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n4348 ), .F1(\rom1.n219 ));
  rom1_SLICE_208 \rom1.SLICE_208 ( .D1(\rom1.n14 ), .C1(\rom1.n15_adj_377 ), 
    .B1(\rom1.n4348 ), .A1(\rom1.n4440 ), .D0(\rom1.n14_adj_341 ), 
    .C0(\rom1.n9 ), .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n15_adj_377 ), .F1(\rom1.n4352 ));
  rom1_SLICE_209 \rom1.SLICE_209 ( .D1(\rom1.n11_adj_366 ), .C1(\rom1.n4290 ), 
    .B1(\rom1.n11_adj_363 ), .A1(\rom1.n14_adj_339 ), .D0(\rom1.n11_adj_373 ), 
    .C0(\rom1.n4286 ), .B0(\rom1.n14_adj_339 ), .A0(\rom1.n15_adj_354 ), 
    .F0(\rom1.n4290 ), .F1(\rom1.n132 ));
  rom1_SLICE_211 \rom1.SLICE_211 ( .D1(\rom1.n11_adj_389 ), .C1(\rom1.n126 ), 
    .B1(\rom1.n14_adj_339 ), .A1(\rom1.n4294 ), .D0(\rom1.n15_adj_354 ), 
    .C0(\rom1.n11_adj_373 ), .B0(\rom1.n4286 ), .A0(\rom1.n14_adj_339 ), 
    .F0(\rom1.n126 ), .F1(\rom1.n30 ));
  rom1_SLICE_212 \rom1.SLICE_212 ( .D1(\rom1.n120 ), .C1(\rom1.n15_adj_354 ), 
    .A1(\rom1.n4286 ), .D0(\rom1.n9 ), .C0(\rom1.n14_adj_339 ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), .F0(\rom1.n15_adj_354 ), 
    .F1(\rom1.n23 ));
  rom1_SLICE_213 \rom1.SLICE_213 ( .D1(\rom1.n14_adj_339 ), .C1(\rom1.n4292 ), 
    .B1(\rom1.n11_adj_389 ), .A1(\rom1.n11_adj_363 ), .D0(\rom1.n4290 ), 
    .C0(\rom1.n11_adj_366 ), .B0(\rom1.n14_adj_339 ), .F0(\rom1.n4292 ), 
    .F1(\rom1.n4296 ));
  rom1_SLICE_215 \rom1.SLICE_215 ( .D1(\rom1.n11_adj_363 ), .C1(\rom1.n4324 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n11_adj_389 ), .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n4322 ), .A0(\rom1.n14 ), .F0(\rom1.n4324 ), .F1(\rom1.n4328 ));
  rom1_SLICE_217 \rom1.SLICE_217 ( .D1(\rom1.n156 ), .C1(\rom1.n177 ), 
    .B1(\rom1.n198 ), .A1(\rom1.n201 ), .D0(\rom1.n4322 ), 
    .C0(\rom1.n11_adj_366 ), .A0(\rom1.n14 ), .F0(\rom1.n177 ), 
    .F1(\rom1.n16_adj_384 ));
  rom1_SLICE_218 \rom1.SLICE_218 ( .D1(\rom1.n4318 ), .C1(\rom1.n15_adj_413 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n11_adj_373 ), .D0(\rom1.n9 ), .C0(\rom1.n14 ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[3] ), .F0(\rom1.n15_adj_413 ), 
    .F1(\rom1.n4322 ));
  rom1_SLICE_219 \rom1.SLICE_219 ( .D1(\rom1.n11_adj_387 ), .C1(\rom1.n4306 ), 
    .B1(\rom1.n14_adj_339 ), .A1(\rom1.n11 ), .D0(\rom1.n11_adj_338 ), 
    .C0(\rom1.n4304 ), .A0(\rom1.n14_adj_339 ), .F0(\rom1.n4306 ), 
    .F1(\rom1.n4310 ));
  rom1_SLICE_221 \rom1.SLICE_221 ( .D1(\rom1.n11_adj_373 ), .C1(\rom1.n4318 ), 
    .B1(\rom1.n15_adj_413 ), .A1(\rom1.n14 ), .D0(\rom1.n4314 ), 
    .C0(\rom1.n11_adj_356 ), .B0(\rom1.n4440 ), .A0(\rom1.n14_adj_339 ), 
    .F0(\rom1.n4318 ), .F1(\rom1.n174 ));
  rom1_SLICE_223 \rom1.SLICE_223 ( .D1(\rom1.n11_adj_356 ), .C1(\rom1.n4314 ), 
    .B1(\rom1.n14_adj_339 ), .D0(\rom1.n11_adj_391 ), .C0(\rom1.n4310 ), 
    .B0(\rom1.n11_adj_355 ), .A0(\rom1.n14_adj_339 ), .F0(\rom1.n4314 ), 
    .F1(\rom1.n165 ));
  rom1_SLICE_225 \rom1.SLICE_225 ( .D1(\rom1.n4318 ), .C1(\rom1.n168 ), 
    .B1(\rom1.n4408 ), .A1(\rom1.n15_adj_413 ), .D0(\rom1.n4314 ), 
    .C0(\rom1.n11_adj_356 ), .B0(\rom1.n4440 ), .A0(\rom1.n14_adj_339 ), 
    .F0(\rom1.n168 ), .F1(\rom1.n2869 ));
  rom1_SLICE_226 \rom1.SLICE_226 ( .D1(\rom1.n11_adj_373 ), .C1(\rom1.n4288 ), 
    .B1(\rom1.n168 ), .A1(\rom1.n14_adj_339 ), .D0(\rom1.n15_adj_354 ), 
    .C0(\rom1.n4562 ), .B0(\rom1.n14_adj_353 ), .A0(\rom1.n4440 ), 
    .F0(\rom1.n4288 ), .F1(\rom1.n2882 ));
  rom1_SLICE_227 \rom1.SLICE_227 ( .D1(\rom1.n14_adj_341 ), .C1(\rom1.n4360 ), 
    .B1(\rom1.n11_adj_345 ), .A1(\rom1.n15_adj_349 ), .D0(\rom1.n11_adj_389 ), 
    .C0(\rom1.n4356 ), .B0(\rom1.n11_adj_363 ), .A0(\rom1.n14_adj_341 ), 
    .F0(\rom1.n4360 ), .F1(\rom1.n9_adj_419 ));
  rom1_SLICE_230 \rom1.SLICE_230 ( .D1(\rom1.n4360 ), .C1(\rom1.n15_adj_349 ), 
    .D0(\rom1.n14_adj_341 ), .C0(\rom1.n9_adj_348 ), .B0(\rom_addr[3] ), 
    .A0(\rom_addr[2] ), .F0(\rom1.n15_adj_349 ), .F1(\rom1.n4362 ));
  rom1_SLICE_231 \rom1.SLICE_231 ( .D1(\rom1.n14_adj_341 ), 
    .C1(\rom1.n11_adj_338 ), .D0(\rom1.n4304 ), .C0(\rom1.n14_adj_339 ), 
    .B0(\rom1.n11_adj_338 ), .F0(\rom1.n150 ), .F1(\rom1.n15_adj_416 ));
  rom1_SLICE_233 \rom1.SLICE_233 ( .D1(\rom1.n2836 ), .C1(\rom1.n2857 ), 
    .A1(\rom1.n2823 ), .D0(\rom1.n4300 ), .C0(\rom1.n7 ), 
    .B0(\rom1.n14_adj_339 ), .A0(\rom1.n11_adj_370 ), .F0(\rom1.n2857 ), 
    .F1(\rom1.n14_adj_406 ));
  rom1_SLICE_234 \rom1.SLICE_234 ( .D1(\rom1.n14_adj_339 ), 
    .C1(\rom1.n15_adj_352 ), .B1(\rom1.n11_adj_345 ), .A1(\rom1.n4296 ), 
    .D0(\rom1.n9_adj_348 ), .C0(\rom1.n14_adj_339 ), .B0(\rom_addr[3] ), 
    .A0(\rom_addr[2] ), .F0(\rom1.n15_adj_352 ), .F1(\rom1.n4300 ));
  rom1_SLICE_237 \rom1.SLICE_237 ( .D1(\rom1.n14 ), .C1(\rom1.n4346 ), 
    .B1(\rom1.n11_adj_356 ), .A1(\rom1.n174 ), .D0(\rom1.n11_adj_355 ), 
    .C0(\rom1.n4344 ), .A0(\rom1.n14 ), .F0(\rom1.n4346 ), .F1(\rom1.n2872 ));
  rom1_SLICE_240 \rom1.SLICE_240 ( .D1(\rom1.n4556 ), .C1(\rom1.n195 ), 
    .B1(\rom1.n11_adj_391 ), .A1(\rom1.n14_adj_353 ), .D0(\rom1.n10 ), 
    .C0(\rom1.n9 ), .B0(\rom1.n4334 ), .A0(\rom1.n14 ), .F0(\rom1.n195 ), 
    .F1(\rom1.n2891 ));
  SCCB1_SLICE_241 \SCCB1.SLICE_241 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.n63 ), .B1(\FSM_state_adj_425[0] ), 
    .A1(\SCCB1.FSM_return_state[0] ), .D0(\SCCB1.n49 ), .C0(\SCCB1.n58 ), 
    .B0(\SCCB1.n50 ), .A0(\SCCB1.n62 ), .F0(\SCCB1.n63 ), .F1(\SCCB1.n6335 ));
  SCCB1_SLICE_242 \SCCB1.SLICE_242 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .B1(\FSM_state_adj_425[0] ), 
    .D0(\SCCB1.FSM_state[3]_2 ), .C0(\SCCB1.n6335 ), .B0(\SCCB1.n6338 ), 
    .A0(\SCCB1.FSM_state[1]_2 ), .F0(\SCCB1.n4110 ), 
    .F1(\SCCB1.tx_byte_0__N_311 ));
  config_1_SLICE_243 \config_1.SLICE_243 ( .D1(\rom_dout[10] ), 
    .C1(\config_1.n58 ), .B1(\rom_dout[11] ), .A1(\rom_dout[15] ), 
    .D0(\rom_dout[5] ), .C0(\rom_dout[13] ), .B0(\rom_dout[6] ), 
    .F0(\config_1.n58 ), .F1(\config_1.n18 ));
  config_1_SLICE_245 \config_1.SLICE_245 ( .DI1(\rom1.rom_dout_15__N_25 ), 
    .D1(\rom1.n4 ), .C1(\rom1.n222 ), .B1(\rom1.n20_adj_376 ), 
    .A1(\rom1.n16_adj_375 ), .D0(\rom_dout[15] ), .C0(\rom_dout[11] ), 
    .LSR(\rom1.rom_dout_6__N_44 ), .CLK(test_clk_c), .Q1(\rom_dout[15] ), 
    .F0(\config_1.n6108 ), .F1(\rom1.rom_dout_15__N_25 ));
  config_1_SLICE_246 \config_1.SLICE_246 ( .D1(\rom_dout[12] ), 
    .C1(\config_1.n6174 ), .B1(\rom_dout[7] ), .A1(\config_1.n6108 ), 
    .D0(\rom_dout[9] ), .C0(\config_1.n6170 ), .B0(\rom_dout[14] ), 
    .A0(\config_1.n58 ), .F0(\config_1.n6174 ), .F1(\config_1.n6176 ));
  config_1_SLICE_247 \config_1.SLICE_247 ( .DI1(\rom1.rom_dout_2__N_51 ), 
    .D1(\rom1.n2778 ), .C1(\rom1.n2829 ), .B1(\rom1.n17 ), .A1(\rom1.n16 ), 
    .D0(\rom_dout[3] ), .C0(\rom_dout[1] ), .B0(\rom_dout[2] ), 
    .A0(\rom_dout[0] ), .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), 
    .Q1(\rom_dout[2] ), .F0(\config_1.n9 ), .F1(\rom1.rom_dout_2__N_51 ));
  config_1_SLICE_248 \config_1.SLICE_248 ( .D1(\config_1.n16 ), 
    .C1(\config_1.n20 ), .B1(\rom_dout[4] ), .A1(\rom_dout[7] ), 
    .D0(\rom_dout[8] ), .C0(\config_1.n18 ), .B0(\rom_dout[14] ), 
    .A0(\config_1.n9 ), .F0(\config_1.n20 ), .F1(n1045));
  config_1_SLICE_249 \config_1.SLICE_249 ( .D1(\FSM_state[1] ), 
    .C1(\config_1.n14 ), .B1(\config_1.n63 ), .A1(\FSM_state[0] ), 
    .D0(SCCB_ready), .C0(n1045), .B0(\rom_dout[0] ), .F0(\config_1.n14 ), 
    .F1(\config_1.timer_0__N_166 ));
  config_1_SLICE_251 \config_1.SLICE_251 ( .D0(\config_1.timer[12] ), 
    .C0(\config_1.timer[9] ), .F0(\config_1.n38 ));
  config_1_SLICE_252 \config_1.SLICE_252 ( .D1(\config_1.n38 ), 
    .C1(\config_1.n52 ), .B1(\config_1.timer[25] ), .A1(\config_1.timer[26] ), 
    .D0(\config_1.timer[4] ), .C0(\config_1.timer[17] ), 
    .B0(\config_1.timer[1] ), .A0(\config_1.timer[24] ), .F0(\config_1.n52 ), 
    .F1(\config_1.n58_adj_423 ));
  config_1_SLICE_253 \config_1.SLICE_253 ( .D0(\config_1.timer[3] ), 
    .C0(\config_1.timer[13] ), .B0(\config_1.timer[31] ), 
    .A0(\config_1.timer[29] ), .F0(\config_1.n56 ));
  config_1_SLICE_254 \config_1.SLICE_254 ( .D1(\config_1.n55 ), 
    .C1(\config_1.n53 ), .B1(\config_1.n54 ), .A1(\config_1.n56 ), 
    .D0(\config_1.timer[14] ), .C0(\config_1.timer[7] ), 
    .B0(\config_1.timer[30] ), .A0(\config_1.timer[27] ), .F0(\config_1.n53 ), 
    .F1(\config_1.n62 ));
  config_1_SLICE_255 \config_1.SLICE_255 ( .D0(\config_1.timer[16] ), 
    .C0(\config_1.timer[8] ), .B0(\config_1.timer[11] ), 
    .A0(\config_1.timer[21] ), .F0(\config_1.n50 ));
  config_1_SLICE_256 \config_1.SLICE_256 ( .D1(\config_1.n62 ), 
    .C1(\config_1.n49 ), .B1(\config_1.n58_adj_423 ), .A1(\config_1.n50 ), 
    .D0(\config_1.timer[0] ), .C0(\config_1.timer[2] ), 
    .B0(\config_1.timer[18] ), .A0(\config_1.timer[28] ), .F0(\config_1.n49 ), 
    .F1(\config_1.n63 ));
  config_1_SLICE_257 \config_1.SLICE_257 ( .DI1(\rom1.rom_dout_9__N_37 ), 
    .D1(\rom1.n14_adj_406 ), .C1(\rom1.n15_adj_407 ), .B1(\rom1.n2860 ), 
    .A1(\rom1.n2765 ), .D0(\rom_dout[9] ), .B0(\rom_dout[12] ), 
    .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), .Q1(\rom_dout[9] ), 
    .F0(\config_1.n16 ), .F1(\rom1.rom_dout_9__N_37 ));
  config_1_SLICE_259 \config_1.SLICE_259 ( .D1(\rom_dout[8] ), 
    .C1(\config_1.n7 ), .B1(\rom_dout[4] ), .A1(\rom_dout[10] ), 
    .D0(\rom_dout[1] ), .C0(\rom_dout[3] ), .B0(\rom_dout[2] ), 
    .A0(\rom_dout[0] ), .F0(\config_1.n7 ), .F1(\config_1.n6170 ));
  rom1_SLICE_261 \rom1.SLICE_261 ( .D1(\rom1.n23 ), .C1(\rom1.n2860 ), 
    .B1(\rom1.n2805 ), .A1(\rom1.n6 ), .D0(\rom1.n4394 ), .C0(\rom1.n4558 ), 
    .B0(\rom1.n11_adj_355 ), .A0(\rom1.n14_adj_353 ), .F0(\rom1.n2860 ), 
    .F1(\rom1.n16 ));
  rom1_SLICE_263 \rom1.SLICE_263 ( .D0(\rom1.n165 ), .C0(\rom1.n2799 ), 
    .B0(\rom1.n168 ), .A0(\rom1.n210 ), .F0(\rom1.n17 ));
  rom1_SLICE_264 \rom1.SLICE_264 ( .D1(\rom1.n18_adj_374 ), .C1(\rom1.n210 ), 
    .B1(\rom1.n189 ), .A1(\rom1.n6100 ), .D0(\rom1.n4344 ), 
    .C0(\rom1.n11_adj_355 ), .B0(\rom1.n14 ), .F0(\rom1.n210 ), 
    .F1(\rom1.n20_adj_376 ));
  rom1_SLICE_265 \rom1.SLICE_265 ( .D1(\rom1.n4348 ), .C1(\rom1.n15_adj_347 ), 
    .B1(\rom1.n4382 ), .A1(\rom1.n15_adj_377 ), .D0(\rom1.n4440 ), 
    .C0(\rom1.n14 ), .F0(\rom1.n15_adj_347 ), .F1(\rom1.n4 ));
  rom1_SLICE_268 \rom1.SLICE_268 ( .D1(\rom1.n4354 ), .C1(\rom1.n2842 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_341 ), .D0(\rom1.n234 ), 
    .C0(\rom1.n165 ), .B0(\rom1.n4390 ), .A0(\rom1.n237 ), .F0(\rom1.n2842 ), 
    .F1(\rom1.n16_adj_375 ));
  rom1_SLICE_269 \rom1.SLICE_269 ( .D1(\rom1.n30 ), .C1(\rom1.n108 ), 
    .B1(\rom1.n18 ), .A1(\rom1.n4374 ), .D0(\rom1.n4554 ), 
    .C0(\rom1.n11_adj_387 ), .B0(\rom1.n14_adj_353 ), .F0(\rom1.n108 ), 
    .F1(\rom1.n20 ));
  rom1_SLICE_271 \rom1.SLICE_271 ( .D1(\rom1.n4590 ), .C1(\rom1.n11_adj_345 ), 
    .B1(\rom1.n14_adj_343 ), .D0(\rom_addr[0] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_345 ), 
    .F1(\rom1.n4392 ));
  rom1_SLICE_273 \rom1.SLICE_273 ( .D1(\rom_addr[3] ), .C1(\rom_addr[2] ), 
    .B1(\rom_addr[1] ), .D0(\rom_addr[2] ), .C0(\rom_addr[3] ), 
    .F0(\rom1.n10 ), .F1(\rom1.n6159 ));
  rom1_SLICE_274 \rom1.SLICE_274 ( .C1(\rom1.n4_adj_404 ), 
    .A1(\rom1.n14_adj_353 ), .D0(\rom1.n4546 ), .C0(\rom1.n11_adj_370 ), 
    .B0(\rom1.n10 ), .A0(\rom1.n9 ), .F0(\rom1.n4_adj_404 ), .F1(\rom1.n99 ));
  rom1_SLICE_275 \rom1.SLICE_275 ( .D1(\rom1.n10_adj_357 ), .C1(\rom1.n2765 ), 
    .B1(\rom1.n2781 ), .D0(\rom1.n4_adj_404 ), .C0(\rom1.n8 ), 
    .B0(\rom1.n4_adj_395 ), .A0(\rom1.n14_adj_353 ), .F0(\rom1.n2765 ), 
    .F1(\rom1.n14_adj_358 ));
  rom1_SLICE_276 \rom1.SLICE_276 ( .D1(\rom1.n7 ), .C1(\rom1.n10_adj_357 ), 
    .B1(\rom1.n174 ), .A1(\rom1.n2799 ), .D0(\rom1.n11_adj_338 ), 
    .C0(\rom1.n15 ), .B0(\rom1.n4334 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n10_adj_357 ), .F1(\rom1.n24 ));
  rom1_SLICE_277 \rom1.SLICE_277 ( .D1(\rom1.n159 ), .C1(\rom1.n6100 ), 
    .B1(\rom1.n237 ), .A1(\rom1.n2845 ), .D0(\rom1.n4596 ), .C0(\rom1.n5939 ), 
    .F0(\rom1.n6100 ), .F1(\rom1.n15_adj_359 ));
  rom1_SLICE_278 \rom1.SLICE_278 ( .D1(\rom1.n180 ), .C1(\rom1.n159 ), 
    .A1(\rom1.n177 ), .D0(\rom1.n4310 ), .C0(\rom1.n11_adj_391 ), 
    .B0(\rom1.n14_adj_339 ), .F0(\rom1.n159 ), .F1(\rom1.n2833 ));
  rom1_SLICE_279 \rom1.SLICE_279 ( .D1(\rom1.n4505 ), .C1(\rom1.n14_adj_360 ), 
    .B1(\rom1.n11_adj_361 ), .A1(\rom1.n15_adj_342 ), .D0(\rom1.n2823 ), 
    .C0(\rom1.n2793 ), .F0(\rom1.n14_adj_360 ), .F1(\rom1.n18_adj_362 ));
  rom1_SLICE_280 \rom1.SLICE_280 ( .D1(\rom1.n4_adj_403 ), 
    .C1(\rom1.n10_adj_371 ), .B1(\rom1.n4602 ), .A1(\rom1.n14_adj_353 ), 
    .D0(\rom_addr[2] ), .C0(\rom_addr[3] ), .F0(\rom1.n10_adj_371 ), 
    .F1(\rom1.n2823 ));
  rom1_SLICE_282 \rom1.SLICE_282 ( .D0(\rom1.n2845 ), .C0(\rom1.n18_adj_362 ), 
    .B0(\rom1.n4594 ), .A0(\rom1.n2768 ), .F0(\rom1.n20_adj_364 ));
  rom1_SLICE_284 \rom1.SLICE_284 ( .D1(\rom1.n4370 ), .C1(\rom1.n2885 ), 
    .B1(\rom1.n4372 ), .D0(\rom1.n4_adj_404 ), .C0(\rom1.n201 ), 
    .A0(\rom1.n14_adj_353 ), .F0(\rom1.n2885 ), .F1(\rom1.n2799 ));
  rom1_SLICE_285 \rom1.SLICE_285 ( .D0(\rom1.n4411 ), .C0(\rom1.n2869 ), 
    .B0(\rom1.n2863 ), .A0(\rom1.n4427 ), .F0(\rom1.n22 ));
  rom1_SLICE_286 \rom1.SLICE_286 ( .D1(\rom1.n14_adj_353 ), 
    .C1(\rom1.n4_adj_395 ), .B1(\rom1.n162 ), .A1(\rom1.n165 ), 
    .D0(\rom_addr[2] ), .C0(\rom1.n9_adj_348 ), .B0(\rom_addr[3] ), 
    .A0(\rom1.n11_adj_389 ), .F0(\rom1.n4_adj_395 ), .F1(\rom1.n2863 ));
  rom1_SLICE_288 \rom1.SLICE_288 ( .D1(\rom1.n156 ), .C1(\rom1.n4512 ), 
    .B1(\rom1.n153 ), .D0(\rom1.n4392 ), .C0(\rom1.n4394 ), .B0(\rom1.n4390 ), 
    .A0(\rom1.n4596 ), .F0(\rom1.n4512 ), .F1(\rom1.n18_adj_367 ));
  rom1_SLICE_290 \rom1.SLICE_290 ( .D1(\rom1.n4376 ), .C1(\rom1.n180 ), 
    .B1(\rom1.n237 ), .A1(\rom1.n201 ), .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n4322 ), .B0(\rom1.n11_adj_363 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n180 ), .F1(\rom1.n2790 ));
  rom1_SLICE_291 \rom1.SLICE_291 ( .D1(\rom1.n15_adj_354 ), .C1(\rom1.n2768 ), 
    .B1(\rom1.n4286 ), .D0(\rom1.n2891 ), .C0(\rom1.n2 ), .B0(\rom1.n7 ), 
    .A0(\rom1.n19 ), .F0(\rom1.n2768 ), .F1(\rom1.n10_adj_369 ));
  rom1_SLICE_294 \rom1.SLICE_294 ( .D1(\rom1.n4_adj_395 ), .C1(\rom1.n162 ), 
    .B1(\rom1.n14_adj_353 ), .D0(\rom1.n14_adj_339 ), .C0(\rom1.n11_adj_391 ), 
    .B0(\rom1.n11_adj_355 ), .A0(\rom1.n4310 ), .F0(\rom1.n162 ), 
    .F1(\rom1.n5964 ));
  rom1_SLICE_298 \rom1.SLICE_298 ( .D1(\rom1.n4318 ), .C1(\rom1.n14 ), 
    .B1(\rom_addr[1] ), .A1(\rom1.n10_adj_371 ), .D0(\rom_addr[7] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[4] ), 
    .F0(\rom1.n14 ), .F1(\rom1.n24_adj_402 ));
  rom1_SLICE_303 \rom1.SLICE_303 ( .D1(\rom1.n2808 ), .C1(\rom1.n4419 ), 
    .B1(\rom1.n2869 ), .A1(\rom1.n228 ), .D0(\rom1.n4372 ), .C0(\rom1.n4370 ), 
    .F0(\rom1.n4419 ), .F1(\rom1.n18_adj_374 ));
  rom1_SLICE_306 \rom1.SLICE_306 ( .D0(\rom1.n4 ), .C0(\rom1.n19_adj_386 ), 
    .B0(\rom1.n4596 ), .A0(\rom1.n4408 ), .F0(\rom1.n9_adj_380 ));
  rom1_SLICE_307 \rom1.SLICE_307 ( .D1(\rom1.n99 ), .C1(\rom1.n6_adj_378 ), 
    .B1(\rom1.n2878 ), .A1(\rom1.n177 ), .D0(\rom1.n156 ), .C0(\rom1.n2882 ), 
    .B0(\rom1.n153 ), .F0(\rom1.n6_adj_378 ), .F1(\rom1.n2793 ));
  rom1_SLICE_309 \rom1.SLICE_309 ( .D1(\rom1.n2793 ), .C1(\rom1.n2829 ), 
    .B1(\rom1.n237 ), .A1(\rom1.n228 ), .D0(\rom1.n15_adj_413 ), 
    .C0(\rom1.n4318 ), .B0(\rom1.n198 ), .F0(\rom1.n2829 ), 
    .F1(\rom1.n14_adj_379 ));
  rom1_SLICE_315 \rom1.SLICE_315 ( .D1(\rom1.n2866 ), .C1(\rom1.n2836 ), 
    .B1(\rom1.n2778 ), .A1(\rom1.n4512 ), .D0(\rom1.n15_adj_372 ), 
    .C0(\rom1.n4578 ), .B0(\rom1.n15 ), .A0(\rom1.n4334 ), .F0(\rom1.n2836 ), 
    .F1(\rom1.n22_adj_381 ));
  rom1_SLICE_316 \rom1.SLICE_316 ( .D1(\rom1.n234 ), .C1(\rom1.n129 ), 
    .B1(\rom1.n222 ), .A1(\rom1.n4374 ), .D0(\rom1.n4290 ), 
    .C0(\rom1.n11_adj_366 ), .B0(\rom1.n14_adj_339 ), .F0(\rom1.n129 ), 
    .F1(\rom1.n2778 ));
  rom1_SLICE_317 \rom1.SLICE_317 ( .D1(\rom1.n16_adj_384 ), .C1(\rom1.n2796 ), 
    .B1(\rom1.n4408 ), .A1(\rom1.n22_adj_381 ), .D0(\rom1.n4546 ), 
    .C0(\rom1.n11_adj_370 ), .B0(\rom1.n14_adj_390 ), .A0(\rom1.n14_adj_353 ), 
    .F0(\rom1.n2796 ), .F1(\rom1.n24_adj_385 ));
  rom1_SLICE_319 \rom1.SLICE_319 ( .D1(\rom1.n11_adj_389 ), 
    .C1(\rom1.n14_adj_343 ), .B1(\rom1.n4584 ), .A1(\rom1.n11_adj_363 ), 
    .D0(\rom_addr[7] ), .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[4] ), .F0(\rom1.n14_adj_343 ), .F1(\rom1.n4408 ));
  rom1_SLICE_321 \rom1.SLICE_321 ( .D1(\rom1.n14_adj_390 ), 
    .C1(\rom1.n6_adj_388 ), .B1(\rom1.n14_adj_339 ), .D0(\rom1.n4304 ), 
    .C0(\rom1.n11_adj_338 ), .B0(\rom1.n11_adj_387 ), .A0(\rom1.n11 ), 
    .F0(\rom1.n6_adj_388 ), .F1(\rom1.n26_adj_392 ));
  rom1_SLICE_322 \rom1.SLICE_322 ( .D1(\rom1.n4550 ), .C1(\rom1.n11_adj_338 ), 
    .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), 
    .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_338 ), .F1(\rom1.n4_adj_396 ));
  rom1_SLICE_324 \rom1.SLICE_324 ( .D1(\rom1.n32 ), .C1(\rom1.n6136 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n4338 ), .D0(\rom1.n11_adj_391 ), 
    .C0(\rom1.n11 ), .B0(\rom1.n11_adj_387 ), .F0(\rom1.n6136 ), 
    .F1(\rom1.n6_adj_393 ));
  rom1_SLICE_326 \rom1.SLICE_326 ( .D1(\rom1.n4566 ), .C1(\rom1.n11_adj_387 ), 
    .B1(\rom1.n14_adj_341 ), .A1(\rom1.n11 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_387 ), .F1(\rom1.n4370 ));
  rom1_SLICE_328 \rom1.SLICE_328 ( .D1(\rom1.n4304 ), .C1(\rom1.n14_adj_339 ), 
    .B1(\rom1.n11_adj_338 ), .A1(\rom1.n11 ), .D0(\rom_addr[4] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[7] ), 
    .F0(\rom1.n14_adj_339 ), .F1(\rom1.n153 ));
  rom1_SLICE_329 \rom1.SLICE_329 ( .D1(\rom1.n186 ), .C1(\rom1.n120 ), 
    .B1(\rom1.rom_dout_0__N_56 ), .A1(\rom1.n192 ), .D0(\rom1.n4562 ), 
    .C0(\rom1.n14_adj_353 ), .B0(\rom1.n4440 ), .F0(\rom1.n120 ), 
    .F1(\rom1.n2854 ));
  rom1_SLICE_330 \rom1.SLICE_330 ( .D1(\rom1.n11_adj_391 ), .C1(\rom1.n4556 ), 
    .B1(\rom1.n11_adj_356 ), .A1(\rom1.n11_adj_355 ), .D0(\rom1.n11_adj_387 ), 
    .C0(\rom1.n4550 ), .B0(\rom1.n11_adj_338 ), .A0(\rom1.n11 ), 
    .F0(\rom1.n4556 ), .F1(\rom1.n4562 ));
  rom1_SLICE_331 \rom1.SLICE_331 ( .D1(\rom1.n6_adj_393 ), 
    .C1(\rom1.n4_adj_394 ), .B1(\rom1.n26_adj_392 ), .A1(\rom1.n14_adj_341 ), 
    .D0(\rom1.n4505 ), .C0(\rom1.n15_adj_342 ), .B0(\rom1.n11_adj_338 ), 
    .F0(\rom1.n4_adj_394 ), .F1(\rom1.n2781 ));
  rom1_SLICE_332 \rom1.SLICE_332 ( .C1(\rom1.n14_adj_341 ), .A1(\rom1.n11 ), 
    .D0(\rom_addr[4] ), .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[7] ), .F0(\rom1.n14_adj_341 ), .F1(\rom1.n15_adj_397 ));
  rom1_SLICE_336 \rom1.SLICE_336 ( .D1(\rom1.n2826 ), .C1(\rom1.n19_adj_411 ), 
    .B1(\rom1.n2790 ), .A1(\rom1.n2854 ), .D0(\rom1.n156 ), .C0(\rom1.n4322 ), 
    .B0(\rom1.n11_adj_366 ), .A0(\rom1.n14 ), .F0(\rom1.n19_adj_411 ), 
    .F1(\rom1.n10_adj_412 ));
  rom1_SLICE_338 \rom1.SLICE_338 ( .D1(\rom1.n10 ), .C1(\rom1.n4546 ), 
    .B1(\rom1.n9 ), .A1(\rom1.n11_adj_370 ), .D0(\rom1.n11_adj_345 ), 
    .C0(\rom1.n4544 ), .F0(\rom1.n4546 ), .F1(\rom1.n4550 ));
  rom1_SLICE_339 \rom1.SLICE_339 ( .D1(\rom1.n4328 ), .C1(\rom1.n2878 ), 
    .A1(\rom1.n15_adj_344 ), .D0(\rom1.n4566 ), .C0(\rom1.n4_adj_396 ), 
    .B0(\rom1.n14_adj_353 ), .A0(\rom1.n15_adj_397 ), .F0(\rom1.n2878 ), 
    .F1(\rom1.n14_adj_382 ));
  rom1_SLICE_343 \rom1.SLICE_343 ( .D1(\rom1.n2848 ), .C1(\rom1.n2811 ), 
    .B1(\rom1.n222 ), .A1(\rom1.n150 ), .D0(\rom1.n4290 ), .C0(\rom1.n4370 ), 
    .B0(\rom1.n14_adj_339 ), .A0(\rom1.n11_adj_366 ), .F0(\rom1.n2811 ), 
    .F1(\rom1.n18_adj_398 ));
  rom1_SLICE_347 \rom1.SLICE_347 ( .D1(\rom1.n207 ), .C1(\rom1.n204 ), 
    .D0(\rom1.n14 ), .C0(\rom1.n11 ), .B0(\rom1.n4338 ), 
    .A0(\rom1.n11_adj_387 ), .F0(\rom1.n204 ), .F1(\rom1.n7 ));
  rom1_SLICE_349 \rom1.SLICE_349 ( .D1(\rom1.n24_adj_402 ), 
    .C1(\rom1.n6_adj_401 ), .B1(\rom1.n14_adj_339 ), .A1(\rom1.n11_adj_373 ), 
    .D0(\rom1.n11_adj_389 ), .C0(\rom1.n11_adj_363 ), .B0(\rom1.n11_adj_366 ), 
    .A0(\rom1.n4288 ), .F0(\rom1.n6_adj_401 ), .F1(\rom1.n4_adj_403 ));
  rom1_SLICE_353 \rom1.SLICE_353 ( .D1(\rom1.rom_dout_3__N_50 ), 
    .C1(\rom1.n2787 ), .B1(\rom1.n153 ), .A1(\rom1.n2888 ), .D0(\rom1.n4348 ), 
    .C0(\rom1.n8_adj_405 ), .B0(\rom1.n6 ), .A0(\rom1.n15_adj_347 ), 
    .F0(\rom1.n2787 ), .F1(\rom1.n15_adj_407 ));
  rom1_SLICE_359 \rom1.SLICE_359 ( .D1(\rom1.n153 ), .C1(\rom1.n2814 ), 
    .B1(\rom1.n177 ), .A1(\rom1.n6_adj_350 ), .D0(\rom1.n234 ), 
    .C0(\rom1.n132 ), .B0(\rom1.n4286 ), .A0(\rom1.n15_adj_354 ), 
    .F0(\rom1.n2814 ), .F1(\rom1.n17_adj_422 ));
  rom1_SLICE_360 \rom1.SLICE_360 ( .D1(\rom1.n4427 ), .C1(\rom1.n234 ), 
    .B1(\rom1.n19 ), .A1(\rom1.n2839 ), .D0(\rom1.n4360 ), 
    .B0(\rom1.n15_adj_349 ), .F0(\rom1.n234 ), .F1(\rom1.n17_adj_415 ));
  rom1_SLICE_362 \rom1.SLICE_362 ( .D0(\rom1.n186 ), .C0(\rom1.n23 ), 
    .B0(\rom1.n5939 ), .A0(\rom1.n2897 ), .F0(\rom1.n16_adj_351 ));
  rom1_SLICE_365 \rom1.SLICE_365 ( .D1(\rom1.n4384 ), 
    .C1(\rom1.rom_dout_13__N_30 ), .B1(\rom1.n2872 ), .A1(\rom1.n231 ), 
    .D0(\rom1.n14_adj_390 ), .C0(\rom1.n14_adj_353 ), 
    .F0(\rom1.rom_dout_13__N_30 ), .F1(\rom1.n2808 ));
  rom1_SLICE_367 \rom1.SLICE_367 ( .D0(\rom1.n2802 ), .C0(\rom1.n4392 ), 
    .B0(\rom1.n4594 ), .A0(\rom1.n2891 ), .F0(\rom1.n20_adj_408 ));
  rom1_SLICE_368 \rom1.SLICE_368 ( .D0(\rom1.n219 ), .C0(\rom1.n144 ), 
    .B0(\rom1.n2894 ), .F0(\rom1.n2802 ));
  rom1_SLICE_369 \rom1.SLICE_369 ( .D0(\rom1.n2851 ), .C0(\rom1.n2790 ), 
    .B0(\rom1.n2808 ), .A0(\rom1.n2817 ), .F0(\rom1.n19_adj_409 ));
  rom1_SLICE_370 \rom1.SLICE_370 ( .C1(\rom1.n2817 ), .A1(\rom1.n156 ), 
    .D0(\rom1.n15_adj_416 ), .C0(\rom1.n4530 ), .B0(\rom1.n186 ), 
    .A0(\rom1.n4388 ), .F0(\rom1.n2817 ), .F1(\rom1.n11_adj_417 ));
  rom1_SLICE_371 \rom1.SLICE_371 ( .D1(\rom1.n4306 ), .C1(\rom1.n11_adj_387 ), 
    .B1(\rom1.n14_adj_339 ), .A1(\rom1.n11 ), .D0(\rom1.n11 ), 
    .C0(\rom1.n4550 ), .B0(\rom1.n14_adj_353 ), .A0(\rom1.n11_adj_338 ), 
    .F0(\rom1.rom_dout_5__N_46 ), .F1(\rom1.n156 ));
  rom1_SLICE_375 \rom1.SLICE_375 ( .D1(\rom1.n11_adj_391 ), .C1(\rom1.n4554 ), 
    .A1(\rom1.n11_adj_387 ), .D0(\rom1.n11_adj_338 ), .C0(\rom1.n4550 ), 
    .B0(\rom1.n11 ), .F0(\rom1.n4554 ), .F1(\rom1.n4558 ));
  rom1_SLICE_377 \rom1.SLICE_377 ( .D1(\rom1.n5958 ), .C1(\rom1.n225 ), 
    .B1(\rom1.n153 ), .A1(\rom1.n207 ), .D0(\rom1.n4352 ), 
    .C0(\rom1.n11_adj_373 ), .B0(\rom1.n11_adj_366 ), .A0(\rom1.n14_adj_341 ), 
    .F0(\rom1.n225 ), .F1(\rom1.n2851 ));
  rom1_SLICE_379 \rom1.SLICE_379 ( .D0(\rom1.n4370 ), .C0(\rom1.n2894 ), 
    .B0(\rom1.n183 ), .A0(\rom1.n2851 ), .F0(\rom1.n16_adj_414 ));
  rom1_SLICE_382 \rom1.SLICE_382 ( .D1(\rom1.rom_dout_3__N_50 ), 
    .C1(\rom1.n4411 ), .A1(\rom1.n228 ), .D0(\rom1.n14_adj_341 ), 
    .C0(\rom1.n4384 ), .B0(\rom1.n4576 ), .A0(\rom1.n4440 ), .F0(\rom1.n4411 ), 
    .F1(\rom1.n2839 ));
  rom1_SLICE_383 \rom1.SLICE_383 ( .D1(\rom1.n2863 ), .C1(\rom1.n186 ), 
    .B1(\rom1.n23 ), .A1(\rom1.n2897 ), .D0(\rom1.n15_adj_344 ), 
    .C0(\rom1.n4328 ), .F0(\rom1.n186 ), .F1(\rom1.n16_adj_365 ));
  rom1_SLICE_386 \rom1.SLICE_386 ( .D1(\rom1.n14_adj_339 ), 
    .C1(\rom1.n11_adj_370 ), .A1(\rom1.n4300 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[1] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.n11_adj_370 ), .F1(\rom1.n144 ));
  rom1_SLICE_388 \rom1.SLICE_388 ( .D0(\rom1.n180 ), .C0(\rom1.n219 ), 
    .B0(\rom1.n4594 ), .F0(\rom1.n2805 ));
  rom1_SLICE_389 \rom1.SLICE_389 ( .D1(\rom1.rom_dout_13__N_30 ), 
    .C1(\rom1.n12 ), .B1(\rom1.n210 ), .A1(\rom1.n4594 ), 
    .D0(\rom1.rom_dout_3__N_50 ), .C0(\rom1.n207 ), .B0(\rom1.n4382 ), 
    .A0(\rom1.n4390 ), .F0(\rom1.n12 ), .F1(\rom1.n2784 ));
  rom1_SLICE_391 \rom1.SLICE_391 ( .D1(\rom1.n120 ), .C1(\rom1.n5382 ), 
    .B1(\rom1.n147 ), .A1(\rom1.n231 ), .D0(\rom1.n4544 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n14_adj_353 ), .F0(\rom1.n5382 ), 
    .F1(\rom1.n2848 ));
  rom1_SLICE_395 \rom1.SLICE_395 ( .D1(\rom1.n2784 ), .C1(\rom1.n96 ), 
    .B1(\rom1.n2848 ), .A1(\rom1.n204 ), .D0(\rom1.n4544 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n11_adj_370 ), .A0(\rom1.n14_adj_353 ), 
    .F0(\rom1.n96 ), .F1(\rom1.n13_adj_418 ));
  rom1_SLICE_397 \rom1.SLICE_397 ( .C1(\rom1.n4302 ), .B1(\rom1.n15_adj_340 ), 
    .A1(\rom1.rom_dout_5__N_46 ), .D0(\rom1.n11_adj_370 ), .C0(\rom1.n4300 ), 
    .A0(\rom1.n14_adj_339 ), .F0(\rom1.n4302 ), .F1(\rom1.n5958 ));
  rom1_SLICE_399 \rom1.SLICE_399 ( .D1(\rom1.n2829 ), .C1(\rom1.n2866 ), 
    .B1(\rom1.n189 ), .A1(\rom1.n4596 ), .D0(\rom1.n4376 ), 
    .C0(\rom1.n7_adj_420 ), .B0(\rom1.n204 ), .A0(\rom1.n108 ), 
    .F0(\rom1.n2866 ), .F1(\rom1.n16_adj_421 ));
  SCCB1_SLICE_401 \SCCB1.SLICE_401 ( .D1(\SCCB1.FSM_state[3]_2 ), 
    .C1(\SCCB1.n5961 ), .B1(\FSM_state_adj_425[0] ), .A1(SCCB_start), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\FSM_state_adj_425[2] ), 
    .F0(\SCCB1.n5961 ), .F1(\SCCB1.FSM_state_0__N_174 ));
  SCCB1_SLICE_403 \SCCB1.SLICE_403 ( .D1(\FSM_state_adj_425[0] ), 
    .C1(\SCCB1.n71 ), .D0(\SCCB1.byte_index[3] ), .C0(\SCCB1.byte_index[2] ), 
    .B0(\SCCB1.byte_index[1] ), .A0(\byte_index[0] ), .F0(\SCCB1.n71 ), 
    .F1(\SCCB1.n6338 ));
  SCCB1_SLICE_405 \SCCB1.SLICE_405 ( .C1(\SCCB1.byte_index_1__N_321 ), 
    .B1(\SCCB1.FSM_state[1]_2 ), .A1(SCCB_start), .D0(\SCCB1.FSM_state[3]_2 ), 
    .C0(\FSM_state_adj_425[2] ), .B0(\FSM_state_adj_425[0] ), 
    .F0(\SCCB1.byte_index_1__N_321 ), .F1(\SCCB1.latched_data_0__N_291 ));
  SCCB1_SLICE_407 \SCCB1.SLICE_407 ( .D1(\SCCB1.FSM_state_2__N_170 ), 
    .C1(\SCCB1.n3 ), .B1(\FSM_state_adj_425[0] ), .A1(\SCCB1.FSM_state[3]_2 ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\FSM_state_adj_425[2] ), .F0(\SCCB1.n3 ), 
    .F1(\SCCB1.timer_3__N_268 ));
  SCCB1_SLICE_409 \SCCB1.SLICE_409 ( .D1(\SCCB1.timer_31__N_183[6] ), 
    .C1(\SCCB1.n10 ), .B1(\SCCB1.n63 ), .A1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\FSM_state_adj_425[0] ), .F0(\SCCB1.n10 ), 
    .F1(\SCCB1.n14_adj_336 ));
  SCCB1_SLICE_411 \SCCB1.SLICE_411 ( .D0(\SCCB1.timer[12] ), 
    .C0(\SCCB1.timer[9] ), .F0(\SCCB1.n38 ));
  SCCB1_SLICE_412 \SCCB1.SLICE_412 ( .D1(\SCCB1.timer[26] ), .C1(\SCCB1.n52 ), 
    .B1(\SCCB1.timer[25] ), .A1(\SCCB1.n38 ), .D0(\SCCB1.timer[4] ), 
    .C0(\SCCB1.timer[24] ), .B0(\SCCB1.timer[1] ), .A0(\SCCB1.timer[17] ), 
    .F0(\SCCB1.n52 ), .F1(\SCCB1.n58 ));
  SCCB1_SLICE_413 \SCCB1.SLICE_413 ( .DI1(\SCCB1.timer_3__N_266 ), 
    .D1(\SCCB1.timer_31__N_183[3] ), .C1(\SCCB1.n63 ), .B1(\SCCB1.n10 ), 
    .A1(\FSM_state_adj_425[2] ), .D0(\SCCB1.timer[31] ), 
    .C0(\SCCB1.timer[13] ), .B0(\SCCB1.timer[3] ), .A0(\SCCB1.timer[29] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_3__N_268 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[3] ), .F0(\SCCB1.n56 ), 
    .F1(\SCCB1.timer_3__N_266 ));
  SCCB1_SLICE_414 \SCCB1.SLICE_414 ( .D1(\SCCB1.n55 ), .C1(\SCCB1.n53 ), 
    .B1(\SCCB1.n54 ), .A1(\SCCB1.n56 ), .D0(\SCCB1.timer[27] ), 
    .C0(\SCCB1.timer[30] ), .B0(\SCCB1.timer[7] ), .A0(\SCCB1.timer[14] ), 
    .F0(\SCCB1.n53 ), .F1(\SCCB1.n62 ));
  SCCB1_SLICE_415 \SCCB1.SLICE_415 ( .D1(\SCCB1.n63 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .D0(\SCCB1.n10 ), .C0(\SCCB1.n63 ), 
    .B0(\SCCB1.timer_31__N_183[1] ), .A0(\FSM_state_adj_425[2] ), 
    .F0(\SCCB1.n14 ), .F1(\SCCB1.n86 ));
  SCCB1_SLICE_417 \SCCB1.SLICE_417 ( .D1(\FSM_state_adj_425[2] ), 
    .C1(\SCCB1.n6352 ), .B1(\FSM_state_adj_425[0] ), 
    .A1(\SCCB1.FSM_state[1]_2 ), .D0(\SCCB1.FSM_return_state[1] ), 
    .B0(\SCCB1.n63 ), .F0(\SCCB1.n6352 ), .F1(\SCCB1.n6354 ));
  config_1_SLICE_419 \config_1.SLICE_419 ( .D1(\FSM_state[0] ), 
    .C1(SCCB_ready), .B1(\FSM_state[1] ), .A1(\config_1.n6176 ), .D0(n1045), 
    .C0(\FSM_state[1] ), .B0(SCCB_ready), .A0(\FSM_state[0] ), 
    .F0(\config_1.FSM_state_1__N_74 ), .F1(\config_1.SCCB_data_0__N_72 ));
  config_1_SLICE_420 \config_1.SLICE_420 ( .DI1(\SCCB1.SCCB_ready_N_328 ), 
    .D1(SCCB_start), .D0(n1045), .C0(SCCB_ready), .B0(\FSM_state[1] ), 
    .A0(\FSM_state[0] ), .CE(\SCCB1.SCCB_ready_N_329 ), .CLK(test_clk_c), 
    .Q1(SCCB_ready), .F0(\config_1.FSM_state_0__N_77 ), 
    .F1(\SCCB1.SCCB_ready_N_328 ));
  SCCB1_SLICE_423 \SCCB1.SLICE_423 ( .DI1(\SCCB1.FSM_state_1__N_171[1] ), 
    .D1(\FSM_state_adj_425[0] ), .C1(\SCCB1.FSM_state[1]_2 ), 
    .B1(\SCCB1.FSM_state[3]_2 ), .A1(\SCCB1.n6354 ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\SCCB1.FSM_state[3]_2 ), 
    .B0(\FSM_state_adj_425[0] ), .A0(\FSM_state_adj_425[2] ), 
    .CE(\SCCB1.FSM_state_0__N_174 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_state[1]_2 ), .F0(\SCCB1.SCCB_SIOD_oe_N_333 ), 
    .F1(\SCCB1.FSM_state_1__N_171[1] ));
  SCCB1_SLICE_424 \SCCB1.SLICE_424 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .B1(\FSM_state_adj_425[2] ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.FSM_state[3]_2 ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_425[0] ), 
    .A0(\FSM_state_adj_425[2] ), .F0(\SCCB1.tx_byte_0__N_312 ), 
    .F1(\SCCB1.byte_index_1__N_320 ));
  SCCB1_SLICE_425 \SCCB1.SLICE_425 ( .DI1(\SCCB1.FSM_state_1__N_171[0] ), 
    .D1(\FSM_state_adj_425[2] ), .C1(\FSM_state_adj_425[0] ), 
    .B1(\SCCB1.FSM_state[3]_2 ), .A1(\SCCB1.n4110 ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\SCCB1.FSM_state[3]_2 ), 
    .B0(\FSM_state_adj_425[0] ), .A0(\FSM_state_adj_425[2] ), 
    .CE(\SCCB1.FSM_state_0__N_174 ), .CLK(test_clk_c), 
    .Q1(\FSM_state_adj_425[0] ), .F0(\SCCB1.FSM_return_state_1__N_181 ), 
    .F1(\SCCB1.FSM_state_1__N_171[0] ));
  SCCB1_SLICE_427 \SCCB1.SLICE_427 ( .D1(\SCCB1.FSM_state[3]_2 ), 
    .C1(\SCCB1.FSM_state[1]_2 ), .B1(\FSM_state_adj_425[2] ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3]_2 ), .B0(\FSM_state_adj_425[0] ), 
    .A0(\FSM_state_adj_425[2] ), .F0(\SCCB1.SCCB_SIOC_oe_N_331 ), 
    .F1(\SCCB1.SCCB_ready_N_329 ));
  SCCB1_SLICE_429 \SCCB1.SLICE_429 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .B1(\FSM_state_adj_425[0] ), 
    .A1(\FSM_state_adj_425[2] ), .D0(\SCCB1.FSM_state[3]_2 ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_425[2] ), 
    .A0(\FSM_state_adj_425[0] ), .F0(\SCCB1.timer_0__N_275 ), 
    .F1(\SCCB1.SCCB_SIOC_oe_N_330 ));
  SCCB1_SLICE_431 \SCCB1.SLICE_431 ( .DI1(\SCCB1.FSM_state_3__N_167 ), 
    .D1(\SCCB1.n6328 ), .C1(\SCCB1.n2934 ), .B1(\SCCB1.FSM_state[3]_2 ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\FSM_state_adj_425[0] ), 
    .C0(\SCCB1.FSM_state[3]_2 ), .B0(\FSM_state_adj_425[2] ), 
    .A0(\SCCB1.FSM_state[1]_2 ), .CE(\SCCB1.FSM_state_2__N_170 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.FSM_state[3]_2 ), 
    .F0(\SCCB1.byte_counter_0__N_295 ), .F1(\SCCB1.FSM_state_3__N_167 ));
  SCCB1_SLICE_432 \SCCB1.SLICE_432 ( .DI1(byte_index_0__N_322), 
    .D1(\FSM_state_adj_425[0] ), .C1(n2936), .B1(\byte_index[0] ), 
    .A1(\FSM_state_adj_425[2] ), .D0(\FSM_state_adj_425[2] ), 
    .C0(\FSM_state_adj_425[0] ), .B0(\SCCB1.FSM_state[3]_2 ), 
    .A0(\SCCB1.FSM_state[1]_2 ), .CLK(test_clk_c), .Q1(\byte_index[0] ), 
    .F0(n2936), .F1(byte_index_0__N_322));
  SCCB1_SLICE_433 \SCCB1.SLICE_433 ( .D1(\SCCB1.timer_2__N_270 ), 
    .C1(\SCCB1.n63 ), .B1(\FSM_state_adj_425[2] ), .A1(\SCCB1.FSM_state[3]_2 ), 
    .D0(\SCCB1.n63 ), .C0(\SCCB1.timer_2__N_270 ), .B0(\SCCB1.FSM_state[3]_2 ), 
    .A0(\FSM_state_adj_425[2] ), .F0(\SCCB1.timer_9__N_251 ), 
    .F1(\SCCB1.timer_18__N_224 ));
  SCCB1_SLICE_437 \SCCB1.SLICE_437 ( .DI1(\SCCB1.FSM_state_2__N_169 ), 
    .D1(\SCCB1.n6331 ), .C1(\SCCB1.n22 ), .B1(\SCCB1.FSM_state[3]_2 ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.byte_counter[0] ), .B0(\SCCB1.FSM_state[1]_2 ), 
    .A0(\FSM_state_adj_425[2] ), .CE(\SCCB1.FSM_state_2__N_170 ), 
    .CLK(test_clk_c), .Q1(\FSM_state_adj_425[2] ), .F0(\SCCB1.n22 ), 
    .F1(\SCCB1.FSM_state_2__N_169 ));
  SCCB1_SLICE_438 \SCCB1.SLICE_438 ( .D1(\SCCB1.byte_counter[0] ), 
    .C1(\SCCB1.byte_counter[1] ), .B1(\SCCB1.latched_data[7] ), 
    .A1(\SCCB1.latched_address[7] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.byte_counter[0] ), .B0(\SCCB1.FSM_state[3]_2 ), 
    .A0(\SCCB1.FSM_state[1]_2 ), .F0(\SCCB1.n6363 ), 
    .F1(\SCCB1.tx_byte_0__N_310[7] ));
  SCCB1_SLICE_440 \SCCB1.SLICE_440 ( .DI1(\SCCB1.timer_6__N_258[6] ), 
    .D1(\SCCB1.n14_adj_336 ), .C1(\SCCB1.n4089 ), .B1(\FSM_state_adj_425[2] ), 
    .A1(\SCCB1.FSM_state[3]_2 ), .D0(\SCCB1.FSM_state[3]_2 ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .A0(\FSM_state_adj_425[0] ), 
    .CE(\SCCB1.timer_0__N_275 ), .CLK(test_clk_c), .Q1(\SCCB1.timer[6] ), 
    .F0(\SCCB1.n4089 ), .F1(\SCCB1.timer_6__N_258[6] ));
  SCCB1_SLICE_441 \SCCB1.SLICE_441 ( .DI1(\SCCB1.timer_2__N_269 ), 
    .D1(\SCCB1.timer_31__N_183[2] ), .C1(\SCCB1.n63 ), .D0(\SCCB1.timer[18] ), 
    .C0(\SCCB1.timer[28] ), .B0(\SCCB1.timer[0] ), .A0(\SCCB1.timer[2] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_2__N_271 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[2] ), .F0(\SCCB1.n49 ), 
    .F1(\SCCB1.timer_2__N_269 ));
  SCCB1_SLICE_442 \SCCB1.SLICE_442 ( .DI1(\SCCB1.FSM_return_state_2__N_177 ), 
    .D1(\SCCB1.FSM_state[1]_2 ), .C1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.FSM_return_state[2] ), .C0(\SCCB1.n63 ), 
    .B0(\FSM_state_adj_425[2] ), .CE(\SCCB1.FSM_return_state_1__N_181 ), 
    .LSR(\SCCB1.FSM_return_state_2__N_179 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[2] ), .F0(\SCCB1.n6331 ), 
    .F1(\SCCB1.FSM_return_state_2__N_177 ));
  SCCB1_SLICE_444 \SCCB1.SLICE_444 ( 
    .DI1(\SCCB1.timer_31__N_183[17].sig_032.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_183[17] ), .D0(\SCCB1.timer[23] ), 
    .C0(\SCCB1.timer[20] ), .B0(\SCCB1.timer[15] ), .A0(\SCCB1.timer[10] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_9__N_251 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[17] ), .F0(\SCCB1.n55 ), 
    .F1(\SCCB1.timer_31__N_183[17].sig_032.FeedThruLUT ));
  config_1_SLICE_446 \config_1.SLICE_446 ( .D0(\config_1.timer[15] ), 
    .C0(\config_1.timer[10] ), .B0(\config_1.timer[20] ), 
    .A0(\config_1.timer[23] ), .F0(\config_1.n55 ));
  rom1_SLICE_450 \rom1.SLICE_450 ( .D0(\rom1.n18_adj_398 ), .C0(\rom1.n5964 ), 
    .B0(\rom1.n2878 ), .A0(\rom1.n198 ), .F0(\rom1.n20_adj_399 ));
  rom1_SLICE_451 \rom1.SLICE_451 ( .DI1(\rom1.rom_dout_8__N_39 ), 
    .D1(\rom1.n19_adj_409 ), .C1(\rom1.n21 ), .B1(\rom1.n20_adj_408 ), 
    .D0(\rom1.n2882 ), .C0(\rom1.n2897 ), .B0(\rom1.n2811 ), .A0(\rom1.n159 ), 
    .LSR(\rom1.rom_dout_6__N_44 ), .CLK(test_clk_c), .Q1(\rom_dout[8] ), 
    .F0(\rom1.n21 ), .F1(\rom1.rom_dout_8__N_39 ));
  SLICE_453 SLICE_453( .DI1(\config_1.timer_17__N_120[17] ), 
    .D1(\config_1.timer_31__N_78[17] ), .C1(n6138), .B1(\config_1.n514[17] ), 
    .A1(\config_1.n63 ), .D0(\FSM_state[0] ), .C0(\FSM_state[1] ), 
    .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q1(\config_1.timer[17] ), .F0(n6138), .F1(\config_1.timer_17__N_120[17] ));
  config_1_SLICE_454 \config_1.SLICE_454 ( .DI1(\config_1.FSM_state_0__N_76 ), 
    .D1(start_c), .C1(n1045), .B1(\FSM_state[0] ), .A1(\rom_dout[0] ), 
    .D0(n1045), .C0(\FSM_state[1] ), .B0(\rom_dout[0] ), .A0(\FSM_state[0] ), 
    .CE(\config_1.FSM_state_0__N_77 ), .CLK(test_clk_c), .Q1(\FSM_state[0] ), 
    .F0(\config_1.n514[17] ), .F1(\config_1.FSM_state_0__N_76 ));
  SCCB1_SLICE_470 \SCCB1.SLICE_470 ( 
    .DI1(\SCCB1.FSM_return_state_3__N_175[1] ), .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .B1(\FSM_state_adj_425[2] ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.FSM_state[3]_2 ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .A0(\FSM_state_adj_425[2] ), 
    .CE(\SCCB1.FSM_return_state_1__N_181 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[1] ), .F0(\SCCB1.n6092 ), 
    .F1(\SCCB1.FSM_return_state_3__N_175[1] ));
  SCCB1_SLICE_471 \SCCB1.SLICE_471 ( .D1(\SCCB1.latched_address[4] ), 
    .C1(\SCCB1.latched_data[4] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.latched_address[5] ), 
    .C0(\SCCB1.latched_data[5] ), .B0(\SCCB1.byte_counter[0] ), 
    .A0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.tx_byte_0__N_310[5] ), 
    .F1(\SCCB1.tx_byte_0__N_310[4] ));
  SCCB1_SLICE_472 \SCCB1.SLICE_472 ( .D1(\SCCB1.FSM_state[3]_2 ), 
    .B1(\FSM_state_adj_425[2] ), .D0(\FSM_state_adj_425[2] ), 
    .C0(\SCCB1.timer_2__N_270 ), .A0(\SCCB1.FSM_state[3]_2 ), 
    .F0(\SCCB1.timer_2__N_271 ), .F1(\SCCB1.FSM_return_state_2__N_179 ));
  SCCB1_SLICE_474 \SCCB1.SLICE_474 ( 
    .DI1(\SCCB1.FSM_return_state_3__N_175[3] ), .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3]_2 ), .B1(\FSM_state_adj_425[2] ), 
    .A1(\FSM_state_adj_425[0] ), .D0(\SCCB1.FSM_return_state[3] ), 
    .C0(\SCCB1.n63 ), .A0(\FSM_state_adj_425[2] ), 
    .CE(\SCCB1.FSM_return_state_1__N_181 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[3] ), .F0(\SCCB1.n6328 ), 
    .F1(\SCCB1.FSM_return_state_3__N_175[3] ));
  SCCB1_SLICE_475 \SCCB1.SLICE_475 ( .D1(\SCCB1.latched_address[2] ), 
    .C1(\SCCB1.latched_data[2] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.latched_address[3] ), 
    .C0(\SCCB1.latched_data[3] ), .B0(\SCCB1.byte_counter[0] ), 
    .A0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.tx_byte_0__N_310[3] ), 
    .F1(\SCCB1.tx_byte_0__N_310[2] ));
  SCCB1_SLICE_476 \SCCB1.SLICE_476 ( .DI1(\SCCB1.FSM_return_state_0__N_182 ), 
    .D1(\FSM_state_adj_425[0] ), .C1(\SCCB1.n3322 ), 
    .B1(\SCCB1.FSM_return_state[0] ), .A1(\SCCB1.n6092 ), 
    .D0(\SCCB1.FSM_state[3]_2 ), .B0(\FSM_state_adj_425[2] ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[0] ), .F0(\SCCB1.n3322 ), 
    .F1(\SCCB1.FSM_return_state_0__N_182 ));
  SCCB1_SLICE_478 \SCCB1.SLICE_478 ( .DI1(\SCCB1.SCCB_SIOD_oe_N_332 ), 
    .D1(\SCCB1.n6326 ), .C1(\SCCB1.FSM_state[1]_2 ), 
    .B1(\SCCB1.FSM_state[3]_2 ), .A1(\FSM_state_adj_425[2] ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_425[2] ), 
    .CE(\SCCB1.SCCB_SIOD_oe_N_333 ), .CLK(test_clk_c), .Q1(SCCB_SIOD_oe), 
    .F0(\SCCB1.n2934 ), .F1(\SCCB1.SCCB_SIOD_oe_N_332 ));
  SCCB1_SLICE_479 \SCCB1.SLICE_479 ( .D1(\SCCB1.latched_address[6] ), 
    .C1(\SCCB1.latched_data[6] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.latched_address[1] ), 
    .C0(\SCCB1.latched_data[1] ), .B0(\SCCB1.byte_counter[0] ), 
    .A0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.tx_byte_0__N_310[1] ), 
    .F1(\SCCB1.tx_byte_0__N_310[6] ));
  SLICE_481 SLICE_481( .F0(VCC_net));
  config_1_SLICE_482 \config_1.SLICE_482 ( .D1(start_c), .C1(\FSM_state[1] ), 
    .B1(\FSM_state[0] ), .D0(\FSM_state[1] ), .C0(\FSM_state[0] ), 
    .F0(\config_1.rom_addr_0__N_24 ), .F1(\config_1.test_clk_c_enable_1 ));
  config_1_SLICE_483 \config_1.SLICE_483 ( .D0(\FSM_state[1] ), 
    .F0(\config_1.rom_addr_0__N_23 ));
  config_1_SLICE_484 \config_1.SLICE_484 ( .D0(\FSM_state[0] ), 
    .F0(\config_1.FSM_state_1__N_75 ));
  config_1_SLICE_486 \config_1.SLICE_486 ( .D0(\config_1.timer[5] ), 
    .C0(\config_1.timer[22] ), .B0(\config_1.timer[6] ), 
    .A0(\config_1.timer[19] ), .F0(\config_1.n54 ));
  config_1_SLICE_488 \config_1.SLICE_488 ( .DI1(\config_1.FSM_state_1__N_73 ), 
    .D1(\FSM_state[1] ), .B1(\config_1.n63 ), .D0(\config_1.n14 ), 
    .C0(\FSM_state[1] ), .B0(\FSM_state[0] ), 
    .CE(\config_1.FSM_state_1__N_74 ), .LSR(\config_1.FSM_state_1__N_75 ), 
    .CLK(test_clk_c), .Q1(\FSM_state[1] ), .F0(\config_1.timer_0__N_165 ), 
    .F1(\config_1.FSM_state_1__N_73 ));
  SLICE_497 SLICE_497( .DI1(SCCB_start_N_327), .D1(SCCB_start), .C1(n6), 
    .B1(\FSM_state[0] ), .A1(\FSM_state[1] ), .D0(SCCB_ready), .C0(n1045), 
    .CLK(test_clk_c), .Q1(SCCB_start), .F0(n6), .F1(SCCB_start_N_327));
  SLICE_498 SLICE_498( .F0(GND_net));
  SCCB1_SLICE_499 \SCCB1.SLICE_499 ( .DI1(\SCCB1.tx_byte_7__N_296 ), 
    .D1(\SCCB1.tx_byte_0__N_310[7] ), .C1(\FSM_state_adj_425[2] ), 
    .B1(\SCCB1.tx_byte[6] ), .D0(\SCCB1.tx_byte[7] ), .C0(\SCCB1.n71 ), 
    .CE(\SCCB1.tx_byte_0__N_311 ), .CLK(test_clk_c), .Q1(\SCCB1.tx_byte[7] ), 
    .F0(\SCCB1.n6326 ), .F1(\SCCB1.tx_byte_7__N_296 ));
  SCCB1_SLICE_502 \SCCB1.SLICE_502 ( 
    .DI1(\SCCB1.timer_31__N_183[22].sig_042.FeedThruLUT ), 
    .D1(\SCCB1.timer_31__N_183[22] ), .D0(\SCCB1.timer[19] ), 
    .C0(\SCCB1.timer[5] ), .B0(\SCCB1.timer[22] ), .A0(\SCCB1.timer[6] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_18__N_224 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[22] ), .F0(\SCCB1.n54 ), 
    .F1(\SCCB1.timer_31__N_183[22].sig_042.FeedThruLUT ));
  SCCB1_SLICE_503 \SCCB1.SLICE_503 ( .D0(\SCCB1.timer[11] ), 
    .C0(\SCCB1.timer[16] ), .B0(\SCCB1.timer[8] ), .A0(\SCCB1.timer[21] ), 
    .F0(\SCCB1.n50 ));
  reader_SLICE_505 \reader.SLICE_505 ( 
    .DI1(\reader.FSM_state[0].sig_036.FeedThruLUT ), 
    .D1(\reader.FSM_state[0] ), .D0(href_in_c), .C0(\reader.FSM_state[0] ), 
    .LSR(\reader.frame_done_c_N_325 ), .CLK(test_clk_c), .Q1(frame_done_c), 
    .F0(\reader.pixel_valid_c_N_326 ), 
    .F1(\reader.FSM_state[0].sig_036.FeedThruLUT ));
  reader_SLICE_506 \reader.SLICE_506 ( .DI1(\reader.frame_done_c_N_325$n0 ), 
    .D1(vsync_in_c), .D0(\reader.FSM_state[0] ), .CLK(test_clk_c), 
    .Q1(\reader.FSM_state[0] ), .F0(\reader.pixel_half_N_335 ), 
    .F1(\reader.frame_done_c_N_325$n0 ));
  reader_SLICE_507 \reader.SLICE_507 ( .D0(vsync_in_c), 
    .F0(\reader.frame_done_c_N_325 ));
  config_1_FSM_state_1__I_0 \config_1.FSM_state_1__I_0 ( .DO0(\FSM_state[1] ), 
    .CE(\config_1.test_clk_c_enable_1 ), .OUTCLK(test_clk_c), .PADDO(done_c));
  cory_pll_lscc_pll_inst_u_PLL_B \cory_pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\cory_pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\cory_pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(test_clk_c));
  href_in href_in_I( .PADDI(href_in_c), .href_in(href_in));
  vsync_in vsync_in_I( .PADDI(vsync_in_c), .vsync_in(vsync_in));
  start start_I( .PADDI(start_c), .start(start));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  test_clk test_clk_I( .PADDO(test_clk_c), .test_clk(test_clk));
  pixel_valid pixel_valid_I( .PADDO(pixel_valid_c), .pixel_valid(pixel_valid));
  frame_done frame_done_I( .PADDO(frame_done_c), .frame_done(frame_done));
  done done_I( .PADDO(done_c), .done(done));
  siod siod_I( .PADDT(SCCB_SIOD_oe), .PADDO(GND_net), .siod(siod));
  sioc sioc_I( .PADDT(SCCB_SIOC_oe), .PADDO(GND_net), .sioc(sioc));
endmodule

module config_1_SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module config_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_32 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_31 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_2 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_34 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_36 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_35 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_5 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_6 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_31__I_37 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module config_1_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_9 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \config_1/sub_27_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_11 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_12 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_303_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_303_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_303_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_15 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_26 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_16 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_303_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_17 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_303_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/rom_addr_7__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_18 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_19 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_28 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_27 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_21 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_29 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_61 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_60 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_27 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_41 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_40 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \SCCB1/sub_21_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_43 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_42 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_35 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_57 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_56 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_45 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_44 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_59 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_58 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_47 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_46 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_39_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_39_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_41 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_41_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_41_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_43 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_43_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_43_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_45_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_45_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_48 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_48_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_48_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_14__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_50_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_50_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_12__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_13__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_52_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_52_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_10__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_54 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_54_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_54_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module config_1_SLICE_56 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \config_1/mux_203_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \config_1/mux_203_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_17__I_30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \config_1/mux_203_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \config_1/mux_203_i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_23 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_60 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \config_1/mux_203_i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \config_1/mux_203_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_21 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_22 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \rom1/i9_4_lut_adj_137 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \rom1/i9_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_1__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20009 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module rom1_SLICE_66 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40010 \rom1/i7_4_lut_adj_154 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_6__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_71 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40011 \rom1/i10_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_10__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_72 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \rom1/i7_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \rom1/i12_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_3__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_4__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_75 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40014 \rom1/i7_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_14__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_76 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40015 \rom1/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_13__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_77 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \rom1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \rom1/i10_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_11__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_12__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_79 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \rom1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_7__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_81 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \SCCB1/i2487_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \SCCB1/i1_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_counter_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/byte_counter_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x4410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_83_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 SLICE_83_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_84_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 SLICE_84_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_90 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_90_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_90_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_92 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_92_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_92_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_94 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_94_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_94_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_97 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_97_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 SLICE_97_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_99 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_99_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_99_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_101 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_101_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 SLICE_101_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_105 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40022 \SCCB1/i1302_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \SCCB1/i1258_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_107 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40022 \SCCB1/i1344_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \SCCB1/i1336_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_109 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \SCCB1/i1480_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \SCCB1/i1358_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \SCCB1/i1_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \SCCB1/mux_24_Mux_1_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/timer_6__I_63 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_6__I_62 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_118 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \SCCB1/i3449_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \SCCB1/i3450_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \SCCB1/timer_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_120 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 \SCCB1/mux_24_Mux_8_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \SCCB1/mux_24_Mux_7_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/timer_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_122 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_122_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \SCCB1.SLICE_122_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_54 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_55 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_125 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_125_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \SCCB1.SLICE_125_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_51 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_52 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_127 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \SCCB1.SLICE_127_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_49 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_31__I_50 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_132 ( input DI1, DI0, D1, C1, B1, D0, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \SCCB1/i353_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \SCCB1/i346_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_3__I_64 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/byte_index_3__I_65 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_135 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40034 \SCCB1/i360_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_136 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40001 \SCCB1.SLICE_136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_state_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_137 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40035 \SCCB1/mux_11_Mux_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reader_pixel_half_SLICE_140 ( input DI0, D0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40001 \reader.pixel_half.SLICE_140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \reader/pixel_half_I_66 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module reader_SLICE_141 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40036 \reader/i28_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \reader/pixel_half_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \rom1/i185_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \rom1/equal_23_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \rom1/i6_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \rom1.reduce_or_313_i11_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \rom1.reduce_or_307_i6_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \rom1/i233_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \rom1/i3373_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \rom1/equal_18_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_148 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \rom1/i3371_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \rom1.i3424_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 \rom1/i3391_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \rom1/i3568_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_150 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40049 \rom1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \rom1/equal_11_i10_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_151 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40051 \rom1/i5_3_lut_adj_132 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \rom1/i4886_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_5__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x5150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \rom1/reduce_or_318_i19_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40054 \rom1.i1_2_lut_adj_178 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_153 ( input D0, C0, B0, A0, output F0 );

  lut40055 \rom1/i2_3_lut_4_lut_adj_140 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \rom1/i239_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \rom1/i143_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \rom1/i3263_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40059 \rom1/equal_8_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \rom1.i3353_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \rom1/equal_5_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \rom1/i1_4_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \rom1.i1_2_lut_3_lut_adj_157 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \SCCB1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \SCCB1/i5250_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_161 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \rom1/i203_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \rom1/equal_14_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \rom1/i3335_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \rom1.equal_44_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_163 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \rom1/i3341_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \rom1/i3337_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 \rom1/i209_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \rom1/equal_16_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \rom1.reduce_or_311_i2_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom1/i200_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 \rom1/i3574_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \rom1/i3572_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \rom1/i2_3_lut_4_lut_adj_142 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \rom1/i191_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_170 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40080 \rom1.equal_41_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \rom1/equal_5_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \rom1/i3331_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \rom1/i3329_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_172 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40084 \rom1/i194_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \rom1/i3257_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \rom1/i3385_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \rom1/i3387_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_174 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \rom1/i3566_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \rom1/i3562_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_175 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \rom1/i3543_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \rom1/equal_9_i14_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_177 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \rom1/i1_3_lut_adj_121 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \rom1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \rom1/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \rom1/i3429_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_181 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \rom1/i3381_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \rom1/equal_6_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_182 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \rom1/i3560_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \rom1/i3556_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \rom1/i3_3_lut_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \rom1/i149_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \rom1/i3301_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \rom1.equal_28_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \rom1/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \rom1/i3379_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 \rom1.i5240_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \rom1.equal_69_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0B00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_187 ( input D0, C0, B0, A0, output F0 );

  lut40105 \rom1/i7_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \rom1/i7_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \rom1/i2_3_lut_4_lut_adj_173 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_189 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \rom1/i3375_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \rom1/i3437_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \rom1/i3554_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \rom1/i3550_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_193 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \rom1/i1_2_lut_3_lut_adj_139 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \rom1/i3369_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_194 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \rom1/i3546_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \rom1/i3544_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \rom1.i3524_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \rom1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \rom1/i1_4_lut_adj_127 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \rom1/i3351_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_198 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40119 \rom1/i5_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \rom1/i1_4_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \rom1.reduce_or_315_i6_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \rom1/i224_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \rom1.i3291_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom1.i230_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_204 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40123 \rom1.equal_61_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \rom1/equal_12_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \rom1.i2_2_lut_adj_160 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \rom1/equal_33_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \rom1/i221_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \rom1/i3345_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x3010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \rom1/i3349_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \rom1.equal_52_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \rom1.i134_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \rom1/i3287_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \rom1/reduce_or_312_i30_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \rom1/i128_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_212 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \rom1/reduce_or_310_i23_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \rom1.equal_20_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \rom1/i3293_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \rom1/i3289_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \rom1/i3325_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \rom1/i3321_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_217 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \rom1/i3_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \rom1/i179_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \rom1/i3319_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \rom1.equal_36_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_219 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \rom1/i3307_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \rom1/i3303_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \rom1/i176_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40142 \rom1/i3315_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_223 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \rom1/i167_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \rom1/i3311_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40144 \rom1/i2_3_lut_4_lut_adj_134 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \rom1/i170_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \rom1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rom1.i3285_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \rom1.reduce_or_310_i9_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \rom1/i3357_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_230 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \rom1/i3359_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \rom1.equal_57_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_231 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \rom1/equal_62_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \rom1/i152_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_233 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \rom1/i5_3_lut_adj_117 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \rom1/i1_2_lut_4_lut_adj_169 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 \rom1/i3297_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \rom1.equal_25_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_237 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 \rom1/i1_3_lut_4_lut_adj_179 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \rom1/i3343_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \rom1/i1_4_lut_adj_122 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \rom1.i197_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \SCCB1/i5100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \SCCB1/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_242 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \SCCB1/i5259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \SCCB1/i3106_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \config_1.i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \config_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_245 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40165 \rom1/i10_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \config_1/i4884_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \rom1/rom_dout_15__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40167 \config_1/i4946_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \config_1/i4944_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_247 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40169 \rom1/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \config_1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_2__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40171 \config_1/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \config_1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \config_1.i2542_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \config_1/i19_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_251 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40124 \config_1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40174 \config_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \config_1/i20_4_lut_adj_181 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_253 ( input D0, C0, B0, A0, output F0 );

  lut40107 \config_1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40176 \config_1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \config_1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40178 \config_1/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40176 \config_1/i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \config_1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_257 ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40012 \rom1/i8_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \config_1/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \rom1/rom_dout_9__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40180 \config_1/i4940_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \config_1/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40182 \rom1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \rom1/i1_2_lut_3_lut_4_lut_adj_159 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_263 ( input D0, C0, B0, A0, output F0 );

  lut40014 \rom1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \rom1/i9_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \rom1/i212_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_265 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40185 \rom1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \rom1/equal_51_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x80CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40187 \rom1.i5_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \rom1/i2_3_lut_4_lut_adj_174 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 \rom1/i9_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \rom1/i2_2_lut_3_lut_adj_138 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_271 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \rom1/i3389_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \rom1/equal_10_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_273 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \rom1/i4930_2_lut_4_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \rom1/equal_13_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_274 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \rom1/i2_2_lut_adj_168 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \rom1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_275 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \rom1/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \rom1/i4_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \rom1/i10_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \rom1.reduce_or_304_i10_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x0C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_277 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40182 \rom1/i6_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \rom1/i4876_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_278 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40201 \rom1/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \rom1/i161_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_279 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40202 \rom1/i7_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \rom1/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_280 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40203 \rom1/i2_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \rom1/equal_7_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_282 ( input D0, C0, B0, A0, output F0 );

  lut40204 \rom1/i9_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_284 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \rom1/i1_2_lut_3_lut_adj_149 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \rom1/i1_2_lut_3_lut_adj_150 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_285 ( input D0, C0, B0, A0, output F0 );

  lut40207 \rom1/i8_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 \rom1/i1_2_lut_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40209 \rom1/i1_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_288 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \rom1/i4_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \rom1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \rom1/i3_4_lut_adj_130 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \rom1.i182_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_291 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \rom1/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \rom1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_294 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \rom1/i1_3_lut_adj_104 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \rom1/i164_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 \rom1/i1_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \rom1/i2_3_lut_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_303 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40220 \rom1/i7_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \rom1/i3416_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_306 ( input D0, C0, B0, A0, output F0 );

  lut40222 \rom1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 \rom1/i4_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \rom1/i1_2_lut_3_lut_adj_151 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40198 \rom1/i6_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \rom1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40226 \rom1/i9_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \rom1/i1_2_lut_4_lut_adj_170 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40228 \rom1/i3_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \rom1/i131_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \rom1/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \rom1/i4921_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x4544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \rom1/i1_4_lut_adj_107 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \rom1/i2_3_lut_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_321 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40232 \rom1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \rom1/i3_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_322 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \rom1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \rom1/equal_29_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \rom1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \rom1/i4909_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \rom1/i3367_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40239 \rom1/equal_47_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \rom1.i155_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \rom1/i1_2_lut_4_lut_adj_176 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40242 \rom1/i2_3_lut_4_lut_adj_143 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40243 \rom1/i2_3_lut_adj_102 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \rom1/i3281_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \rom1.i3275_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \rom1/i3_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \rom1/i1_2_lut_3_lut_adj_171 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_332 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \rom1/equal_63_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \rom1/i1_2_lut_4_lut_adj_180 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \rom1/i4_4_lut_adj_131 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \rom1.reduce_or_317_i19_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_338 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40251 \rom1/i3269_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \rom1/i3265_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_339 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \rom1/i1_2_lut_3_lut_adj_172 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \rom1/i1_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \rom1/i7_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \rom1/i1_2_lut_4_lut_adj_162 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_347 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \rom1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \rom1.i206_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \rom1/i1_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \rom1/i2_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x22A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \rom1/i6_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \rom1/i4_4_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40223 \rom1/i7_4_lut_adj_164 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \rom1/i2_3_lut_4_lut_adj_120 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_360 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \rom1/i7_4_lut_adj_136 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \rom1/i236_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_362 ( input D0, C0, B0, A0, output F0 );

  lut40264 \rom1/i5_2_lut_4_lut_adj_166 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_365 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40265 \rom1/i3_4_lut_adj_123 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \rom1/i1_2_lut_adj_141 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_367 ( input D0, C0, B0, A0, output F0 );

  lut40267 \rom1/i8_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_368 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40268 \rom1/i2_3_lut_adj_155 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_369 ( input D0, C0, B0, A0, output F0 );

  lut40269 \rom1/i7_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_370 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \rom1/i3_2_lut_adj_152 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \rom1/i2_4_lut_adj_148 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \rom1/i158_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom1/i2_3_lut_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_375 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40272 \rom1/i3277_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \rom1/i3273_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \rom1/i3_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \rom1.i227_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_379 ( input D0, C0, B0, A0, output F0 );

  lut40061 \rom1/i6_4_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_382 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \rom1/i2_3_lut_adj_156 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \rom1/i3408_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_383 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40198 \rom1/i5_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \rom1/i188_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_386 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \rom1/i146_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \rom1/equal_11_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_388 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40279 \rom1/i1_2_lut_3_lut_adj_147 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40007 \rom1/i6_4_lut_adj_144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \rom1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40281 \rom1/i3_4_lut_adj_146 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \rom1/i2_3_lut_adj_145 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40007 \rom1/i5_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \rom1/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_397 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \rom1/i1_2_lut_3_lut_adj_158 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \rom1/i3299_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xBABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \rom1/i6_4_lut_adj_163 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \rom1/i4_4_lut_adj_161 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_401 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40078 \SCCB1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \SCCB1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_403 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \SCCB1/i5132_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \SCCB1/i3_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_405 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \SCCB1/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \SCCB1/i5256_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40289 \SCCB1.i2526_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \SCCB1/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_409 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40290 \SCCB1/mux_24_Mux_6_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \SCCB1/i944_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_411 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40124 \SCCB1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 \SCCB1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \SCCB1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_413 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40292 \SCCB1/mux_24_Mux_3_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \SCCB1/i24_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \SCCB1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \SCCB1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_415 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \SCCB1/i1_2_lut_adj_75 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \SCCB1/mux_24_Mux_1_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_417 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40295 \SCCB1/i5138_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \SCCB1/i5137_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40297 \config_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 \config_1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_420 ( input DI1, D1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40299 \SCCB1/i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \config_1/i1_2_lut_4_lut_adj_182 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/SCCB_ready_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x3331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_423 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40301 \SCCB1/mux_23_Mux_1_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \SCCB1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x1016") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \SCCB1/i5238_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \SCCB1.i1_2_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x0501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_425 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40305 \SCCB1/i3107_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \SCCB1/i20_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_1__I_38 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 \SCCB1/i5262_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \SCCB1/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40309 \SCCB1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 \SCCB1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x0C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x37AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_431 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40311 \SCCB1/i23_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \SCCB1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x23EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x2303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_432 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40313 i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \SCCB1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x8C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x2203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \SCCB1/i2503_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40316 \SCCB1/i2517_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_437 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40311 \SCCB1/i38_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40317 \SCCB1/i37_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x9DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40318 \SCCB1/mux_11_Mux_7_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40319 \SCCB1/i5123_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x0220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_440 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40320 \SCCB1/i1_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \SCCB1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_441 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \SCCB1/i3452_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \SCCB1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_442 ( input DI1, D1, C1, D0, C0, B0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40323 \SCCB1/i2413_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \SCCB1/i5114_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_return_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_444 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 \SCCB1/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_53 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_446 ( input D0, C0, B0, A0, output F0 );

  lut40325 \config_1/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_450 ( input D0, C0, B0, A0, output F0 );

  lut40013 \rom1/i9_4_lut_adj_109 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_451 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40326 \rom1/i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \rom1/i9_4_lut_adj_126 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_8__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40328 \config_1/mux_203_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 i4911_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_454 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40329 \config_1/mux_194_Mux_0_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \config_1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/FSM_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_470 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40331 \SCCB1/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \SCCB1/i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_3__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x50AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \SCCB1/mux_11_Mux_4_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \SCCB1/mux_11_Mux_5_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_472 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \SCCB1/i1_2_lut_adj_76 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \SCCB1/i2531_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_474 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40337 \SCCB1/mux_25_Mux_3_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \SCCB1/i5106_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x5CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \SCCB1/mux_11_Mux_2_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \SCCB1/mux_11_Mux_3_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_476 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40338 \SCCB1/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \SCCB1/i2325_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xC0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_478 ( input DI1, D1, C1, B1, A1, D0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40339 \SCCB1/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \SCCB1/i1_2_lut_adj_77 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/SCCB_SIOD_oe_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x1D3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 \SCCB1/mux_11_Mux_6_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40342 \SCCB1/mux_11_Mux_1_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xF5B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_481 ( output F0 );
  wire   GNDI;

  lut40343 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_482 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40344 \config_1/i1_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \config_1/i5243_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_483 ( input D0, output F0 );
  wire   GNDI;

  lut40346 \config_1/i2401_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_484 ( input D0, output F0 );
  wire   GNDI;

  lut40346 \config_1/i589_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_486 ( input D0, C0, B0, A0, output F0 );

  lut40107 \config_1/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_488 ( input DI1, D1, B1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40347 \config_1/i3434_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40348 \config_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40349 i1_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 i2_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/SCCB_start_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x7740") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( output F0 );
  wire   GNDI;

  lut40351 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_499 ( input DI1, D1, C1, B1, D0, C0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40352 \SCCB1/i1227_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \SCCB1/i5102_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_502 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \SCCB1.SLICE_502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \SCCB1/i22_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_31__I_48 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_503 ( input D0, C0, B0, A0, output F0 );

  lut40322 \SCCB1/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module reader_SLICE_505 ( input DI1, D1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40002 \reader.SLICE_505_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \reader/i330_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \reader/FSM_state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module reader_SLICE_506 ( input DI1, D1, D0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40299 \reader.SLICE_506_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \reader/i2495_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \reader/FSM_state_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module reader_SLICE_507 ( input D0, output F0 );
  wire   GNDI;

  lut40346 \reader/i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_FSM_state_1__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \config_1/FSM_state_1__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module cory_pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \cory_pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module href_in ( output PADDI, input href_in );
  wire   GNDI;

  BB_B_B \href_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(href_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (href_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module vsync_in ( output PADDI, input vsync_in );
  wire   GNDI;

  BB_B_B \vsync_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(vsync_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (vsync_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module start ( output PADDI, input start );
  wire   GNDI;

  BB_B_B \start_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(start));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (start => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module test_clk ( input PADDO, output test_clk );
  wire   VCCI;

  BB_B_B \test_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(test_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => test_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module pixel_valid ( input PADDO, output pixel_valid );
  wire   VCCI;

  BB_B_B \pixel_valid_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pixel_valid));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pixel_valid) = (0:0:0,0:0:0);
  endspecify

endmodule

module frame_done ( input PADDO, output frame_done );
  wire   VCCI;

  BB_B_B \frame_done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(frame_done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => frame_done) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module siod ( input PADDT, PADDO, output siod );

  BB_B_B \siod_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(siod));

  specify
    (PADDT => siod) = (0:0:0,0:0:0);
    (PADDO => siod) = (0:0:0,0:0:0);
  endspecify

endmodule

module sioc ( input PADDT, PADDO, output sioc );

  BB_B_B \sioc_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(sioc));

  specify
    (PADDT => sioc) = (0:0:0,0:0:0);
    (PADDO => sioc) = (0:0:0,0:0:0);
  endspecify

endmodule
