(pcb /Users/janehacker/Documents/TMP76C75T/TMP76C75T.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.2-1)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  210302 -131576  97592.5 -131576  97592.5 -38915  210302 -38915
            210302 -131576)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U3 194310 -57150 front 0 (PN "M60011-0131J"))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U2 161290 -41910 front 270 (PN 27C256))
    )
    (component "Package_LCC:PLCC-68_THT-Socket"
      (place U1 145075 -82520 front 0 (PN TMP76C75T))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (place SW1 113030 -88900 front 180 (PN SW_DIP_x03))
    )
    (component Resistor_THT:R_Array_SIP9
      (place "RN4-2" 207010 -64770 front 270 (PN R_Network08))
      (place "RN3-2" 207010 -40640 front 270 (PN R_Network08))
      (place RN7 158750 -115570 front 180 (PN R_Network08))
      (place RN5 162560 -97790 front 270 (PN R_Network08))
      (place RN4 162560 -73660 front 270 (PN R_Network08))
      (place RN3 138430 -77470 front 0 (PN R_Network08))
      (place RN1 127000 -111760 front 90 (PN R_Network08))
    )
    (component Resistor_THT:R_Array_SIP7
      (place RN6 134620 -115570 front 180 (PN R_Network06))
    )
    (component Resistor_THT:R_Array_SIP5
      (place RN2 127000 -77470 front 270 (PN R_Network04_US))
    )
    (component "Connector_Coaxial:SMA_Amphenol_901-144_Vertical"
      (place J3 114300 -69850 front 0 (PN Conn_Coaxial_x2_Isolated))
    )
    (component Connector_PinHeader_1.00mm:PinHeader_1x08_P1.00mm_Horizontal
      (place J2 151130 -120650 front 270 (PN Conn_01x08_MountingPin))
    )
    (component "Connector_BarrelJack:BarrelJack_CUI_PJ-063AH_Horizontal"
      (place J1 181610 -106680 front 0 (PN "Jack-DC"))
    )
    (component "Package_TO_SOT_SMD:SOT-143"
      (place D1 100830 -86190 front 270 (PN SP0503BAHT))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (place C1 101600 -93980 front 90 (PN C))
    )
  )
  (library
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_LCC:PLCC-68_THT-Socket"
      (outline (path signal 120  15625 2925  1000 2925))
      (outline (path signal 120  15625 -28325  15625 2925))
      (outline (path signal 120  -15625 -28325  15625 -28325))
      (outline (path signal 120  -15625 1925  -15625 -28325))
      (outline (path signal 120  -14625 2925  -15625 1925))
      (outline (path signal 120  -1000 2925  -14625 2925))
      (outline (path signal 100  0 1825  500 2825))
      (outline (path signal 100  -500 2825  0 1825))
      (outline (path signal 100  12985 285  -12985 285))
      (outline (path signal 100  12985 -25685  12985 285))
      (outline (path signal 100  -12985 -25685  12985 -25685))
      (outline (path signal 100  -12985 285  -12985 -25685))
      (outline (path signal 50  16000 3300  -16000 3300))
      (outline (path signal 50  16000 -28700  16000 3300))
      (outline (path signal 50  -16000 -28700  16000 -28700))
      (outline (path signal 50  -16000 3300  -16000 -28700))
      (outline (path signal 100  15525 2825  -14525 2825))
      (outline (path signal 100  15525 -28225  15525 2825))
      (outline (path signal 100  -15525 -28225  15525 -28225))
      (outline (path signal 100  -15525 1825  -15525 -28225))
      (outline (path signal 100  -14525 2825  -15525 1825))
      (pin Round[A]Pad_1422.4_um 60 12700 -2540)
      (pin Round[A]Pad_1422.4_um 58 12700 -5080)
      (pin Round[A]Pad_1422.4_um 56 12700 -7620)
      (pin Round[A]Pad_1422.4_um 54 12700 -10160)
      (pin Round[A]Pad_1422.4_um 52 12700 -12700)
      (pin Round[A]Pad_1422.4_um 50 12700 -15240)
      (pin Round[A]Pad_1422.4_um 48 12700 -17780)
      (pin Round[A]Pad_1422.4_um 46 12700 -20320)
      (pin Round[A]Pad_1422.4_um 61 10160 0)
      (pin Round[A]Pad_1422.4_um 59 10160 -5080)
      (pin Round[A]Pad_1422.4_um 57 10160 -7620)
      (pin Round[A]Pad_1422.4_um 55 10160 -10160)
      (pin Round[A]Pad_1422.4_um 53 10160 -12700)
      (pin Round[A]Pad_1422.4_um 51 10160 -15240)
      (pin Round[A]Pad_1422.4_um 49 10160 -17780)
      (pin Round[A]Pad_1422.4_um 47 10160 -20320)
      (pin Round[A]Pad_1422.4_um 45 10160 -22860)
      (pin Round[A]Pad_1422.4_um 43 10160 -25400)
      (pin Round[A]Pad_1422.4_um 41 7620 -25400)
      (pin Round[A]Pad_1422.4_um 39 5080 -25400)
      (pin Round[A]Pad_1422.4_um 37 2540 -25400)
      (pin Round[A]Pad_1422.4_um 35 0 -25400)
      (pin Round[A]Pad_1422.4_um 33 -2540 -25400)
      (pin Round[A]Pad_1422.4_um 31 -5080 -25400)
      (pin Round[A]Pad_1422.4_um 29 -7620 -25400)
      (pin Round[A]Pad_1422.4_um 27 -10160 -25400)
      (pin Round[A]Pad_1422.4_um 44 12700 -22860)
      (pin Round[A]Pad_1422.4_um 42 7620 -22860)
      (pin Round[A]Pad_1422.4_um 40 5080 -22860)
      (pin Round[A]Pad_1422.4_um 38 2540 -22860)
      (pin Round[A]Pad_1422.4_um 36 0 -22860)
      (pin Round[A]Pad_1422.4_um 34 -2540 -22860)
      (pin Round[A]Pad_1422.4_um 32 -5080 -22860)
      (pin Round[A]Pad_1422.4_um 30 -7620 -22860)
      (pin Round[A]Pad_1422.4_um 28 -10160 -22860)
      (pin Round[A]Pad_1422.4_um 26 -12700 -22860)
      (pin Round[A]Pad_1422.4_um 24 -12700 -20320)
      (pin Round[A]Pad_1422.4_um 22 -12700 -17780)
      (pin Round[A]Pad_1422.4_um 20 -12700 -15240)
      (pin Round[A]Pad_1422.4_um 18 -12700 -12700)
      (pin Round[A]Pad_1422.4_um 16 -12700 -10160)
      (pin Round[A]Pad_1422.4_um 14 -12700 -7620)
      (pin Round[A]Pad_1422.4_um 12 -12700 -5080)
      (pin Round[A]Pad_1422.4_um 10 -12700 -2540)
      (pin Round[A]Pad_1422.4_um 25 -10160 -20320)
      (pin Round[A]Pad_1422.4_um 23 -10160 -17780)
      (pin Round[A]Pad_1422.4_um 21 -10160 -15240)
      (pin Round[A]Pad_1422.4_um 19 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 17 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 15 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 13 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 11 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 63 7620 0)
      (pin Round[A]Pad_1422.4_um 65 5080 0)
      (pin Round[A]Pad_1422.4_um 67 2540 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 0)
      (pin Round[A]Pad_1422.4_um 7 -7620 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 62 10160 -2540)
      (pin Round[A]Pad_1422.4_um 64 7620 -2540)
      (pin Round[A]Pad_1422.4_um 66 5080 -2540)
      (pin Round[A]Pad_1422.4_um 68 2540 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 6 -5080 -2540)
      (pin Round[A]Pad_1422.4_um 4 -2540 -2540)
      (pin Round[A]Pad_1422.4_um 2 0 -2540)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (outline (path signal 50  8950 2700  -1350 2700))
      (outline (path signal 50  8950 -7750  8950 2700))
      (outline (path signal 50  -1350 -7750  8950 -7750))
      (outline (path signal 50  -1350 2700  -1350 -7750))
      (outline (path signal 120  3133.33 -4445  3133.33 -5715))
      (outline (path signal 120  1780 -5645  3133.33 -5645))
      (outline (path signal 120  1780 -5525  3133.33 -5525))
      (outline (path signal 120  1780 -5405  3133.33 -5405))
      (outline (path signal 120  1780 -5285  3133.33 -5285))
      (outline (path signal 120  1780 -5165  3133.33 -5165))
      (outline (path signal 120  1780 -5045  3133.33 -5045))
      (outline (path signal 120  1780 -4925  3133.33 -4925))
      (outline (path signal 120  1780 -4805  3133.33 -4805))
      (outline (path signal 120  1780 -4685  3133.33 -4685))
      (outline (path signal 120  1780 -4565  3133.33 -4565))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  3133.33 -1905  3133.33 -3175))
      (outline (path signal 120  1780 -3105  3133.33 -3105))
      (outline (path signal 120  1780 -2985  3133.33 -2985))
      (outline (path signal 120  1780 -2865  3133.33 -2865))
      (outline (path signal 120  1780 -2745  3133.33 -2745))
      (outline (path signal 120  1780 -2625  3133.33 -2625))
      (outline (path signal 120  1780 -2505  3133.33 -2505))
      (outline (path signal 120  1780 -2385  3133.33 -2385))
      (outline (path signal 120  1780 -2265  3133.33 -2265))
      (outline (path signal 120  1780 -2145  3133.33 -2145))
      (outline (path signal 120  1780 -2025  3133.33 -2025))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  3133.33 635  3133.33 -635))
      (outline (path signal 120  1780 -565  3133.33 -565))
      (outline (path signal 120  1780 -445  3133.33 -445))
      (outline (path signal 120  1780 -325  3133.33 -325))
      (outline (path signal 120  1780 -205  3133.33 -205))
      (outline (path signal 120  1780 -85  3133.33 -85))
      (outline (path signal 120  1780 35  3133.33 35))
      (outline (path signal 120  1780 155  3133.33 155))
      (outline (path signal 120  1780 275  3133.33 275))
      (outline (path signal 120  1780 395  3133.33 395))
      (outline (path signal 120  1780 515  3133.33 515))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  -1380 2660  -1380 1277))
      (outline (path signal 120  -1380 2660  4 2660))
      (outline (path signal 120  8760 2420  8760 -7500))
      (outline (path signal 120  -1140 2420  -1140 -7500))
      (outline (path signal 120  -1140 -7500  8760 -7500))
      (outline (path signal 120  -1140 2420  8760 2420))
      (outline (path signal 100  3133.33 -4445  3133.33 -5715))
      (outline (path signal 100  1780 -5645  3133.33 -5645))
      (outline (path signal 100  1780 -5545  3133.33 -5545))
      (outline (path signal 100  1780 -5445  3133.33 -5445))
      (outline (path signal 100  1780 -5345  3133.33 -5345))
      (outline (path signal 100  1780 -5245  3133.33 -5245))
      (outline (path signal 100  1780 -5145  3133.33 -5145))
      (outline (path signal 100  1780 -5045  3133.33 -5045))
      (outline (path signal 100  1780 -4945  3133.33 -4945))
      (outline (path signal 100  1780 -4845  3133.33 -4845))
      (outline (path signal 100  1780 -4745  3133.33 -4745))
      (outline (path signal 100  1780 -4645  3133.33 -4645))
      (outline (path signal 100  1780 -4545  3133.33 -4545))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  3133.33 -1905  3133.33 -3175))
      (outline (path signal 100  1780 -3105  3133.33 -3105))
      (outline (path signal 100  1780 -3005  3133.33 -3005))
      (outline (path signal 100  1780 -2905  3133.33 -2905))
      (outline (path signal 100  1780 -2805  3133.33 -2805))
      (outline (path signal 100  1780 -2705  3133.33 -2705))
      (outline (path signal 100  1780 -2605  3133.33 -2605))
      (outline (path signal 100  1780 -2505  3133.33 -2505))
      (outline (path signal 100  1780 -2405  3133.33 -2405))
      (outline (path signal 100  1780 -2305  3133.33 -2305))
      (outline (path signal 100  1780 -2205  3133.33 -2205))
      (outline (path signal 100  1780 -2105  3133.33 -2105))
      (outline (path signal 100  1780 -2005  3133.33 -2005))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  3133.33 635  3133.33 -635))
      (outline (path signal 100  1780 -565  3133.33 -565))
      (outline (path signal 100  1780 -465  3133.33 -465))
      (outline (path signal 100  1780 -365  3133.33 -365))
      (outline (path signal 100  1780 -265  3133.33 -265))
      (outline (path signal 100  1780 -165  3133.33 -165))
      (outline (path signal 100  1780 -65  3133.33 -65))
      (outline (path signal 100  1780 35  3133.33 35))
      (outline (path signal 100  1780 135  3133.33 135))
      (outline (path signal 100  1780 235  3133.33 235))
      (outline (path signal 100  1780 335  3133.33 335))
      (outline (path signal 100  1780 435  3133.33 435))
      (outline (path signal 100  1780 535  3133.33 535))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  -1080 -7440  -1080 1360))
      (outline (path signal 100  8700 -7440  -1080 -7440))
      (outline (path signal 100  8700 2360  8700 -7440))
      (outline (path signal 100  -80 2360  8700 2360))
      (pin Oval[A]Pad_1600x1600_um 6 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 7620 -5080)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP7
      (outline (path signal 50  16950 1650  -1700 1650))
      (outline (path signal 50  16950 -1650  16950 1650))
      (outline (path signal 50  -1700 -1650  16950 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  16680 1400  -1440 1400))
      (outline (path signal 120  16680 -1400  16680 1400))
      (outline (path signal 120  -1440 -1400  16680 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  16530 1250  -1290 1250))
      (outline (path signal 100  16530 -1250  16530 1250))
      (outline (path signal 100  -1290 -1250  16530 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP5
      (outline (path signal 50  11900 1650  -1700 1650))
      (outline (path signal 50  11900 -1650  11900 1650))
      (outline (path signal 50  -1700 -1650  11900 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  11600 1400  -1440 1400))
      (outline (path signal 120  11600 -1400  11600 1400))
      (outline (path signal 120  -1440 -1400  11600 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  11450 1250  -1290 1250))
      (outline (path signal 100  11450 -1250  11450 1250))
      (outline (path signal 100  -1290 -1250  11450 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_Coaxial:SMA_Amphenol_901-144_Vertical"
      (outline (path signal 120  -1450 3355  1450 3355))
      (outline (path signal 120  -1450 -3355  1450 -3355))
      (outline (path signal 120  3355 1450  3355 -1450))
      (outline (path signal 120  -3355 1450  -3355 -1450))
      (outline (path signal 100  3175 3175  3175 -3175))
      (outline (path signal 100  -3175 -3175  3175 -3175))
      (outline (path signal 100  -3175 3175  -3175 -3175))
      (outline (path signal 100  -3175 3175  3175 3175))
      (outline (path signal 50  -4170 4170  4170 4170))
      (outline (path signal 50  -4170 4170  -4170 -4170))
      (outline (path signal 50  4170 -4170  4170 4170))
      (outline (path signal 50  4170 -4170  -4170 -4170))
      (outline (path signal 100  3175 0  3095.4 -706.504  2860.58 -1377.58  2482.32 -1979.58
            1979.58 -2482.32  1377.58 -2860.58  706.504 -3095.4  0 -3175
            -706.504 -3095.4  -1377.58 -2860.58  -1979.58 -2482.32  -2482.32 -1979.58
            -2860.58 -1377.58  -3095.4 -706.504  -3175 0  -3095.4 706.504
            -2860.58 1377.58  -2482.32 1979.58  -1979.58 2482.32  -1377.58 2860.58
            -706.504 3095.4  0 3175  706.504 3095.4  1377.58 2860.58  1979.58 2482.32
            2482.32 1979.58  2860.58 1377.58  3095.4 706.504  3175 0))
      (pin Round[A]Pad_2250_um 2 -2540 -2540)
      (pin Round[A]Pad_2250_um 2@1 -2540 2540)
      (pin Round[A]Pad_2250_um 2@2 2540 2540)
      (pin Round[A]Pad_2250_um 2@3 2540 -2540)
      (pin Round[A]Pad_2050_um 1 0 0)
    )
    (image Connector_PinHeader_1.00mm:PinHeader_1x08_P1.00mm_Horizontal
      (outline (path signal 50  3750 1000  -1000 1000))
      (outline (path signal 50  3750 -8000  3750 1000))
      (outline (path signal 50  -1000 -8000  3750 -8000))
      (outline (path signal 50  -1000 1000  -1000 -8000))
      (outline (path signal 120  -685 685  0 685))
      (outline (path signal 120  -685 0  -685 685))
      (outline (path signal 120  3310 -7210  1310 -7210))
      (outline (path signal 120  3310 -6790  3310 -7210))
      (outline (path signal 120  1310 -6790  3310 -6790))
      (outline (path signal 120  468.215 -6500  1310 -6500))
      (outline (path signal 120  3310 -6210  1310 -6210))
      (outline (path signal 120  3310 -5790  3310 -6210))
      (outline (path signal 120  1310 -5790  3310 -5790))
      (outline (path signal 120  468.215 -5500  1310 -5500))
      (outline (path signal 120  3310 -5210  1310 -5210))
      (outline (path signal 120  3310 -4790  3310 -5210))
      (outline (path signal 120  1310 -4790  3310 -4790))
      (outline (path signal 120  468.215 -4500  1310 -4500))
      (outline (path signal 120  3310 -4210  1310 -4210))
      (outline (path signal 120  3310 -3790  3310 -4210))
      (outline (path signal 120  1310 -3790  3310 -3790))
      (outline (path signal 120  468.215 -3500  1310 -3500))
      (outline (path signal 120  3310 -3210  1310 -3210))
      (outline (path signal 120  3310 -2790  3310 -3210))
      (outline (path signal 120  1310 -2790  3310 -2790))
      (outline (path signal 120  468.215 -2500  1310 -2500))
      (outline (path signal 120  3310 -2210  1310 -2210))
      (outline (path signal 120  3310 -1790  3310 -2210))
      (outline (path signal 120  1310 -1790  3310 -1790))
      (outline (path signal 120  468.215 -1500  1310 -1500))
      (outline (path signal 120  3310 -1210  1310 -1210))
      (outline (path signal 120  3310 -790  3310 -1210))
      (outline (path signal 120  1310 -790  3310 -790))
      (outline (path signal 120  685 -500  1310 -500))
      (outline (path signal 120  1310 -90  3310 -90))
      (outline (path signal 120  1310 30  3310 30))
      (outline (path signal 120  1310 150  3310 150))
      (outline (path signal 120  3310 -210  1310 -210))
      (outline (path signal 120  3310 210  3310 -210))
      (outline (path signal 120  1310 210  3310 210))
      (outline (path signal 120  1310 -7560  394.493 -7560))
      (outline (path signal 120  1310 560  1310 -7560))
      (outline (path signal 120  685 560  1310 560))
      (outline (path signal 100  1250 -7150  3250 -7150))
      (outline (path signal 100  3250 -6850  3250 -7150))
      (outline (path signal 100  1250 -6850  3250 -6850))
      (outline (path signal 100  -150 -7150  250 -7150))
      (outline (path signal 100  -150 -6850  -150 -7150))
      (outline (path signal 100  -150 -6850  250 -6850))
      (outline (path signal 100  1250 -6150  3250 -6150))
      (outline (path signal 100  3250 -5850  3250 -6150))
      (outline (path signal 100  1250 -5850  3250 -5850))
      (outline (path signal 100  -150 -6150  250 -6150))
      (outline (path signal 100  -150 -5850  -150 -6150))
      (outline (path signal 100  -150 -5850  250 -5850))
      (outline (path signal 100  1250 -5150  3250 -5150))
      (outline (path signal 100  3250 -4850  3250 -5150))
      (outline (path signal 100  1250 -4850  3250 -4850))
      (outline (path signal 100  -150 -5150  250 -5150))
      (outline (path signal 100  -150 -4850  -150 -5150))
      (outline (path signal 100  -150 -4850  250 -4850))
      (outline (path signal 100  1250 -4150  3250 -4150))
      (outline (path signal 100  3250 -3850  3250 -4150))
      (outline (path signal 100  1250 -3850  3250 -3850))
      (outline (path signal 100  -150 -4150  250 -4150))
      (outline (path signal 100  -150 -3850  -150 -4150))
      (outline (path signal 100  -150 -3850  250 -3850))
      (outline (path signal 100  1250 -3150  3250 -3150))
      (outline (path signal 100  3250 -2850  3250 -3150))
      (outline (path signal 100  1250 -2850  3250 -2850))
      (outline (path signal 100  -150 -3150  250 -3150))
      (outline (path signal 100  -150 -2850  -150 -3150))
      (outline (path signal 100  -150 -2850  250 -2850))
      (outline (path signal 100  1250 -2150  3250 -2150))
      (outline (path signal 100  3250 -1850  3250 -2150))
      (outline (path signal 100  1250 -1850  3250 -1850))
      (outline (path signal 100  -150 -2150  250 -2150))
      (outline (path signal 100  -150 -1850  -150 -2150))
      (outline (path signal 100  -150 -1850  250 -1850))
      (outline (path signal 100  1250 -1150  3250 -1150))
      (outline (path signal 100  3250 -850  3250 -1150))
      (outline (path signal 100  1250 -850  3250 -850))
      (outline (path signal 100  -150 -1150  250 -1150))
      (outline (path signal 100  -150 -850  -150 -1150))
      (outline (path signal 100  -150 -850  250 -850))
      (outline (path signal 100  1250 -150  3250 -150))
      (outline (path signal 100  3250 150  3250 -150))
      (outline (path signal 100  1250 150  3250 150))
      (outline (path signal 100  -150 -150  250 -150))
      (outline (path signal 100  -150 150  -150 -150))
      (outline (path signal 100  -150 150  250 150))
      (outline (path signal 100  250 250  500 500))
      (outline (path signal 100  250 -7500  250 250))
      (outline (path signal 100  1250 -7500  250 -7500))
      (outline (path signal 100  1250 500  1250 -7500))
      (outline (path signal 100  500 500  1250 500))
      (pin Oval[A]Pad_850x850_um 8 0 -7000)
      (pin Oval[A]Pad_850x850_um 7 0 -6000)
      (pin Oval[A]Pad_850x850_um 6 0 -5000)
      (pin Oval[A]Pad_850x850_um 5 0 -4000)
      (pin Oval[A]Pad_850x850_um 4 0 -3000)
      (pin Oval[A]Pad_850x850_um 3 0 -2000)
      (pin Oval[A]Pad_850x850_um 2 0 -1000)
      (pin Rect[A]Pad_850x850_um 1 0 0)
    )
    (image "Connector_BarrelJack:BarrelJack_CUI_PJ-063AH_Horizontal"
      (outline (path signal 50  6000 1500  -6000 1500))
      (outline (path signal 50  6000 -12500  6000 1500))
      (outline (path signal 50  -6000 -12500  6000 -12500))
      (outline (path signal 50  -6000 1500  -6000 -12500))
      (outline (path signal 120  -1000 1300  1000 1300))
      (outline (path signal 120  -5110 -12110  -5110 -9050))
      (outline (path signal 120  5110 -12110  -5110 -12110))
      (outline (path signal 120  5110 -9050  5110 -12110))
      (outline (path signal 120  5110 1110  5110 -4950))
      (outline (path signal 120  2300 1110  5110 1110))
      (outline (path signal 120  -5110 1110  -2300 1110))
      (outline (path signal 120  -5110 -4950  -5110 1110))
      (outline (path signal 100  -5000 -12000  -5000 1000))
      (outline (path signal 100  5000 -12000  -5000 -12000))
      (outline (path signal 100  5000 1000  5000 -12000))
      (outline (path signal 100  1000 1000  5000 1000))
      (outline (path signal 100  0 0  1000 1000))
      (outline (path signal 100  -1000 1000  0 0))
      (outline (path signal 100  -5000 1000  -1000 1000))
      (pin Oval[A]Pad_2000x3500_um MP 4500 -7000)
      (pin Oval[A]Pad_2000x3500_um MP@1 -4500 -7000)
      (pin Oval[A]Pad_3300x2000_um 2 0 -6000)
      (pin Rect[A]Pad_4000x2000_um 1 0 0)
      (keepout "" (circle F.Cu 1600 0 -9000))
      (keepout "" (circle B.Cu 1600 0 -9000))
    )
    (image "Package_TO_SOT_SMD:SOT-143"
      (outline (path signal 50  -2050 -1750  -2050 1750))
      (outline (path signal 50  -2050 -1750  2050 -1750))
      (outline (path signal 50  2050 1750  -2050 1750))
      (outline (path signal 50  2050 1750  2050 -1750))
      (outline (path signal 100  1200 1500  1200 -1500))
      (outline (path signal 100  1200 -1500  -1200 -1500))
      (outline (path signal 100  -1200 -1500  -1200 1000))
      (outline (path signal 100  -700 1500  1200 1500))
      (outline (path signal 100  -1200 1000  -700 1500))
      (outline (path signal 120  1200 1550  -1750 1550))
      (outline (path signal 120  -1200 -1550  1200 -1550))
      (pin Rect[T]Pad_1000x1400_um (rotate 270) 4 1100 950)
      (pin Rect[T]Pad_1000x1400_um (rotate 270) 3 1100 -950)
      (pin Rect[T]Pad_1000x1400_um (rotate 270) 2 -1100 -950)
      (pin Rect[T]Pad_1200x1400_um (rotate 270) 1 -1100 770)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 120  -1319.8 1395  -1319.8 995))
      (outline (path signal 120  -1519.8 1195  -1119.8 1195))
      (outline (path signal 120  2831 370  2831 -370))
      (outline (path signal 120  2791 537  2791 -537))
      (outline (path signal 120  2751 664  2751 -664))
      (outline (path signal 120  2711 768  2711 -768))
      (outline (path signal 120  2671 859  2671 -859))
      (outline (path signal 120  2631 940  2631 -940))
      (outline (path signal 120  2591 1013  2591 -1013))
      (outline (path signal 120  2551 1080  2551 -1080))
      (outline (path signal 120  2511 1142  2511 -1142))
      (outline (path signal 120  2471 1200  2471 -1200))
      (outline (path signal 120  2431 1254  2431 -1254))
      (outline (path signal 120  2391 1304  2391 -1304))
      (outline (path signal 120  2351 1351  2351 -1351))
      (outline (path signal 120  2311 -840  2311 -1396))
      (outline (path signal 120  2311 1396  2311 840))
      (outline (path signal 120  2271 -840  2271 -1438))
      (outline (path signal 120  2271 1438  2271 840))
      (outline (path signal 120  2231 -840  2231 -1478))
      (outline (path signal 120  2231 1478  2231 840))
      (outline (path signal 120  2191 -840  2191 -1516))
      (outline (path signal 120  2191 1516  2191 840))
      (outline (path signal 120  2151 -840  2151 -1552))
      (outline (path signal 120  2151 1552  2151 840))
      (outline (path signal 120  2111 -840  2111 -1587))
      (outline (path signal 120  2111 1587  2111 840))
      (outline (path signal 120  2071 -840  2071 -1619))
      (outline (path signal 120  2071 1619  2071 840))
      (outline (path signal 120  2031 -840  2031 -1650))
      (outline (path signal 120  2031 1650  2031 840))
      (outline (path signal 120  1991 -840  1991 -1680))
      (outline (path signal 120  1991 1680  1991 840))
      (outline (path signal 120  1951 -840  1951 -1708))
      (outline (path signal 120  1951 1708  1951 840))
      (outline (path signal 120  1911 -840  1911 -1735))
      (outline (path signal 120  1911 1735  1911 840))
      (outline (path signal 120  1871 -840  1871 -1760))
      (outline (path signal 120  1871 1760  1871 840))
      (outline (path signal 120  1831 -840  1831 -1785))
      (outline (path signal 120  1831 1785  1831 840))
      (outline (path signal 120  1791 -840  1791 -1808))
      (outline (path signal 120  1791 1808  1791 840))
      (outline (path signal 120  1751 -840  1751 -1830))
      (outline (path signal 120  1751 1830  1751 840))
      (outline (path signal 120  1711 -840  1711 -1851))
      (outline (path signal 120  1711 1851  1711 840))
      (outline (path signal 120  1671 -840  1671 -1870))
      (outline (path signal 120  1671 1870  1671 840))
      (outline (path signal 120  1631 -840  1631 -1889))
      (outline (path signal 120  1631 1889  1631 840))
      (outline (path signal 120  1591 -840  1591 -1907))
      (outline (path signal 120  1591 1907  1591 840))
      (outline (path signal 120  1551 -840  1551 -1924))
      (outline (path signal 120  1551 1924  1551 840))
      (outline (path signal 120  1511 -840  1511 -1940))
      (outline (path signal 120  1511 1940  1511 840))
      (outline (path signal 120  1471 -840  1471 -1954))
      (outline (path signal 120  1471 1954  1471 840))
      (outline (path signal 120  1430 -840  1430 -1968))
      (outline (path signal 120  1430 1968  1430 840))
      (outline (path signal 120  1390 -840  1390 -1982))
      (outline (path signal 120  1390 1982  1390 840))
      (outline (path signal 120  1350 -840  1350 -1994))
      (outline (path signal 120  1350 1994  1350 840))
      (outline (path signal 120  1310 -840  1310 -2005))
      (outline (path signal 120  1310 2005  1310 840))
      (outline (path signal 120  1270 -840  1270 -2016))
      (outline (path signal 120  1270 2016  1270 840))
      (outline (path signal 120  1230 -840  1230 -2025))
      (outline (path signal 120  1230 2025  1230 840))
      (outline (path signal 120  1190 -840  1190 -2034))
      (outline (path signal 120  1190 2034  1190 840))
      (outline (path signal 120  1150 -840  1150 -2042))
      (outline (path signal 120  1150 2042  1150 840))
      (outline (path signal 120  1110 -840  1110 -2050))
      (outline (path signal 120  1110 2050  1110 840))
      (outline (path signal 120  1070 -840  1070 -2056))
      (outline (path signal 120  1070 2056  1070 840))
      (outline (path signal 120  1030 -840  1030 -2062))
      (outline (path signal 120  1030 2062  1030 840))
      (outline (path signal 120  990 -840  990 -2067))
      (outline (path signal 120  990 2067  990 840))
      (outline (path signal 120  950 -840  950 -2071))
      (outline (path signal 120  950 2071  950 840))
      (outline (path signal 120  910 -840  910 -2074))
      (outline (path signal 120  910 2074  910 840))
      (outline (path signal 120  870 -840  870 -2077))
      (outline (path signal 120  870 2077  870 840))
      (outline (path signal 120  830 2079  830 840))
      (outline (path signal 120  830 -840  830 -2079))
      (outline (path signal 120  790 2080  790 840))
      (outline (path signal 120  790 -840  790 -2080))
      (outline (path signal 120  750 2080  750 840))
      (outline (path signal 120  750 -840  750 -2080))
      (outline (path signal 100  -752.554 1067.5  -752.554 667.5))
      (outline (path signal 100  -952.554 867.5  -552.554 867.5))
      (outline (path signal 50  3000 0  2923.33 -582.343  2698.56 -1125  2340.99 -1590.99
            1875 -1948.56  1332.34 -2173.33  750 -2250  167.657 -2173.33
            -375 -1948.56  -840.99 -1590.99  -1198.56 -1125  -1423.33 -582.343
            -1500 0  -1423.33 582.343  -1198.56 1125  -840.99 1590.99  -375 1948.56
            167.657 2173.33  750 2250  1332.34 2173.33  1875 1948.56  2340.99 1590.99
            2698.56 1125  2923.33 582.343  3000 0))
      (outline (path signal 120  2870 0  2791.39 -571.969  2561.37 -1101.52  2197.01 -1549.37
            1725.34 -1882.32  1181.33 -2075.66  605.326 -2115.06  40.055 -1997.59
            -472.562 -1731.98  -894.508 -1337.91  -1194.49 -844.61  -1350.25 -288.673
            -1350.25 288.673  -1194.49 844.61  -894.508 1337.91  -472.562 1731.98
            40.055 1997.59  605.326 2115.06  1181.33 2075.66  1725.34 1882.32
            2197.01 1549.37  2561.37 1101.52  2791.39 571.969  2870 0))
      (outline (path signal 100  2750 0  2668.99 -563.465  2432.51 -1081.28  2059.72 -1511.5
            1580.83 -1819.26  1034.63 -1979.64  465.37 -1979.64  -80.83 -1819.26
            -559.721 -1511.5  -932.507 -1081.28  -1168.99 -563.465  -1250 0
            -1168.99 563.465  -932.507 1081.28  -559.721 1511.5  -80.83 1819.26
            465.37 1979.64  1034.63 1979.64  1580.83 1819.26  2059.72 1511.5
            2432.51 1081.28  2668.99 563.465  2750 0))
      (pin Round[A]Pad_1200_um 2 1500 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_2050_um
      (shape (circle F.Cu 2050))
      (shape (circle B.Cu 2050))
      (attach off)
    )
    (padstack Round[A]Pad_2250_um
      (shape (circle F.Cu 2250))
      (shape (circle B.Cu 2250))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3300x2000_um
      (shape (path F.Cu 2000  -650 0  650 0))
      (shape (path B.Cu 2000  -650 0  650 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x3500_um
      (shape (path F.Cu 2000  0 -750  0 750))
      (shape (path B.Cu 2000  0 -750  0 750))
      (attach off)
    )
    (padstack Oval[A]Pad_850x850_um
      (shape (path F.Cu 850  0 0  0 0))
      (shape (path B.Cu 850  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_4000x2000_um
      (shape (rect F.Cu -2000 -1000 2000 1000))
      (shape (rect B.Cu -2000 -1000 2000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_850x850_um
      (shape (rect F.Cu -425 -425 425 425))
      (shape (rect B.Cu -425 -425 425 425))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1400_um
      (shape (rect F.Cu -500 -700 500 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1400_um
      (shape (rect F.Cu -600 -700 600 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins D1-1 C1-2)
    )
    (net GND
      (pins U3-44 U2-14 U1-4 J1-1 C1-1)
    )
    (net "Net-(D1-Pad4)"
      (pins SW1-6 D1-4)
    )
    (net "Net-(D1-Pad3)"
      (pins SW1-5 D1-3)
    )
    (net "Net-(D1-Pad2)"
      (pins SW1-4 D1-2)
    )
    (net +5V
      (pins U3-22 U2-28 U2-1 U1-52 U1-43 U1-11 U1-8 "RN4-2"-1 "RN3-2"-1 RN7-1 RN6-1
        RN5-1 RN4-1 RN3-1 RN2-1 RN1-1 J1-2)
    )
    (net "Net-(J2-Pad8)"
      (pins U1-34 RN7-9 J2-8)
    )
    (net "Net-(J2-Pad7)"
      (pins U1-35 RN7-8 J2-7)
    )
    (net "Net-(J2-Pad6)"
      (pins U1-36 RN7-7 J2-6)
    )
    (net "Net-(J2-Pad5)"
      (pins U1-37 RN7-6 J2-5)
    )
    (net "Net-(J2-Pad4)"
      (pins U1-38 RN7-5 J2-4)
    )
    (net "Net-(J2-Pad3)"
      (pins U1-39 RN7-4 J2-3)
    )
    (net "Net-(J2-Pad2)"
      (pins U1-40 RN7-3 J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins U1-41 RN7-2 J2-1)
    )
    (net /CLK1
      (pins U1-5 J3-2 J3-2@1 J3-2@2 J3-2@3)
    )
    (net /CLK2
      (pins U1-6 J3-1)
    )
    (net "Net-(RN1-Pad9)"
      (pins U1-18 RN1-9)
    )
    (net "Net-(RN1-Pad8)"
      (pins U1-19 RN1-8)
    )
    (net "Net-(RN1-Pad7)"
      (pins U1-20 RN1-7)
    )
    (net "Net-(RN1-Pad6)"
      (pins U1-21 RN1-6)
    )
    (net "Net-(RN1-Pad5)"
      (pins U1-22 RN1-5)
    )
    (net "Net-(RN1-Pad4)"
      (pins U1-23 RN1-4)
    )
    (net "Net-(RN1-Pad3)"
      (pins U1-24 RN1-3)
    )
    (net "Net-(RN1-Pad2)"
      (pins U1-25 RN1-2)
    )
    (net "Net-(RN2-Pad5)"
      (pins U1-10 RN2-5)
    )
    (net "Net-(RN2-Pad4)"
      (pins U1-14 SW1-1 RN2-4)
    )
    (net "Net-(RN2-Pad3)"
      (pins U1-13 SW1-2 RN2-3)
    )
    (net "Net-(RN2-Pad2)"
      (pins U1-12 SW1-3 RN2-2)
    )
    (net /AD7
      (pins U3-11 U2-19 U1-61 RN3-9)
    )
    (net /AD6
      (pins U3-12 U2-18 U1-62 RN3-8)
    )
    (net /AD5
      (pins U3-13 U2-17 U1-63 RN3-7)
    )
    (net /AD4
      (pins U3-14 U2-16 U1-64 RN3-6)
    )
    (net /AD3
      (pins U3-15 U2-15 U1-65 RN3-5)
    )
    (net /AD2
      (pins U3-16 U2-13 U1-66 RN3-4)
    )
    (net /AD1
      (pins U3-17 U2-12 U1-67 RN3-3)
    )
    (net /AD0
      (pins U3-18 U2-11 U1-68 RN3-2)
    )
    (net /A15
      (pins U3-26 U1-53 RN4-9)
    )
    (net /A14
      (pins U2-27 U1-54 RN4-8)
    )
    (net /A13
      (pins U3-25 U2-26 U1-55 RN4-7)
    )
    (net /A12
      (pins U2-2 U1-56 RN4-6)
    )
    (net /A11
      (pins U2-23 U1-57 RN4-5)
    )
    (net /A10
      (pins U2-21 U1-58 RN4-4)
    )
    (net /A9
      (pins U2-24 U1-59 RN4-3)
    )
    (net /A8
      (pins U3-24 U2-25 U1-60 RN4-2)
    )
    (net "Net-(RN5-Pad9)"
      (pins U1-44 RN5-9)
    )
    (net "Net-(RN5-Pad8)"
      (pins U1-45 RN5-8)
    )
    (net "Net-(RN5-Pad7)"
      (pins U1-46 RN5-7)
    )
    (net "Net-(RN5-Pad6)"
      (pins U1-47 RN5-6)
    )
    (net "Net-(RN5-Pad5)"
      (pins U1-48 RN5-5)
    )
    (net "Net-(RN5-Pad4)"
      (pins U1-49 RN5-4)
    )
    (net "Net-(RN5-Pad3)"
      (pins U1-50 RN5-3)
    )
    (net "Net-(RN5-Pad2)"
      (pins U1-51 RN5-2)
    )
    (net "Net-(RN6-Pad7)"
      (pins U1-27 RN6-7)
    )
    (net "Net-(RN6-Pad6)"
      (pins U1-28 RN6-6)
    )
    (net "Net-(RN6-Pad5)"
      (pins U1-29 RN6-5)
    )
    (net "Net-(RN6-Pad4)"
      (pins U1-30 RN6-4)
    )
    (net "Net-(RN6-Pad3)"
      (pins U1-31 RN6-3)
    )
    (net "Net-(RN6-Pad2)"
      (pins U1-32 RN6-2)
    )
    (net "Net-(RN3-2-Pad9)"
      (pins U3-36 "RN3-2"-9)
    )
    (net "Net-(RN3-2-Pad8)"
      (pins U3-37 "RN3-2"-8)
    )
    (net "Net-(RN3-2-Pad7)"
      (pins U3-38 "RN3-2"-7)
    )
    (net "Net-(RN3-2-Pad6)"
      (pins U3-39 "RN3-2"-6)
    )
    (net "Net-(RN3-2-Pad5)"
      (pins U3-40 "RN3-2"-5)
    )
    (net "Net-(RN3-2-Pad4)"
      (pins U3-41 "RN3-2"-4)
    )
    (net "Net-(RN3-2-Pad3)"
      (pins U3-42 "RN3-2"-3)
    )
    (net "Net-(RN3-2-Pad2)"
      (pins U3-43 "RN3-2"-2)
    )
    (net "Net-(RN4-2-Pad9)"
      (pins U3-27 "RN4-2"-9)
    )
    (net "Net-(RN4-2-Pad8)"
      (pins U3-28 "RN4-2"-8)
    )
    (net "Net-(RN4-2-Pad7)"
      (pins U3-29 "RN4-2"-7)
    )
    (net "Net-(RN4-2-Pad6)"
      (pins U3-30 "RN4-2"-6)
    )
    (net "Net-(RN4-2-Pad5)"
      (pins U3-31 "RN4-2"-5)
    )
    (net "Net-(RN4-2-Pad4)"
      (pins U3-32 "RN4-2"-4)
    )
    (net "Net-(RN4-2-Pad3)"
      (pins U3-33 "RN4-2"-3)
    )
    (net "Net-(RN4-2-Pad2)"
      (pins U3-34 "RN4-2"-2)
    )
    (net "Net-(U1-Pad33)"
      (pins U1-33)
    )
    (net "Net-(U1-Pad42)"
      (pins U1-42)
    )
    (net "Net-(U1-Pad26)"
      (pins U1-26)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-20 U1-3)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U1-Pad2)"
      (pins U3-21 U1-2)
    )
    (net /A0
      (pins U3-8 U2-10)
    )
    (net /A1
      (pins U3-7 U2-9)
    )
    (net "Net-(U2-Pad22)"
      (pins U3-9 U2-22)
    )
    (net /A2
      (pins U3-6 U2-8)
    )
    (net /A3
      (pins U3-5 U2-7)
    )
    (net "Net-(U2-Pad20)"
      (pins U3-10 U2-20)
    )
    (net /A4
      (pins U3-4 U2-6)
    )
    (net /A5
      (pins U3-3 U2-5)
    )
    (net /A6
      (pins U3-2 U2-4)
    )
    (net /A7
      (pins U3-1 U2-3)
    )
    (net "Net-(U3-Pad35)"
      (pins U3-35)
    )
    (net "Net-(U3-Pad19)"
      (pins U3-19)
    )
    (class kicad_default "" +5V /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2
      /A3 /A4 /A5 /A6 /A7 /A8 /A9 /AD0 /AD1 /AD2 /AD3 /AD4 /AD5 /AD6 /AD7
      /CLK1 /CLK2 GND "Net-(C1-Pad2)" "Net-(D1-Pad2)" "Net-(D1-Pad3)" "Net-(D1-Pad4)"
      "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(RN1-Pad2)" "Net-(RN1-Pad3)"
      "Net-(RN1-Pad4)" "Net-(RN1-Pad5)" "Net-(RN1-Pad6)" "Net-(RN1-Pad7)"
      "Net-(RN1-Pad8)" "Net-(RN1-Pad9)" "Net-(RN2-Pad2)" "Net-(RN2-Pad3)"
      "Net-(RN2-Pad4)" "Net-(RN2-Pad5)" "Net-(RN3-2-Pad2)" "Net-(RN3-2-Pad3)"
      "Net-(RN3-2-Pad4)" "Net-(RN3-2-Pad5)" "Net-(RN3-2-Pad6)" "Net-(RN3-2-Pad7)"
      "Net-(RN3-2-Pad8)" "Net-(RN3-2-Pad9)" "Net-(RN4-2-Pad2)" "Net-(RN4-2-Pad3)"
      "Net-(RN4-2-Pad4)" "Net-(RN4-2-Pad5)" "Net-(RN4-2-Pad6)" "Net-(RN4-2-Pad7)"
      "Net-(RN4-2-Pad8)" "Net-(RN4-2-Pad9)" "Net-(RN5-Pad2)" "Net-(RN5-Pad3)"
      "Net-(RN5-Pad4)" "Net-(RN5-Pad5)" "Net-(RN5-Pad6)" "Net-(RN5-Pad7)"
      "Net-(RN5-Pad8)" "Net-(RN5-Pad9)" "Net-(RN6-Pad2)" "Net-(RN6-Pad3)"
      "Net-(RN6-Pad4)" "Net-(RN6-Pad5)" "Net-(RN6-Pad6)" "Net-(RN6-Pad7)"
      "Net-(U1-Pad1)" "Net-(U1-Pad15)" "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad2)"
      "Net-(U1-Pad26)" "Net-(U1-Pad3)" "Net-(U1-Pad33)" "Net-(U1-Pad42)" "Net-(U1-Pad7)"
      "Net-(U1-Pad9)" "Net-(U2-Pad20)" "Net-(U2-Pad22)" "Net-(U3-Pad19)" "Net-(U3-Pad35)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
