INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/PROJECTS/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/PROJECTS/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/PROJECTS/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller_tb
