
NAME=arp TMS320 c55x
FILE==
CMDS=<<EOF
e asm.arch=tms320
e analysis.arch=tms320
e analysis.cpu=c55x
arp
ar
EOF
EXPECT=<<EOF
=PC	PC
=A0	AR0
=A1	AR1
=A2	AR2
=A3	AR3
=A4	AR4
=R0	AR0
ctr AC0    .40 496 0 # Accumulator 0
ctr AC1    .40 498 0 # Accumulator 1
ctr AC2    .40 500 0 # Accumulator 2
ctr AC3    .40 502 0 # Accumulator 3
gpr AR0    .16 504 0 # Auxiliary registers 0
gpr AR1    .16 505 0 # Auxiliary registers 1
gpr AR2    .16 506 0 # Auxiliary registers 2
gpr AR3    .16 507 0 # Auxiliary registers 3
gpr AR4    .16 508 0 # Auxiliary registers 4
gpr AR5    .16 509 0 # Auxiliary registers 5
gpr AR6    .16 510 0 # Auxiliary registers 6
gpr AR7    .16 511 0 # Auxiliary registers 7
gpr XAR0   .23 512 0 # Extended auxiliary registers 0
gpr XAR1   .23 513 0 # Extended auxiliary registers 1
gpr XAR2   .23 514 0 # Extended auxiliary registers 2
gpr XAR3   .23 515 0 # Extended auxiliary registers 3
gpr XAR4   .23 516 0 # Extended auxiliary registers 4
gpr XAR5   .23 517 0 # Extended auxiliary registers 5
gpr XAR6   .23 518 0 # Extended auxiliary registers 6
gpr XAR7   .23 519 0 # Extended auxiliary registers 7
ctr BK03   .16 520 0 # Circular buffer size registers
ctr BK47   .16 521 0 # Circular buffer size registers
ctr BKC    .16 522 0 # Circular buffer size registers
ctr BRC0   .16 523 0 # Block-repeat counters 0
ctr BRC1   .16 524 0 # Block-repeat counters 1
ctr BRS1   .16 525 0 # BRC1 save register
ctr BSA01  .16 526 0 # Circular buffer start address registers
ctr BSA23  .16 527 0 # Circular buffer start address registers
ctr BSA45  .16 528 0 # Circular buffer start address registers
ctr BSA67  .16 529 0 # Circular buffer start address registers
ctr BSAC   .16 530 0 # Circular buffer start address registers
ctr CDP    .16 531 0 # Coefficient data pointer (low part of XCDP)
ctr CDPH   .7  532 0 # High part of XCDP
ctr CFCT   .8  533 0 # Control-flow context register
ctr CSR    .16 534 0 # Computed single-repeat register
ctr DBIER0 .16 535 0 # Debug interrupt enable registers 0
ctr DBIER1 .16 536 0 # Debug interrupt enable registers 1
ctr DP     .16 537 0 # Data page register (low part of XDP)
ctr DPH    .7  538 0 # High part of XDP
ctr IER0   .16 539 0 # Interrupt enable registers 0
ctr IER1   .16 540 0 # Interrupt enable registers 1
ctr IFR0   .16 541 0 # Interrupt flag registers 0
ctr IFR1   .16 542 0 # Interrupt flag registers 1
ctr IVPD   .16 543 0 # Interrupt vector pointers
ctr IVPH   .16 544 0 # Interrupt vector pointers
ctr PC     .24 545 0 # Program counter
ctr PDP    .9  546 0 # Peripheral data page register
ctr REA0   .24 547 0 # Block-repeat end address registers 0
ctr REA1   .24 548 0 # Block-repeat end address registers 1
ctr RETA   .24 549 0 # Return address register
ctr RPTC   .16 550 0 # Single-repeat counter
ctr RSA0   .24 551 0 # Block-repeat start address registers 0
ctr RSA1   .24 552 0 # Block-repeat start address registers 1
ctr SP     .16 553 0 # Data stack pointer (low part of XSP)
ctr SPH    .7  554 0 # High part of XSP and XSSP
ctr SSP    .16 555 0 # System stack pointer (low part of XSSP)
ctr ST0_55 .16 556 0 # Status registers 0
ctr ST1_55 .16 557 0 # Status registers 1
ctr ST2_55 .16 558 0 # Status registers 2
ctr ST3_55 .16 559 0 # Status registers 3
ctr T0     .16 560 0 # Temporary register 0
ctr T1     .16 561 0 # Temporary register 1
ctr T2     .16 562 0 # Temporary register 2
ctr T3     .16 563 0 # Temporary register 3
ctr TRN0   .16 564 0 # Transition registers 1
ctr TRN1   .16 565 0 # Transition registers 1
ctr XCDP   .23 566 0 # Extended coefficient data pointer
ctr XDP    .23 567 0 # Extended data page register
ctr XSP    .23 568 0 # Extended data stack pointer
ctr XSSP   .23 569 0 # Extended system stack pointer

AR0 = 0x00000000
AR1 = 0x00000000
AR2 = 0x00000000
AR3 = 0x00000000
AR4 = 0x00000000
AR5 = 0x00000000
AR6 = 0x00000000
AR7 = 0x00000000
XAR0 = 0x00000000
XAR1 = 0x00000000
XAR2 = 0x00000000
XAR3 = 0x00000000
XAR4 = 0x00000000
XAR5 = 0x00000000
XAR6 = 0x00000000
XAR7 = 0x00000000
EOF
RUN