;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/11/2020 03:35:02
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0A790000  	2681
0x0008	0x0A710000  	2673
0x000C	0x0A710000  	2673
0x0010	0x0A710000  	2673
0x0014	0x0A710000  	2673
0x0018	0x0A710000  	2673
0x001C	0x0A710000  	2673
0x0020	0x0A710000  	2673
0x0024	0x0A710000  	2673
0x0028	0x0A710000  	2673
0x002C	0x0A710000  	2673
0x0030	0x0A710000  	2673
0x0034	0x0A710000  	2673
0x0038	0x0A710000  	2673
0x003C	0x0A710000  	2673
0x0040	0x0A710000  	2673
0x0044	0x0A710000  	2673
0x0048	0x0A710000  	2673
0x004C	0x0A710000  	2673
0x0050	0x0A710000  	2673
0x0054	0x0A710000  	2673
0x0058	0x0A710000  	2673
0x005C	0x0A710000  	2673
0x0060	0x0A710000  	2673
0x0064	0x0A710000  	2673
0x0068	0x0A710000  	2673
0x006C	0x0A710000  	2673
0x0070	0x0A710000  	2673
0x0074	0x0A710000  	2673
0x0078	0x0A710000  	2673
0x007C	0x0A710000  	2673
0x0080	0x0A710000  	2673
0x0084	0x0A710000  	2673
0x0088	0x0A710000  	2673
0x008C	0x0A710000  	2673
0x0090	0x0A710000  	2673
0x0094	0x0A710000  	2673
0x0098	0x0A710000  	2673
0x009C	0x0A710000  	2673
0x00A0	0x0A710000  	2673
0x00A4	0x0A710000  	2673
0x00A8	0x0A710000  	2673
0x00AC	0x0A710000  	2673
0x00B0	0x0A710000  	2673
0x00B4	0x0A710000  	2673
0x00B8	0x0A710000  	2673
0x00BC	0x0A710000  	2673
0x00C0	0x0A710000  	2673
0x00C4	0x0A710000  	2673
0x00C8	0x0A710000  	2673
0x00CC	0x0A710000  	2673
0x00D0	0x0A710000  	2673
0x00D4	0x0A710000  	2673
0x00D8	0x0A710000  	2673
0x00DC	0x0A710000  	2673
0x00E0	0x0A710000  	2673
0x00E4	0x0A710000  	2673
0x00E8	0x0A710000  	2673
0x00EC	0x0A710000  	2673
0x00F0	0x0A710000  	2673
0x00F4	0x0A710000  	2673
0x00F8	0x0A710000  	2673
0x00FC	0x0A710000  	2673
0x0100	0x0A710000  	2673
0x0104	0x0A710000  	2673
0x0108	0x0A710000  	2673
0x010C	0x0A710000  	2673
0x0110	0x0A710000  	2673
0x0114	0x0A710000  	2673
0x0118	0x0A710000  	2673
0x011C	0x0A710000  	2673
0x0120	0x0A710000  	2673
0x0124	0x0A710000  	2673
0x0128	0x0A710000  	2673
0x012C	0x0A710000  	2673
; end of ____SysVT
_main:
;main_OLED_SH1106.c, 10 :: 		void main() {
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0xF000F875  BL	2920
0x0A7E	0xF000F8FD  BL	3196
0x0A82	0xF7FFFFEB  BL	2652
;main_OLED_SH1106.c, 11 :: 		unsigned char auxX = 0;
0x0A86	0x2000    MOVS	R0, #0
0x0A88	0xF88D0000  STRB	R0, [SP, #0]
;main_OLED_SH1106.c, 12 :: 		unsigned char auxY = 0;
;main_OLED_SH1106.c, 14 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13);    // LED da placa
0x0A8C	0xF2420100  MOVW	R1, #8192
0x0A90	0x4833    LDR	R0, [PC, #204]
0x0A92	0xF7FFFF5F  BL	_GPIO_Digital_Output+0
;main_OLED_SH1106.c, 16 :: 		Soft_I2C_Init();
0x0A96	0xF7FFFF6B  BL	_Soft_I2C_Init+0
;main_OLED_SH1106.c, 18 :: 		Delay_ms(1000);
0x0A9A	0xF24B07A9  MOVW	R7, #45225
0x0A9E	0xF2C00728  MOVT	R7, #40
0x0AA2	0xBF00    NOP
0x0AA4	0xBF00    NOP
L_main0:
0x0AA6	0x1E7F    SUBS	R7, R7, #1
0x0AA8	0xD1FD    BNE	L_main0
0x0AAA	0xBF00    NOP
0x0AAC	0xBF00    NOP
;main_OLED_SH1106.c, 19 :: 		J3_OLED_offDisplay();
0x0AAE	0xF7FFFF29  BL	_J3_OLED_offDisplay+0
;main_OLED_SH1106.c, 20 :: 		J3_OLED_clsDisplay();
0x0AB2	0xF7FFFFB9  BL	_J3_OLED_clsDisplay+0
;main_OLED_SH1106.c, 21 :: 		J3_OLED_setNormal();
0x0AB6	0xF7FFFFA3  BL	_J3_OLED_setNormal+0
;main_OLED_SH1106.c, 22 :: 		J3_OLED_setContrast(255);
0x0ABA	0x20FF    MOVS	R0, #255
0x0ABC	0xF7FFFF14  BL	_J3_OLED_setContrast+0
;main_OLED_SH1106.c, 23 :: 		J3_OLED_onDisplay();
0x0AC0	0xF7FFFCF6  BL	_J3_OLED_onDisplay+0
;main_OLED_SH1106.c, 24 :: 		J3_OLED_setDisplayClock();
0x0AC4	0xF7FFFE74  BL	_J3_OLED_setDisplayClock+0
;main_OLED_SH1106.c, 26 :: 		while(1){
L_main2:
;main_OLED_SH1106.c, 27 :: 		GPIOC_ODR.B13 = 1;
0x0AC8	0x2101    MOVS	R1, #1
0x0ACA	0xB249    SXTB	R1, R1
0x0ACC	0x4825    LDR	R0, [PC, #148]
0x0ACE	0x6001    STR	R1, [R0, #0]
;main_OLED_SH1106.c, 28 :: 		Delay_ms(10);
0x0AD0	0xF6460729  MOVW	R7, #26665
0x0AD4	0xF2C00700  MOVT	R7, #0
0x0AD8	0xBF00    NOP
0x0ADA	0xBF00    NOP
L_main4:
0x0ADC	0x1E7F    SUBS	R7, R7, #1
0x0ADE	0xD1FD    BNE	L_main4
0x0AE0	0xBF00    NOP
0x0AE2	0xBF00    NOP
;main_OLED_SH1106.c, 29 :: 		GPIOC_ODR.B13 = 0;
0x0AE4	0x2100    MOVS	R1, #0
0x0AE6	0xB249    SXTB	R1, R1
0x0AE8	0x481E    LDR	R0, [PC, #120]
0x0AEA	0x6001    STR	R1, [R0, #0]
;main_OLED_SH1106.c, 30 :: 		Delay_ms(10);
0x0AEC	0xF6460729  MOVW	R7, #26665
0x0AF0	0xF2C00700  MOVT	R7, #0
0x0AF4	0xBF00    NOP
0x0AF6	0xBF00    NOP
L_main6:
0x0AF8	0x1E7F    SUBS	R7, R7, #1
0x0AFA	0xD1FD    BNE	L_main6
0x0AFC	0xBF00    NOP
0x0AFE	0xBF00    NOP
;main_OLED_SH1106.c, 56 :: 		J3_OLED_clearBuffer();
0x0B00	0xF7FFFE06  BL	_J3_OLED_clearBuffer+0
;main_OLED_SH1106.c, 58 :: 		J3_OLED_lineHBuffer(0);
0x0B04	0x2000    MOVS	R0, #0
0x0B06	0xF7FFFE95  BL	_J3_OLED_lineHBuffer+0
;main_OLED_SH1106.c, 59 :: 		J3_OLED_lineHBuffer(63);
0x0B0A	0x203F    MOVS	R0, #63
0x0B0C	0xF7FFFE92  BL	_J3_OLED_lineHBuffer+0
;main_OLED_SH1106.c, 61 :: 		J3_OLED_lineVBuffer(0);
0x0B10	0x2000    MOVS	R0, #0
0x0B12	0xF7FFFE5B  BL	_J3_OLED_lineVBuffer+0
;main_OLED_SH1106.c, 62 :: 		J3_OLED_lineVBuffer(127);
0x0B16	0x207F    MOVS	R0, #127
0x0B18	0xF7FFFE58  BL	_J3_OLED_lineVBuffer+0
;main_OLED_SH1106.c, 64 :: 		J3_OLED_rectangleBuffer(auxX,5,auxX+30,10);
0x0B1C	0xF89D0000  LDRB	R0, [SP, #0]
0x0B20	0x301E    ADDS	R0, #30
0x0B22	0x230A    MOVS	R3, #10
0x0B24	0xB2C2    UXTB	R2, R0
0x0B26	0x2105    MOVS	R1, #5
0x0B28	0xF89D0000  LDRB	R0, [SP, #0]
0x0B2C	0xF7FFFE9E  BL	_J3_OLED_rectangleBuffer+0
;main_OLED_SH1106.c, 66 :: 		J3_OLED_rectangleBuffer(30,11,50,20);
0x0B30	0x2314    MOVS	R3, #20
0x0B32	0x2232    MOVS	R2, #50
0x0B34	0x210B    MOVS	R1, #11
0x0B36	0x201E    MOVS	R0, #30
0x0B38	0xF7FFFE98  BL	_J3_OLED_rectangleBuffer+0
;main_OLED_SH1106.c, 69 :: 		J3_OLED_setBuffer();
0x0B3C	0xF7FFFE58  BL	_J3_OLED_setBuffer+0
;main_OLED_SH1106.c, 71 :: 		auxX++;
0x0B40	0xF89D0000  LDRB	R0, [SP, #0]
0x0B44	0x1C40    ADDS	R0, R0, #1
0x0B46	0xB2C0    UXTB	R0, R0
0x0B48	0xF88D0000  STRB	R0, [SP, #0]
;main_OLED_SH1106.c, 72 :: 		if(auxX+30 >= 128)
0x0B4C	0x301E    ADDS	R0, #30
0x0B4E	0xB200    SXTH	R0, R0
0x0B50	0x2880    CMP	R0, #128
0x0B52	0xDB02    BLT	L_main8
;main_OLED_SH1106.c, 74 :: 		auxX = 0;
0x0B54	0x2000    MOVS	R0, #0
0x0B56	0xF88D0000  STRB	R0, [SP, #0]
;main_OLED_SH1106.c, 75 :: 		}
L_main8:
;main_OLED_SH1106.c, 77 :: 		}// fim do while principal
0x0B5A	0xE7B5    B	L_main2
;main_OLED_SH1106.c, 78 :: 		}
L_end_main:
L__main_end_loop:
0x0B5C	0xE7FE    B	L__main_end_loop
0x0B5E	0xBF00    NOP
0x0B60	0x10004001  	GPIOC_BASE+0
0x0B64	0x01B44222  	GPIOC_ODR+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0A14	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0A16	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0A1A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0A1E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0A22	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0A24	0xB001    ADD	SP, SP, #4
0x0A26	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0918	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x091A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x091E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0922	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0926	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0928	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x092C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x092E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0930	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0932	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0936	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x093A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x093C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0940	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0942	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0944	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0948	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x094C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x094E	0xB001    ADD	SP, SP, #4
0x0950	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0954	0xB081    SUB	SP, SP, #4
0x0956	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x095A	0x4A04    LDR	R2, [PC, #16]
0x095C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x095E	0xF7FFFDB1  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0962	0xF8DDE000  LDR	LR, [SP, #0]
0x0966	0xB001    ADD	SP, SP, #4
0x0968	0x4770    BX	LR
0x096A	0xBF00    NOP
0x096C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x04C4	0xB081    SUB	SP, SP, #4
0x04C6	0xF8CDE000  STR	LR, [SP, #0]
0x04CA	0xB28C    UXTH	R4, R1
0x04CC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x04CE	0x4B77    LDR	R3, [PC, #476]
0x04D0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x04D4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x04D6	0x4618    MOV	R0, R3
0x04D8	0xF7FFFF8A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x04DC	0xF1B40FFF  CMP	R4, #255
0x04E0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x04E2	0x4B73    LDR	R3, [PC, #460]
0x04E4	0x429D    CMP	R5, R3
0x04E6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x04E8	0xF04F3333  MOV	R3, #858993459
0x04EC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x04EE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x04F0	0x2D42    CMP	R5, #66
0x04F2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x04F4	0xF04F3344  MOV	R3, #1145324612
0x04F8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x04FA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x04FC	0xF64F73FF  MOVW	R3, #65535
0x0500	0x429C    CMP	R4, R3
0x0502	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0504	0x4B6A    LDR	R3, [PC, #424]
0x0506	0x429D    CMP	R5, R3
0x0508	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x050A	0xF04F3333  MOV	R3, #858993459
0x050E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0510	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0512	0xF04F3333  MOV	R3, #858993459
0x0516	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0518	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x051A	0x2D42    CMP	R5, #66
0x051C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x051E	0xF04F3344  MOV	R3, #1145324612
0x0522	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0524	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0526	0xF04F3344  MOV	R3, #1145324612
0x052A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x052C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x052E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0530	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0532	0xF0050301  AND	R3, R5, #1
0x0536	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0538	0x2100    MOVS	R1, #0
0x053A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x053C	0xF0050302  AND	R3, R5, #2
0x0540	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0542	0xF40573C0  AND	R3, R5, #384
0x0546	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0548	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x054A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x054C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x054E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0550	0xF0050304  AND	R3, R5, #4
0x0554	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0556	0xF0050320  AND	R3, R5, #32
0x055A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x055C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x055E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0560	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0562	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0564	0xF0050308  AND	R3, R5, #8
0x0568	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x056A	0xF0050320  AND	R3, R5, #32
0x056E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0570	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0572	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0574	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0576	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0578	0x4B4E    LDR	R3, [PC, #312]
0x057A	0xEA050303  AND	R3, R5, R3, LSL #0
0x057E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0580	0x2003    MOVS	R0, #3
0x0582	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0584	0xF4057300  AND	R3, R5, #512
0x0588	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x058A	0x2002    MOVS	R0, #2
0x058C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x058E	0xF4056380  AND	R3, R5, #1024
0x0592	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0594	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0596	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0598	0xF005030C  AND	R3, R5, #12
0x059C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x059E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x05A0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x05A2	0xF00403FF  AND	R3, R4, #255
0x05A6	0xB29B    UXTH	R3, R3
0x05A8	0x2B00    CMP	R3, #0
0x05AA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x05AC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x05AE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x05B0	0xFA1FF884  UXTH	R8, R4
0x05B4	0x4632    MOV	R2, R6
0x05B6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x05B8	0x2808    CMP	R0, #8
0x05BA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x05BC	0xF04F0301  MOV	R3, #1
0x05C0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x05C4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x05C8	0x42A3    CMP	R3, R4
0x05CA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x05CC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x05CE	0xF04F030F  MOV	R3, #15
0x05D2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x05D4	0x43DB    MVN	R3, R3
0x05D6	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x05DA	0xFA01F305  LSL	R3, R1, R5
0x05DE	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x05E2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x05E4	0xF4067381  AND	R3, R6, #258
0x05E8	0xF5B37F81  CMP	R3, #258
0x05EC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x05EE	0xF2020414  ADDW	R4, R2, #20
0x05F2	0xF04F0301  MOV	R3, #1
0x05F6	0x4083    LSLS	R3, R0
0x05F8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x05FA	0xF0060382  AND	R3, R6, #130
0x05FE	0x2B82    CMP	R3, #130
0x0600	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0602	0xF2020410  ADDW	R4, R2, #16
0x0606	0xF04F0301  MOV	R3, #1
0x060A	0x4083    LSLS	R3, R0
0x060C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x060E	0x462F    MOV	R7, R5
0x0610	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0612	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0614	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0616	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0618	0xFA1FF088  UXTH	R0, R8
0x061C	0x460F    MOV	R7, R1
0x061E	0x4631    MOV	R1, R6
0x0620	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0622	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0624	0x460F    MOV	R7, R1
0x0626	0x4629    MOV	R1, R5
0x0628	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x062A	0xF1B00FFF  CMP	R0, #255
0x062E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0630	0x1D33    ADDS	R3, R6, #4
0x0632	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0636	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0638	0x2A08    CMP	R2, #8
0x063A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x063C	0xF2020408  ADDW	R4, R2, #8
0x0640	0xF04F0301  MOV	R3, #1
0x0644	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0648	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x064C	0x42A3    CMP	R3, R4
0x064E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0650	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0652	0xF04F030F  MOV	R3, #15
0x0656	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0658	0x43DB    MVN	R3, R3
0x065A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x065E	0xFA07F305  LSL	R3, R7, R5
0x0662	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0666	0xF4017381  AND	R3, R1, #258
0x066A	0xF5B37F81  CMP	R3, #258
0x066E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0670	0xF2060514  ADDW	R5, R6, #20
0x0674	0xF2020408  ADDW	R4, R2, #8
0x0678	0xF04F0301  MOV	R3, #1
0x067C	0x40A3    LSLS	R3, R4
0x067E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0680	0xF0010382  AND	R3, R1, #130
0x0684	0x2B82    CMP	R3, #130
0x0686	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0688	0xF2060510  ADDW	R5, R6, #16
0x068C	0xF2020408  ADDW	R4, R2, #8
0x0690	0xF04F0301  MOV	R3, #1
0x0694	0x40A3    LSLS	R3, R4
0x0696	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0698	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x069A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x069C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x069E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x06A0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x06A4	0xF8DDE000  LDR	LR, [SP, #0]
0x06A8	0xB001    ADD	SP, SP, #4
0x06AA	0x4770    BX	LR
0x06AC	0xFC00FFFF  	#-1024
0x06B0	0x00140008  	#524308
0x06B4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x03F0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x03F2	0x4919    LDR	R1, [PC, #100]
0x03F4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x03F8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x03FA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x03FC	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x03FE	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0400	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0402	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0404	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0406	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0408	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x040A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x040C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x040E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0410	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0412	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0414	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0416	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x041A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x041C	0x490F    LDR	R1, [PC, #60]
0x041E	0x4288    CMP	R0, R1
0x0420	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0422	0x490F    LDR	R1, [PC, #60]
0x0424	0x4288    CMP	R0, R1
0x0426	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0428	0x490E    LDR	R1, [PC, #56]
0x042A	0x4288    CMP	R0, R1
0x042C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x042E	0x490E    LDR	R1, [PC, #56]
0x0430	0x4288    CMP	R0, R1
0x0432	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0434	0x490D    LDR	R1, [PC, #52]
0x0436	0x4288    CMP	R0, R1
0x0438	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x043A	0x490D    LDR	R1, [PC, #52]
0x043C	0x4288    CMP	R0, R1
0x043E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0440	0x490C    LDR	R1, [PC, #48]
0x0442	0x4288    CMP	R0, R1
0x0444	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0446	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0448	0x490B    LDR	R1, [PC, #44]
0x044A	0x6809    LDR	R1, [R1, #0]
0x044C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0450	0x4909    LDR	R1, [PC, #36]
0x0452	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0454	0xB001    ADD	SP, SP, #4
0x0456	0x4770    BX	LR
0x0458	0xFC00FFFF  	#-1024
0x045C	0x08004001  	#1073809408
0x0460	0x0C004001  	#1073810432
0x0464	0x10004001  	#1073811456
0x0468	0x14004001  	#1073812480
0x046C	0x18004001  	#1073813504
0x0470	0x1C004001  	#1073814528
0x0474	0x20004001  	#1073815552
0x0478	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Soft_I2C_Init:
;__Lib_SoftI2C.c, 25 :: 		
0x0970	0xB081    SUB	SP, SP, #4
0x0972	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 28 :: 		
0x0976	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 29 :: 		
0x097A	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 31 :: 		
0x097E	0xF7FFFD37  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 34 :: 		
0x0982	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 35 :: 		
0x0986	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 37 :: 		
0x098A	0xF7FFFD31  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 39 :: 		
0x098E	0x2101    MOVS	R1, #1
0x0990	0xB249    SXTB	R1, R1
0x0992	0x4816    LDR	R0, [PC, #88]
0x0994	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 40 :: 		
0x0996	0x4816    LDR	R0, [PC, #88]
0x0998	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 45 :: 		
0x099A	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 46 :: 		
0x099E	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 47 :: 		
0x09A2	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 48 :: 		
0x09A6	0xEA4F2141  LSL	R1, R1, BitPos(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 50 :: 		
0x09AA	0x4A12    LDR	R2, [PC, #72]
0x09AC	0xB289    UXTH	R1, R1
0x09AE	0xF7FFFD89  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 54 :: 		
0x09B2	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 55 :: 		
0x09B6	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 56 :: 		
0x09BA	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 57 :: 		
0x09BE	0xEA4F2101  LSL	R1, R1, BitPos(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 59 :: 		
0x09C2	0x4A0C    LDR	R2, [PC, #48]
0x09C4	0xB289    UXTH	R1, R1
0x09C6	0xF7FFFD7D  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 63 :: 		
0x09CA	0x2100    MOVS	R1, #0
0x09CC	0xB249    SXTB	R1, R1
0x09CE	0x480A    LDR	R0, [PC, #40]
0x09D0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 64 :: 		
L_Soft_I2C_Init0:
0x09D2	0x490A    LDR	R1, [PC, #40]
0x09D4	0x6808    LDR	R0, [R1, #0]
0x09D6	0xB928    CBNZ	R0, L_Soft_I2C_Init1
;__Lib_SoftI2C.c, 65 :: 		
0x09D8	0x4907    LDR	R1, [PC, #28]
0x09DA	0x6808    LDR	R0, [R1, #0]
0x09DC	0x2800    CMP	R0, #0
0x09DE	0xD000    BEQ	L_Soft_I2C_Init2
;__Lib_SoftI2C.c, 66 :: 		
0x09E0	0xE000    B	L_Soft_I2C_Init1
L_Soft_I2C_Init2:
0x09E2	0xE7F6    B	L_Soft_I2C_Init0
L_Soft_I2C_Init1:
;__Lib_SoftI2C.c, 68 :: 		
L_end_Soft_I2C_Init:
0x09E4	0xF8DDE000  LDR	LR, [SP, #0]
0x09E8	0xB001    ADD	SP, SP, #4
0x09EA	0x4770    BX	LR
0x09EC	0x81A44221  	Soft_I2C_Sda_Output+0
0x09F0	0x81A04221  	Soft_I2C_Scl_Output+0
0x09F4	0x00240008  	#524324
0x09F8	0x80002200  	__Lib_SoftI2C___StopWaiting+0
0x09FC	0x81204221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Init
_J3_OLED_offDisplay:
;J3_OLED_SH1106.c, 133 :: 		void J3_OLED_offDisplay(void){
0x0904	0xB081    SUB	SP, SP, #4
0x0906	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 134 :: 		sendCmd(0xAE) ;                     // turn off OLED panel
0x090A	0x20AE    MOVS	R0, #174
0x090C	0xF7FFFEEA  BL	_sendCmd+0
;J3_OLED_SH1106.c, 135 :: 		}
L_end_J3_OLED_offDisplay:
0x0910	0xF8DDE000  LDR	LR, [SP, #0]
0x0914	0xB001    ADD	SP, SP, #4
0x0916	0x4770    BX	LR
; end of _J3_OLED_offDisplay
_sendCmd:
;J3_OLED_SH1106.c, 11 :: 		void sendCmd(unsigned char cmd){
; cmd start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
0x06E6	0xF8CDE000  STR	LR, [SP, #0]
0x06EA	0xB2C4    UXTB	R4, R0
; cmd end address is: 0 (R0)
; cmd start address is: 16 (R4)
;J3_OLED_SH1106.c, 12 :: 		Soft_I2C_Start();
0x06EC	0xF7FFFDF4  BL	_Soft_I2C_Start+0
;J3_OLED_SH1106.c, 13 :: 		Soft_I2C_Write(OLED_I2C_ADDRESS);
0x06F0	0x2078    MOVS	R0, #120
0x06F2	0xF7FFFD4B  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 14 :: 		Soft_I2C_Write(0x00);
0x06F6	0x2000    MOVS	R0, #0
0x06F8	0xF7FFFD48  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 15 :: 		Soft_I2C_Write(cmd);
0x06FC	0xB2E0    UXTB	R0, R4
; cmd end address is: 16 (R4)
0x06FE	0xF7FFFD45  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 16 :: 		Soft_I2C_Stop();
0x0702	0xF7FFFE11  BL	_Soft_I2C_Stop+0
;J3_OLED_SH1106.c, 17 :: 		}
L_end_sendCmd:
0x0706	0xF8DDE000  LDR	LR, [SP, #0]
0x070A	0xB001    ADD	SP, SP, #4
0x070C	0x4770    BX	LR
; end of _sendCmd
_Soft_I2C_Start:
;__Lib_SoftI2C.c, 129 :: 		
0x02D8	0xB081    SUB	SP, SP, #4
0x02DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 130 :: 		
0x02DE	0x2101    MOVS	R1, #1
0x02E0	0xB249    SXTB	R1, R1
0x02E2	0x480F    LDR	R0, [PC, #60]
0x02E4	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 132 :: 		
0x02E6	0xF7FFFF23  BL	_Delay_1us+0
0x02EA	0xF7FFFF21  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 134 :: 		
0x02EE	0x2101    MOVS	R1, #1
0x02F0	0xB249    SXTB	R1, R1
0x02F2	0x480C    LDR	R0, [PC, #48]
0x02F4	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 136 :: 		
0x02F6	0xF7FFFF1B  BL	_Delay_1us+0
0x02FA	0xF7FFFF19  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 138 :: 		
0x02FE	0x2100    MOVS	R1, #0
0x0300	0xB249    SXTB	R1, R1
0x0302	0x4807    LDR	R0, [PC, #28]
0x0304	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 140 :: 		
0x0306	0xF7FFFF13  BL	_Delay_1us+0
0x030A	0xF7FFFF11  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 142 :: 		
0x030E	0x2100    MOVS	R1, #0
0x0310	0xB249    SXTB	R1, R1
0x0312	0x4804    LDR	R0, [PC, #16]
0x0314	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 145 :: 		
L_end_Soft_I2C_Start:
0x0316	0xF8DDE000  LDR	LR, [SP, #0]
0x031A	0xB001    ADD	SP, SP, #4
0x031C	0x4770    BX	LR
0x031E	0xBF00    NOP
0x0320	0x81A44221  	Soft_I2C_Sda_Output+0
0x0324	0x81A04221  	Soft_I2C_Scl_Output+0
; end of _Soft_I2C_Start
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0130	0xF2400701  MOVW	R7, #1
0x0134	0xF2C00700  MOVT	R7, #0
0x0138	0xBF00    NOP
0x013A	0xBF00    NOP
L_Delay_1us0:
0x013C	0x1E7F    SUBS	R7, R7, #1
0x013E	0xD1FD    BNE	L_Delay_1us0
0x0140	0xBF00    NOP
0x0142	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0144	0x4770    BX	LR
; end of _Delay_1us
_Soft_I2C_Write:
;__Lib_SoftI2C.c, 173 :: 		
; data_ start address is: 0 (R0)
0x018C	0xB081    SUB	SP, SP, #4
0x018E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__Lib_SoftI2C.c, 174 :: 		
;__Lib_SoftI2C.c, 176 :: 		
; temp start address is: 12 (R3)
0x0192	0x2380    MOVS	R3, #128
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 178 :: 		
L_Soft_I2C_Write16:
; temp start address is: 12 (R3)
; data_ start address is: 0 (R0)
0x0194	0x2B00    CMP	R3, #0
0x0196	0xD034    BEQ	L_Soft_I2C_Write17
;__Lib_SoftI2C.c, 179 :: 		
0x0198	0xF7FFFFCA  BL	_Delay_1us+0
0x019C	0xF7FFFFC8  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 180 :: 		
0x01A0	0xF7FFFFC6  BL	_Delay_1us+0
0x01A4	0xF7FFFFC4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 182 :: 		
0x01A8	0x2200    MOVS	R2, #0
0x01AA	0xB252    SXTB	R2, R2
0x01AC	0x4945    LDR	R1, [PC, #276]
0x01AE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 184 :: 		
0x01B0	0xF7FFFFBE  BL	_Delay_1us+0
0x01B4	0xF7FFFFBC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 186 :: 		
0x01B8	0xEA000103  AND	R1, R0, R3, LSL #0
0x01BC	0xB289    UXTH	R1, R1
0x01BE	0xB121    CBZ	R1, L_Soft_I2C_Write18
;__Lib_SoftI2C.c, 187 :: 		
0x01C0	0x2201    MOVS	R2, #1
0x01C2	0xB252    SXTB	R2, R2
0x01C4	0x4940    LDR	R1, [PC, #256]
0x01C6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 188 :: 		
0x01C8	0xE003    B	L_Soft_I2C_Write19
L_Soft_I2C_Write18:
;__Lib_SoftI2C.c, 190 :: 		
0x01CA	0x2200    MOVS	R2, #0
0x01CC	0xB252    SXTB	R2, R2
0x01CE	0x493E    LDR	R1, [PC, #248]
0x01D0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 191 :: 		
L_Soft_I2C_Write19:
;__Lib_SoftI2C.c, 193 :: 		
0x01D2	0xF7FFFFAD  BL	_Delay_1us+0
0x01D6	0xF7FFFFAB  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 195 :: 		
0x01DA	0x2201    MOVS	R2, #1
0x01DC	0xB252    SXTB	R2, R2
0x01DE	0x4939    LDR	R1, [PC, #228]
0x01E0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 197 :: 		
0x01E2	0x2200    MOVS	R2, #0
0x01E4	0xB252    SXTB	R2, R2
0x01E6	0x4939    LDR	R1, [PC, #228]
0x01E8	0x600A    STR	R2, [R1, #0]
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 198 :: 		
L_Soft_I2C_Write20:
; data_ start address is: 0 (R0)
; temp start address is: 12 (R3)
0x01EA	0x4A39    LDR	R2, [PC, #228]
0x01EC	0x6811    LDR	R1, [R2, #0]
0x01EE	0xB929    CBNZ	R1, L_Soft_I2C_Write21
;__Lib_SoftI2C.c, 199 :: 		
0x01F0	0x4A36    LDR	R2, [PC, #216]
0x01F2	0x6811    LDR	R1, [R2, #0]
0x01F4	0x2900    CMP	R1, #0
0x01F6	0xD000    BEQ	L_Soft_I2C_Write22
;__Lib_SoftI2C.c, 200 :: 		
0x01F8	0xE000    B	L_Soft_I2C_Write21
L_Soft_I2C_Write22:
0x01FA	0xE7F6    B	L_Soft_I2C_Write20
L_Soft_I2C_Write21:
;__Lib_SoftI2C.c, 202 :: 		
0x01FC	0x085B    LSRS	R3, R3, #1
0x01FE	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 203 :: 		
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
0x0200	0xE7C8    B	L_Soft_I2C_Write16
L_Soft_I2C_Write17:
;__Lib_SoftI2C.c, 207 :: 		
0x0202	0xF7FFFF95  BL	_Delay_1us+0
0x0206	0xF7FFFF93  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 209 :: 		
0x020A	0x2200    MOVS	R2, #0
0x020C	0xB252    SXTB	R2, R2
0x020E	0x492D    LDR	R1, [PC, #180]
0x0210	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 211 :: 		
0x0212	0xF7FFFF8D  BL	_Delay_1us+0
0x0216	0xF7FFFF8B  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 213 :: 		
0x021A	0x2201    MOVS	R2, #1
0x021C	0xB252    SXTB	R2, R2
0x021E	0x492A    LDR	R1, [PC, #168]
0x0220	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 215 :: 		
0x0222	0xF7FFFF85  BL	_Delay_1us+0
0x0226	0xF7FFFF83  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 216 :: 		
0x022A	0xF7FFFF81  BL	_Delay_1us+0
0x022E	0xF7FFFF7F  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 218 :: 		
0x0232	0x2201    MOVS	R2, #1
0x0234	0xB252    SXTB	R2, R2
0x0236	0x4923    LDR	R1, [PC, #140]
0x0238	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 220 :: 		
0x023A	0x2200    MOVS	R2, #0
0x023C	0xB252    SXTB	R2, R2
0x023E	0x4923    LDR	R1, [PC, #140]
0x0240	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 221 :: 		
L_Soft_I2C_Write23:
0x0242	0x4A23    LDR	R2, [PC, #140]
0x0244	0x6811    LDR	R1, [R2, #0]
0x0246	0xB929    CBNZ	R1, L_Soft_I2C_Write24
;__Lib_SoftI2C.c, 222 :: 		
0x0248	0x4A20    LDR	R2, [PC, #128]
0x024A	0x6811    LDR	R1, [R2, #0]
0x024C	0x2900    CMP	R1, #0
0x024E	0xD000    BEQ	L_Soft_I2C_Write25
;__Lib_SoftI2C.c, 223 :: 		
0x0250	0xE000    B	L_Soft_I2C_Write24
L_Soft_I2C_Write25:
0x0252	0xE7F6    B	L_Soft_I2C_Write23
L_Soft_I2C_Write24:
;__Lib_SoftI2C.c, 225 :: 		
; result start address is: 0 (R0)
0x0254	0x2000    MOVS	R0, #0
;__Lib_SoftI2C.c, 227 :: 		
0x0256	0xF7FFFF6B  BL	_Delay_1us+0
0x025A	0xF7FFFF69  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 229 :: 		
0x025E	0x4A1D    LDR	R2, [PC, #116]
0x0260	0x6811    LDR	R1, [R2, #0]
0x0262	0xB119    CBZ	R1, L__Soft_I2C_Write28
;__Lib_SoftI2C.c, 230 :: 		
0x0264	0xF0400001  ORR	R0, R0, #1
0x0268	0xB280    UXTH	R0, R0
; result end address is: 0 (R0)
0x026A	0xE7FF    B	L_Soft_I2C_Write26
L__Soft_I2C_Write28:
;__Lib_SoftI2C.c, 229 :: 		
;__Lib_SoftI2C.c, 230 :: 		
L_Soft_I2C_Write26:
;__Lib_SoftI2C.c, 232 :: 		
; result start address is: 0 (R0)
0x026C	0xF7FFFF60  BL	_Delay_1us+0
0x0270	0xF7FFFF5E  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 233 :: 		
0x0274	0xF7FFFF5C  BL	_Delay_1us+0
0x0278	0xF7FFFF5A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 234 :: 		
0x027C	0xF7FFFF58  BL	_Delay_1us+0
0x0280	0xF7FFFF56  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 235 :: 		
0x0284	0xF7FFFF54  BL	_Delay_1us+0
0x0288	0xF7FFFF52  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 236 :: 		
0x028C	0xF7FFFF50  BL	_Delay_1us+0
0x0290	0xF7FFFF4E  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 237 :: 		
0x0294	0xF7FFFF4C  BL	_Delay_1us+0
0x0298	0xF7FFFF4A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 238 :: 		
0x029C	0xF7FFFF48  BL	_Delay_1us+0
0x02A0	0xF7FFFF46  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 239 :: 		
0x02A4	0xF7FFFF44  BL	_Delay_1us+0
0x02A8	0xF7FFFF42  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 242 :: 		
0x02AC	0x2200    MOVS	R2, #0
0x02AE	0xB252    SXTB	R2, R2
0x02B0	0x4904    LDR	R1, [PC, #16]
0x02B2	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 243 :: 		
0x02B4	0x4904    LDR	R1, [PC, #16]
0x02B6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 245 :: 		
0x02B8	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 246 :: 		
L_end_Soft_I2C_Write:
0x02BA	0xF8DDE000  LDR	LR, [SP, #0]
0x02BE	0xB001    ADD	SP, SP, #4
0x02C0	0x4770    BX	LR
0x02C2	0xBF00    NOP
0x02C4	0x81A04221  	Soft_I2C_Scl_Output+0
0x02C8	0x81A44221  	Soft_I2C_Sda_Output+0
0x02CC	0x80002200  	__Lib_SoftI2C___StopWaiting+0
0x02D0	0x81204221  	Soft_I2C_Scl_Input+0
0x02D4	0x81244221  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Write
_Soft_I2C_Stop:
;__Lib_SoftI2C.c, 148 :: 		
0x0328	0xB081    SUB	SP, SP, #4
0x032A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 150 :: 		
0x032E	0x2100    MOVS	R1, #0
0x0330	0xB249    SXTB	R1, R1
0x0332	0x4819    LDR	R0, [PC, #100]
0x0334	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 152 :: 		
0x0336	0xF7FFFEFB  BL	_Delay_1us+0
0x033A	0xF7FFFEF9  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 154 :: 		
0x033E	0x2101    MOVS	R1, #1
0x0340	0xB249    SXTB	R1, R1
0x0342	0x4816    LDR	R0, [PC, #88]
0x0344	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 156 :: 		
0x0346	0x2100    MOVS	R1, #0
0x0348	0xB249    SXTB	R1, R1
0x034A	0x4815    LDR	R0, [PC, #84]
0x034C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 157 :: 		
L_Soft_I2C_Stop13:
0x034E	0x4915    LDR	R1, [PC, #84]
0x0350	0x6808    LDR	R0, [R1, #0]
0x0352	0xB928    CBNZ	R0, L_Soft_I2C_Stop14
;__Lib_SoftI2C.c, 158 :: 		
0x0354	0x4912    LDR	R1, [PC, #72]
0x0356	0x6808    LDR	R0, [R1, #0]
0x0358	0x2800    CMP	R0, #0
0x035A	0xD000    BEQ	L_Soft_I2C_Stop15
;__Lib_SoftI2C.c, 159 :: 		
0x035C	0xE000    B	L_Soft_I2C_Stop14
L_Soft_I2C_Stop15:
0x035E	0xE7F6    B	L_Soft_I2C_Stop13
L_Soft_I2C_Stop14:
;__Lib_SoftI2C.c, 161 :: 		
0x0360	0xF7FFFEE6  BL	_Delay_1us+0
0x0364	0xF7FFFEE4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 162 :: 		
0x0368	0xF7FFFEE2  BL	_Delay_1us+0
0x036C	0xF7FFFEE0  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 163 :: 		
0x0370	0xF7FFFEDE  BL	_Delay_1us+0
0x0374	0xF7FFFEDC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 164 :: 		
0x0378	0xF7FFFEDA  BL	_Delay_1us+0
0x037C	0xF7FFFED8  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 166 :: 		
0x0380	0x2101    MOVS	R1, #1
0x0382	0xB249    SXTB	R1, R1
0x0384	0x4804    LDR	R0, [PC, #16]
0x0386	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 168 :: 		
0x0388	0xF7FFFED2  BL	_Delay_1us+0
0x038C	0xF7FFFED0  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 169 :: 		
L_end_Soft_I2C_Stop:
0x0390	0xF8DDE000  LDR	LR, [SP, #0]
0x0394	0xB001    ADD	SP, SP, #4
0x0396	0x4770    BX	LR
0x0398	0x81A44221  	Soft_I2C_Sda_Output+0
0x039C	0x81A04221  	Soft_I2C_Scl_Output+0
0x03A0	0x80002200  	__Lib_SoftI2C___StopWaiting+0
0x03A4	0x81204221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Stop
_J3_OLED_clsDisplay:
;J3_OLED_SH1106.c, 175 :: 		void J3_OLED_clsDisplay(void){ // Erase the entire display DDRAM and set cursor home (0,0)
0x0A28	0xB081    SUB	SP, SP, #4
0x0A2A	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 177 :: 		J3_OLED_offDisplay() ;                      // turn off OLED panel
0x0A2E	0xF7FFFF69  BL	_J3_OLED_offDisplay+0
;J3_OLED_SH1106.c, 178 :: 		for (line = 8 ; line > 0 ; line--)  // 8 lines of Display DDRAM
; line start address is: 32 (R8)
0x0A32	0xF2400808  MOVW	R8, #8
; line end address is: 32 (R8)
L_J3_OLED_clsDisplay27:
; line start address is: 32 (R8)
0x0A36	0xF1B80F00  CMP	R8, #0
0x0A3A	0xD909    BLS	L_J3_OLED_clsDisplay28
;J3_OLED_SH1106.c, 179 :: 		{ J3_OLED_clLnDisplay(8 - line) ; }         // erase each in turn, home cursor to line
0x0A3C	0xF1C80008  RSB	R0, R8, #8
0x0A40	0xB2C0    UXTB	R0, R0
0x0A42	0xF7FFFD1B  BL	_J3_OLED_clLnDisplay+0
;J3_OLED_SH1106.c, 178 :: 		for (line = 8 ; line > 0 ; line--)  // 8 lines of Display DDRAM
0x0A46	0xF1A80801  SUB	R8, R8, #1
0x0A4A	0xFA5FF888  UXTB	R8, R8
;J3_OLED_SH1106.c, 179 :: 		{ J3_OLED_clLnDisplay(8 - line) ; }         // erase each in turn, home cursor to line
; line end address is: 32 (R8)
0x0A4E	0xE7F2    B	L_J3_OLED_clsDisplay27
L_J3_OLED_clsDisplay28:
;J3_OLED_SH1106.c, 180 :: 		J3_OLED_onDisplay() ;                       // turn on OLED panel
0x0A50	0xF7FFFD2E  BL	_J3_OLED_onDisplay+0
;J3_OLED_SH1106.c, 181 :: 		}
L_end_J3_OLED_clsDisplay:
0x0A54	0xF8DDE000  LDR	LR, [SP, #0]
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
; end of _J3_OLED_clsDisplay
_J3_OLED_clLnDisplay:
;J3_OLED_SH1106.c, 168 :: 		void J3_OLED_clLnDisplay(unsigned char yline){ // Clear single line 0-7 on display, cursor to line start
; yline start address is: 0 (R0)
0x047C	0xB081    SUB	SP, SP, #4
0x047E	0xF8CDE000  STR	LR, [SP, #0]
0x0482	0xB2C6    UXTB	R6, R0
; yline end address is: 0 (R0)
; yline start address is: 24 (R6)
;J3_OLED_SH1106.c, 170 :: 		J3_OLED_cursorXY(0, yline)    ;            // Cursor Home
0x0484	0xB2F1    UXTB	R1, R6
0x0486	0x2000    MOVS	R0, #0
0x0488	0xF7FFFFA4  BL	_J3_OLED_cursorXY+0
;J3_OLED_SH1106.c, 171 :: 		for (ram=sWidth ; ram>0 ; ram--)   // sWidth DDRAM addresses in each line
; ram start address is: 20 (R5)
0x048C	0x2580    MOVS	R5, #128
; yline end address is: 24 (R6)
; ram end address is: 20 (R5)
L_J3_OLED_clLnDisplay24:
; ram start address is: 20 (R5)
; yline start address is: 24 (R6)
0x048E	0x2D00    CMP	R5, #0
0x0490	0xD905    BLS	L_J3_OLED_clLnDisplay25
;J3_OLED_SH1106.c, 172 :: 		{ sendData(0); }                   // clear RAM
0x0492	0x2000    MOVS	R0, #0
0x0494	0xF7FFFF88  BL	_sendData+0
;J3_OLED_SH1106.c, 171 :: 		for (ram=sWidth ; ram>0 ; ram--)   // sWidth DDRAM addresses in each line
0x0498	0x1E6D    SUBS	R5, R5, #1
0x049A	0xB2ED    UXTB	R5, R5
;J3_OLED_SH1106.c, 172 :: 		{ sendData(0); }                   // clear RAM
; ram end address is: 20 (R5)
0x049C	0xE7F7    B	L_J3_OLED_clLnDisplay24
L_J3_OLED_clLnDisplay25:
;J3_OLED_SH1106.c, 173 :: 		J3_OLED_cursorXY(0, yline) ;               // Cursor Home
0x049E	0xB2F1    UXTB	R1, R6
; yline end address is: 24 (R6)
0x04A0	0x2000    MOVS	R0, #0
0x04A2	0xF7FFFF97  BL	_J3_OLED_cursorXY+0
;J3_OLED_SH1106.c, 174 :: 		}
L_end_J3_OLED_clLnDisplay:
0x04A6	0xF8DDE000  LDR	LR, [SP, #0]
0x04AA	0xB001    ADD	SP, SP, #4
0x04AC	0x4770    BX	LR
; end of _J3_OLED_clLnDisplay
_J3_OLED_cursorXY:
;J3_OLED_SH1106.c, 164 :: 		void J3_OLED_cursorXY(unsigned char x, unsigned char y){ // Position cursor to column, line
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x03D4	0xB081    SUB	SP, SP, #4
0x03D6	0xF8CDE000  STR	LR, [SP, #0]
0x03DA	0xB2C5    UXTB	R5, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 20 (R5)
; y start address is: 4 (R1)
;J3_OLED_SH1106.c, 165 :: 		J3_OLED_cursorY(y) ; // Y axis = line 0-7
0x03DC	0xB2C8    UXTB	R0, R1
; y end address is: 4 (R1)
0x03DE	0xF7FFFEB3  BL	_J3_OLED_cursorY+0
;J3_OLED_SH1106.c, 166 :: 		J3_OLED_cursorX(x) ; // X axis = column 0 - (sWidth - 1)
0x03E2	0xB2E8    UXTB	R0, R5
; x end address is: 20 (R5)
0x03E4	0xF7FFFEBC  BL	_J3_OLED_cursorX+0
;J3_OLED_SH1106.c, 167 :: 		}
L_end_J3_OLED_cursorXY:
0x03E8	0xF8DDE000  LDR	LR, [SP, #0]
0x03EC	0xB001    ADD	SP, SP, #4
0x03EE	0x4770    BX	LR
; end of _J3_OLED_cursorXY
_J3_OLED_cursorY:
;J3_OLED_SH1106.c, 155 :: 		void J3_OLED_cursorY(unsigned char add) { //Set page address for Page Addressing Mode
; add start address is: 0 (R0)
0x0148	0xB081    SUB	SP, SP, #4
0x014A	0xF8CDE000  STR	LR, [SP, #0]
; add end address is: 0 (R0)
; add start address is: 0 (R0)
;J3_OLED_SH1106.c, 156 :: 		sendCmd(0xB0 | add) ;
0x014E	0xF04001B0  ORR	R1, R0, #176
; add end address is: 0 (R0)
0x0152	0xB2C8    UXTB	R0, R1
0x0154	0xF000FAC6  BL	_sendCmd+0
;J3_OLED_SH1106.c, 157 :: 		}
L_end_J3_OLED_cursorY:
0x0158	0xF8DDE000  LDR	LR, [SP, #0]
0x015C	0xB001    ADD	SP, SP, #4
0x015E	0x4770    BX	LR
; end of _J3_OLED_cursorY
_J3_OLED_cursorX:
;J3_OLED_SH1106.c, 159 :: 		void J3_OLED_cursorX(unsigned char add){ //Set column adress for Page Addressing Mode
; add start address is: 0 (R0)
0x0160	0xB081    SUB	SP, SP, #4
0x0162	0xF8CDE000  STR	LR, [SP, #0]
; add end address is: 0 (R0)
; add start address is: 0 (R0)
;J3_OLED_SH1106.c, 160 :: 		add = add+sXOffset ;
0x0166	0x1C81    ADDS	R1, R0, #2
; add end address is: 0 (R0)
; add start address is: 20 (R5)
0x0168	0xB2CD    UXTB	R5, R1
;J3_OLED_SH1106.c, 161 :: 		sendCmd(0x10 | (add>>4)) ; //  shift high 4
0x016A	0xB2C9    UXTB	R1, R1
0x016C	0x0909    LSRS	R1, R1, #4
0x016E	0xB2C9    UXTB	R1, R1
0x0170	0xF0410110  ORR	R1, R1, #16
0x0174	0xB2C8    UXTB	R0, R1
0x0176	0xF000FAB5  BL	_sendCmd+0
;J3_OLED_SH1106.c, 162 :: 		sendCmd(0x0F & add) ;      // low 4
0x017A	0xF005010F  AND	R1, R5, #15
; add end address is: 20 (R5)
0x017E	0xB2C8    UXTB	R0, R1
0x0180	0xF000FAB0  BL	_sendCmd+0
;J3_OLED_SH1106.c, 163 :: 		}
L_end_J3_OLED_cursorX:
0x0184	0xF8DDE000  LDR	LR, [SP, #0]
0x0188	0xB001    ADD	SP, SP, #4
0x018A	0x4770    BX	LR
; end of _J3_OLED_cursorX
_sendData:
;J3_OLED_SH1106.c, 18 :: 		void sendData(unsigned char dat){
; dat start address is: 0 (R0)
0x03A8	0xB081    SUB	SP, SP, #4
0x03AA	0xF8CDE000  STR	LR, [SP, #0]
0x03AE	0xB2C4    UXTB	R4, R0
; dat end address is: 0 (R0)
; dat start address is: 16 (R4)
;J3_OLED_SH1106.c, 19 :: 		Soft_I2C_Start();
0x03B0	0xF7FFFF92  BL	_Soft_I2C_Start+0
;J3_OLED_SH1106.c, 20 :: 		Soft_I2C_Write(OLED_I2C_ADDRESS);
0x03B4	0x2078    MOVS	R0, #120
0x03B6	0xF7FFFEE9  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 21 :: 		Soft_I2C_Write(0x40);
0x03BA	0x2040    MOVS	R0, #64
0x03BC	0xF7FFFEE6  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 22 :: 		Soft_I2C_Write(dat);
0x03C0	0xB2E0    UXTB	R0, R4
; dat end address is: 16 (R4)
0x03C2	0xF7FFFEE3  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 23 :: 		Soft_I2C_Stop();
0x03C6	0xF7FFFFAF  BL	_Soft_I2C_Stop+0
;J3_OLED_SH1106.c, 24 :: 		}
L_end_sendData:
0x03CA	0xF8DDE000  LDR	LR, [SP, #0]
0x03CE	0xB001    ADD	SP, SP, #4
0x03D0	0x4770    BX	LR
; end of _sendData
_J3_OLED_onDisplay:
;J3_OLED_SH1106.c, 130 :: 		void J3_OLED_onDisplay(void){
0x04B0	0xB081    SUB	SP, SP, #4
0x04B2	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 131 :: 		sendCmd(0xAF) ;                     // turn on OLED panel
0x04B6	0x20AF    MOVS	R0, #175
0x04B8	0xF000F914  BL	_sendCmd+0
;J3_OLED_SH1106.c, 132 :: 		}
L_end_J3_OLED_onDisplay:
0x04BC	0xF8DDE000  LDR	LR, [SP, #0]
0x04C0	0xB001    ADD	SP, SP, #4
0x04C2	0x4770    BX	LR
; end of _J3_OLED_onDisplay
_J3_OLED_setNormal:
;J3_OLED_SH1106.c, 143 :: 		void J3_OLED_setNormal(void){// set
0x0A00	0xB081    SUB	SP, SP, #4
0x0A02	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 144 :: 		sendCmd(0xA6);
0x0A06	0x20A6    MOVS	R0, #166
0x0A08	0xF7FFFE6C  BL	_sendCmd+0
;J3_OLED_SH1106.c, 145 :: 		}
L_end_J3_OLED_setNormal:
0x0A0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A10	0xB001    ADD	SP, SP, #4
0x0A12	0x4770    BX	LR
; end of _J3_OLED_setNormal
_J3_OLED_setContrast:
;J3_OLED_SH1106.c, 136 :: 		void J3_OLED_setContrast(unsigned char contr){// set contrast control register
; contr start address is: 0 (R0)
0x08E8	0xB081    SUB	SP, SP, #4
0x08EA	0xF8CDE000  STR	LR, [SP, #0]
0x08EE	0xB2C5    UXTB	R5, R0
; contr end address is: 0 (R0)
; contr start address is: 20 (R5)
;J3_OLED_SH1106.c, 137 :: 		sendCmd(0x81);
0x08F0	0x2081    MOVS	R0, #129
0x08F2	0xF7FFFEF7  BL	_sendCmd+0
;J3_OLED_SH1106.c, 138 :: 		sendCmd(contr);
0x08F6	0xB2E8    UXTB	R0, R5
; contr end address is: 20 (R5)
0x08F8	0xF7FFFEF4  BL	_sendCmd+0
;J3_OLED_SH1106.c, 139 :: 		}
L_end_J3_OLED_setContrast:
0x08FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0900	0xB001    ADD	SP, SP, #4
0x0902	0x4770    BX	LR
; end of _J3_OLED_setContrast
_J3_OLED_setDisplayClock:
;J3_OLED_SH1106.c, 150 :: 		void J3_OLED_setDisplayClock(void){// set
0x07B0	0xB081    SUB	SP, SP, #4
0x07B2	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 151 :: 		sendCmd(0xD5);
0x07B6	0x20D5    MOVS	R0, #213
0x07B8	0xF7FFFF94  BL	_sendCmd+0
;J3_OLED_SH1106.c, 152 :: 		sendCmd(0x00);
0x07BC	0x2000    MOVS	R0, #0
0x07BE	0xF7FFFF91  BL	_sendCmd+0
;J3_OLED_SH1106.c, 153 :: 		}
L_end_J3_OLED_setDisplayClock:
0x07C2	0xF8DDE000  LDR	LR, [SP, #0]
0x07C6	0xB001    ADD	SP, SP, #4
0x07C8	0x4770    BX	LR
; end of _J3_OLED_setDisplayClock
_J3_OLED_clearBuffer:
;J3_OLED_SH1106.c, 62 :: 		void J3_OLED_clearBuffer(void){
0x0710	0xB081    SUB	SP, SP, #4
0x0712	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 64 :: 		for(iY=0;iY<=7;iY++){
; iY start address is: 32 (R8)
0x0716	0xF2400800  MOVW	R8, #0
; iY end address is: 32 (R8)
L_J3_OLED_clearBuffer0:
; iY start address is: 32 (R8)
0x071A	0xF1B80F07  CMP	R8, #7
0x071E	0xD818    BHI	L_J3_OLED_clearBuffer1
;J3_OLED_SH1106.c, 65 :: 		J3_OLED_cursorY(iY);
0x0720	0xFA5FF088  UXTB	R0, R8
0x0724	0xF7FFFD10  BL	_J3_OLED_cursorY+0
;J3_OLED_SH1106.c, 66 :: 		for(iX=0;iX<=127;iX++){
; iX start address is: 24 (R6)
0x0728	0x2600    MOVS	R6, #0
; iX end address is: 24 (R6)
; iY end address is: 32 (R8)
L_J3_OLED_clearBuffer3:
; iX start address is: 24 (R6)
; iY start address is: 32 (R8)
0x072A	0x2E7F    CMP	R6, #127
0x072C	0xD80C    BHI	L_J3_OLED_clearBuffer4
;J3_OLED_SH1106.c, 67 :: 		J3_OLED_cursorX(iX);
0x072E	0xB2F0    UXTB	R0, R6
0x0730	0xF7FFFD16  BL	_J3_OLED_cursorX+0
;J3_OLED_SH1106.c, 68 :: 		oled_buffer[iX][iY] = 0x00;
0x0734	0x00F1    LSLS	R1, R6, #3
0x0736	0x4809    LDR	R0, [PC, #36]
0x0738	0x1840    ADDS	R0, R0, R1
0x073A	0xEB000108  ADD	R1, R0, R8, LSL #0
0x073E	0x2000    MOVS	R0, #0
0x0740	0x7008    STRB	R0, [R1, #0]
;J3_OLED_SH1106.c, 66 :: 		for(iX=0;iX<=127;iX++){
0x0742	0x1C76    ADDS	R6, R6, #1
0x0744	0xB2F6    UXTB	R6, R6
;J3_OLED_SH1106.c, 69 :: 		}
; iX end address is: 24 (R6)
0x0746	0xE7F0    B	L_J3_OLED_clearBuffer3
L_J3_OLED_clearBuffer4:
;J3_OLED_SH1106.c, 64 :: 		for(iY=0;iY<=7;iY++){
0x0748	0xF1080801  ADD	R8, R8, #1
0x074C	0xFA5FF888  UXTB	R8, R8
;J3_OLED_SH1106.c, 70 :: 		}
; iY end address is: 32 (R8)
0x0750	0xE7E3    B	L_J3_OLED_clearBuffer0
L_J3_OLED_clearBuffer1:
;J3_OLED_SH1106.c, 71 :: 		}
L_end_J3_OLED_clearBuffer:
0x0752	0xF8DDE000  LDR	LR, [SP, #0]
0x0756	0xB001    ADD	SP, SP, #4
0x0758	0x4770    BX	LR
0x075A	0xBF00    NOP
0x075C	0x00002000  	_oled_buffer+0
; end of _J3_OLED_clearBuffer
_J3_OLED_lineHBuffer:
;J3_OLED_SH1106.c, 85 :: 		void J3_OLED_lineHBuffer(unsigned char _y){
; _y start address is: 0 (R0)
; _y end address is: 0 (R0)
; _y start address is: 0 (R0)
;J3_OLED_SH1106.c, 90 :: 		auxPage = _y / 8;
0x0834	0x08C4    LSRS	R4, R0, #3
0x0836	0xB2E4    UXTB	R4, R4
; auxPage start address is: 16 (R4)
;J3_OLED_SH1106.c, 91 :: 		auxResto = _y % 8;
0x0838	0xF0000007  AND	R0, R0, #7
0x083C	0xB2C0    UXTB	R0, R0
; _y end address is: 0 (R0)
; auxResto start address is: 0 (R0)
;J3_OLED_SH1106.c, 92 :: 		for(iX=0; iX<=127; iX++){
; iX start address is: 20 (R5)
0x083E	0x2500    MOVS	R5, #0
; iX end address is: 20 (R5)
L_J3_OLED_lineHBuffer6:
; iX start address is: 20 (R5)
; auxResto start address is: 0 (R0)
; auxResto end address is: 0 (R0)
; auxPage start address is: 16 (R4)
; auxPage end address is: 16 (R4)
0x0840	0x2D7F    CMP	R5, #127
0x0842	0xD80F    BHI	L_J3_OLED_lineHBuffer7
; auxResto end address is: 0 (R0)
; auxPage end address is: 16 (R4)
;J3_OLED_SH1106.c, 93 :: 		auxDado = oled_buffer[iX][auxPage];
; auxPage start address is: 16 (R4)
; auxResto start address is: 0 (R0)
0x0844	0x00EA    LSLS	R2, R5, #3
0x0846	0x4908    LDR	R1, [PC, #32]
0x0848	0x1889    ADDS	R1, R1, R2
0x084A	0x190B    ADDS	R3, R1, R4
0x084C	0x781A    LDRB	R2, [R3, #0]
;J3_OLED_SH1106.c, 94 :: 		auxDado = auxDado | (0b00000001 << auxResto);
0x084E	0x2101    MOVS	R1, #1
0x0850	0xB209    SXTH	R1, R1
0x0852	0x4081    LSLS	R1, R0
0x0854	0xB209    SXTH	R1, R1
0x0856	0xEA420101  ORR	R1, R2, R1, LSL #0
;J3_OLED_SH1106.c, 95 :: 		oled_buffer[iX][auxPage] = auxDado;
0x085A	0xB2C9    UXTB	R1, R1
0x085C	0x7019    STRB	R1, [R3, #0]
;J3_OLED_SH1106.c, 92 :: 		for(iX=0; iX<=127; iX++){
0x085E	0x1C6D    ADDS	R5, R5, #1
0x0860	0xB2ED    UXTB	R5, R5
;J3_OLED_SH1106.c, 96 :: 		}
; auxResto end address is: 0 (R0)
; auxPage end address is: 16 (R4)
; iX end address is: 20 (R5)
0x0862	0xE7ED    B	L_J3_OLED_lineHBuffer6
L_J3_OLED_lineHBuffer7:
;J3_OLED_SH1106.c, 97 :: 		}
L_end_J3_OLED_lineHBuffer:
0x0864	0x4770    BX	LR
0x0866	0xBF00    NOP
0x0868	0x00002000  	_oled_buffer+0
; end of _J3_OLED_lineHBuffer
_J3_OLED_lineVBuffer:
;J3_OLED_SH1106.c, 99 :: 		void J3_OLED_lineVBuffer(unsigned char _x){
; _x start address is: 0 (R0)
0x07CC	0xB081    SUB	SP, SP, #4
0x07CE	0xF8CDE000  STR	LR, [SP, #0]
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
;J3_OLED_SH1106.c, 101 :: 		for(iY=0; iY<=63; iY++){
; iY start address is: 28 (R7)
0x07D2	0x2700    MOVS	R7, #0
; _x end address is: 0 (R0)
; iY end address is: 28 (R7)
0x07D4	0xB2C6    UXTB	R6, R0
L_J3_OLED_lineVBuffer9:
; iY start address is: 28 (R7)
; _x start address is: 24 (R6)
; _x start address is: 24 (R6)
; _x end address is: 24 (R6)
0x07D6	0x2F3F    CMP	R7, #63
0x07D8	0xD806    BHI	L_J3_OLED_lineVBuffer10
; _x end address is: 24 (R6)
;J3_OLED_SH1106.c, 102 :: 		J3_OLED_putPixelBuffer(_x,iY);
; _x start address is: 24 (R6)
0x07DA	0xB2F9    UXTB	R1, R7
0x07DC	0xB2F0    UXTB	R0, R6
0x07DE	0xF7FFFF6B  BL	_J3_OLED_putPixelBuffer+0
;J3_OLED_SH1106.c, 101 :: 		for(iY=0; iY<=63; iY++){
0x07E2	0x1C7F    ADDS	R7, R7, #1
0x07E4	0xB2FF    UXTB	R7, R7
;J3_OLED_SH1106.c, 103 :: 		}
; _x end address is: 24 (R6)
; iY end address is: 28 (R7)
0x07E6	0xE7F6    B	L_J3_OLED_lineVBuffer9
L_J3_OLED_lineVBuffer10:
;J3_OLED_SH1106.c, 104 :: 		}
L_end_J3_OLED_lineVBuffer:
0x07E8	0xF8DDE000  LDR	LR, [SP, #0]
0x07EC	0xB001    ADD	SP, SP, #4
0x07EE	0x4770    BX	LR
; end of _J3_OLED_lineVBuffer
_J3_OLED_putPixelBuffer:
;J3_OLED_SH1106.c, 73 :: 		unsigned char J3_OLED_putPixelBuffer(unsigned char _x, unsigned char _y){
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;J3_OLED_SH1106.c, 77 :: 		auxPage = _y / 8;
0x06B8	0x08CC    LSRS	R4, R1, #3
0x06BA	0xB2E4    UXTB	R4, R4
;J3_OLED_SH1106.c, 78 :: 		auxResto = _y % 8;
0x06BC	0xF0010507  AND	R5, R1, #7
0x06C0	0xB2ED    UXTB	R5, R5
; _y end address is: 4 (R1)
;J3_OLED_SH1106.c, 79 :: 		auxDado = oled_buffer[_x][auxPage];
0x06C2	0x00C3    LSLS	R3, R0, #3
; _x end address is: 0 (R0)
0x06C4	0x4A06    LDR	R2, [PC, #24]
0x06C6	0x18D2    ADDS	R2, R2, R3
0x06C8	0x1914    ADDS	R4, R2, R4
0x06CA	0x7823    LDRB	R3, [R4, #0]
;J3_OLED_SH1106.c, 80 :: 		auxDado = auxDado | (0b00000001 << auxResto);
0x06CC	0x2201    MOVS	R2, #1
0x06CE	0xB212    SXTH	R2, R2
0x06D0	0x40AA    LSLS	R2, R5
0x06D2	0xB212    SXTH	R2, R2
0x06D4	0xEA430202  ORR	R2, R3, R2, LSL #0
; auxDado start address is: 0 (R0)
0x06D8	0xB2D0    UXTB	R0, R2
;J3_OLED_SH1106.c, 81 :: 		oled_buffer[_x][auxPage] = auxDado;
0x06DA	0xB2D2    UXTB	R2, R2
0x06DC	0x7022    STRB	R2, [R4, #0]
;J3_OLED_SH1106.c, 82 :: 		return auxDado;
; auxDado end address is: 0 (R0)
;J3_OLED_SH1106.c, 83 :: 		}
L_end_J3_OLED_putPixelBuffer:
0x06DE	0x4770    BX	LR
0x06E0	0x00002000  	_oled_buffer+0
; end of _J3_OLED_putPixelBuffer
_J3_OLED_rectangleBuffer:
;J3_OLED_SH1106.c, 106 :: 		void J3_OLED_rectangleBuffer(unsigned char _x1, unsigned char _y1, unsigned char _x2, unsigned char _y2){
; _y2 start address is: 12 (R3)
; _x2 start address is: 8 (R2)
; _y1 start address is: 4 (R1)
; _x1 start address is: 0 (R0)
0x086C	0xB082    SUB	SP, SP, #8
0x086E	0xF8CDE000  STR	LR, [SP, #0]
; _y2 end address is: 12 (R3)
; _x2 end address is: 8 (R2)
; _y1 end address is: 4 (R1)
; _x1 end address is: 0 (R0)
; _x1 start address is: 0 (R0)
; _y1 start address is: 4 (R1)
; _x2 start address is: 8 (R2)
; _y2 start address is: 12 (R3)
;J3_OLED_SH1106.c, 109 :: 		for(iY=_y1; iY<=_y2; iY++){
; iY start address is: 40 (R10)
0x0872	0xFA5FFA81  UXTB	R10, R1
; _x1 end address is: 0 (R0)
; _y1 end address is: 4 (R1)
; _x2 end address is: 8 (R2)
; _y2 end address is: 12 (R3)
; iY end address is: 40 (R10)
0x0876	0xFA5FF980  UXTB	R9, R0
0x087A	0xFA5FF881  UXTB	R8, R1
0x087E	0xB2D7    UXTB	R7, R2
0x0880	0xB2DE    UXTB	R6, R3
L_J3_OLED_rectangleBuffer12:
; iY start address is: 40 (R10)
; _y2 start address is: 24 (R6)
; _x2 start address is: 28 (R7)
; _y1 start address is: 32 (R8)
; _x1 start address is: 36 (R9)
0x0882	0x45B2    CMP	R10, R6
0x0884	0xD80F    BHI	L_J3_OLED_rectangleBuffer13
;J3_OLED_SH1106.c, 110 :: 		J3_OLED_putPixelBuffer(_x1,iY);
0x0886	0xFA5FF18A  UXTB	R1, R10
0x088A	0xFA5FF089  UXTB	R0, R9
0x088E	0xF7FFFF13  BL	_J3_OLED_putPixelBuffer+0
;J3_OLED_SH1106.c, 111 :: 		J3_OLED_putPixelBuffer(_x2,iY);
0x0892	0xFA5FF18A  UXTB	R1, R10
0x0896	0xB2F8    UXTB	R0, R7
0x0898	0xF7FFFF0E  BL	_J3_OLED_putPixelBuffer+0
;J3_OLED_SH1106.c, 109 :: 		for(iY=_y1; iY<=_y2; iY++){
0x089C	0xF10A0A01  ADD	R10, R10, #1
0x08A0	0xFA5FFA8A  UXTB	R10, R10
;J3_OLED_SH1106.c, 112 :: 		}
; iY end address is: 40 (R10)
0x08A4	0xE7ED    B	L_J3_OLED_rectangleBuffer12
L_J3_OLED_rectangleBuffer13:
;J3_OLED_SH1106.c, 113 :: 		for(iX=_x1; iX<=_x2; iX++){
; iX start address is: 0 (R0)
0x08A6	0xFA5FF089  UXTB	R0, R9
; _y2 end address is: 24 (R6)
; _y1 end address is: 32 (R8)
; _x1 end address is: 36 (R9)
; iX end address is: 0 (R0)
; _x2 end address is: 28 (R7)
0x08AA	0xF88D8004  STRB	R8, [SP, #4]
0x08AE	0xFA5FF886  UXTB	R8, R6
0x08B2	0xFA5FF980  UXTB	R9, R0
0x08B6	0xF89D6004  LDRB	R6, [SP, #4]
L_J3_OLED_rectangleBuffer15:
; iX start address is: 36 (R9)
; _y2 start address is: 32 (R8)
; _y1 start address is: 24 (R6)
; _y1 start address is: 24 (R6)
; _y1 end address is: 24 (R6)
; _x2 start address is: 28 (R7)
; _y2 start address is: 32 (R8)
; _y2 end address is: 32 (R8)
0x08BA	0x45B9    CMP	R9, R7
0x08BC	0xD80F    BHI	L_J3_OLED_rectangleBuffer16
; _y1 end address is: 24 (R6)
; _y2 end address is: 32 (R8)
;J3_OLED_SH1106.c, 114 :: 		J3_OLED_putPixelBuffer(iX,_y1);
; _y2 start address is: 32 (R8)
; _y1 start address is: 24 (R6)
0x08BE	0xB2F1    UXTB	R1, R6
0x08C0	0xFA5FF089  UXTB	R0, R9
0x08C4	0xF7FFFEF8  BL	_J3_OLED_putPixelBuffer+0
;J3_OLED_SH1106.c, 115 :: 		J3_OLED_putPixelBuffer(iX,_y2);
0x08C8	0xFA5FF188  UXTB	R1, R8
0x08CC	0xFA5FF089  UXTB	R0, R9
0x08D0	0xF7FFFEF2  BL	_J3_OLED_putPixelBuffer+0
;J3_OLED_SH1106.c, 113 :: 		for(iX=_x1; iX<=_x2; iX++){
0x08D4	0xF1090901  ADD	R9, R9, #1
0x08D8	0xFA5FF989  UXTB	R9, R9
;J3_OLED_SH1106.c, 116 :: 		}
; _y1 end address is: 24 (R6)
; _x2 end address is: 28 (R7)
; _y2 end address is: 32 (R8)
; iX end address is: 36 (R9)
0x08DC	0xE7ED    B	L_J3_OLED_rectangleBuffer15
L_J3_OLED_rectangleBuffer16:
;J3_OLED_SH1106.c, 117 :: 		}
L_end_J3_OLED_rectangleBuffer:
0x08DE	0xF8DDE000  LDR	LR, [SP, #0]
0x08E2	0xB002    ADD	SP, SP, #8
0x08E4	0x4770    BX	LR
; end of _J3_OLED_rectangleBuffer
_J3_OLED_setBuffer:
;J3_OLED_SH1106.c, 119 :: 		void J3_OLED_setBuffer(void){
0x07F0	0xB081    SUB	SP, SP, #4
0x07F2	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 121 :: 		for(iY=0;iY<=7;iY++){
; iY start address is: 24 (R6)
0x07F6	0x2600    MOVS	R6, #0
; iY end address is: 24 (R6)
L_J3_OLED_setBuffer18:
; iY start address is: 24 (R6)
0x07F8	0x2E07    CMP	R6, #7
0x07FA	0xD815    BHI	L_J3_OLED_setBuffer19
;J3_OLED_SH1106.c, 122 :: 		J3_OLED_cursorY(iY);
0x07FC	0xB2F0    UXTB	R0, R6
0x07FE	0xF7FFFCA3  BL	_J3_OLED_cursorY+0
;J3_OLED_SH1106.c, 123 :: 		J3_OLED_cursorX(0);
0x0802	0x2000    MOVS	R0, #0
0x0804	0xF7FFFCAC  BL	_J3_OLED_cursorX+0
;J3_OLED_SH1106.c, 124 :: 		for(iX=0;iX<=127;iX++){
; iX start address is: 20 (R5)
0x0808	0x2500    MOVS	R5, #0
; iX end address is: 20 (R5)
; iY end address is: 24 (R6)
L_J3_OLED_setBuffer21:
; iX start address is: 20 (R5)
; iY start address is: 24 (R6)
0x080A	0x2D7F    CMP	R5, #127
0x080C	0xD809    BHI	L_J3_OLED_setBuffer22
;J3_OLED_SH1106.c, 125 :: 		sendData(oled_buffer[iX][iY]);
0x080E	0x00E9    LSLS	R1, R5, #3
0x0810	0x4807    LDR	R0, [PC, #28]
0x0812	0x1840    ADDS	R0, R0, R1
0x0814	0x1980    ADDS	R0, R0, R6
0x0816	0x7800    LDRB	R0, [R0, #0]
0x0818	0xF7FFFDC6  BL	_sendData+0
;J3_OLED_SH1106.c, 124 :: 		for(iX=0;iX<=127;iX++){
0x081C	0x1C6D    ADDS	R5, R5, #1
0x081E	0xB2ED    UXTB	R5, R5
;J3_OLED_SH1106.c, 126 :: 		}
; iX end address is: 20 (R5)
0x0820	0xE7F3    B	L_J3_OLED_setBuffer21
L_J3_OLED_setBuffer22:
;J3_OLED_SH1106.c, 121 :: 		for(iY=0;iY<=7;iY++){
0x0822	0x1C76    ADDS	R6, R6, #1
0x0824	0xB2F6    UXTB	R6, R6
;J3_OLED_SH1106.c, 127 :: 		}
; iY end address is: 24 (R6)
0x0826	0xE7E7    B	L_J3_OLED_setBuffer18
L_J3_OLED_setBuffer19:
;J3_OLED_SH1106.c, 128 :: 		}
L_end_J3_OLED_setBuffer:
0x0828	0xF8DDE000  LDR	LR, [SP, #0]
0x082C	0xB001    ADD	SP, SP, #4
0x082E	0x4770    BX	LR
0x0830	0x00002000  	_oled_buffer+0
; end of _J3_OLED_setBuffer
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x0B68	0xB082    SUB	SP, SP, #8
0x0B6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0B6E	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0B70	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x0B72	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x0B74	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x0B78	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x0B7A	0x4837    LDR	R0, [PC, #220]
0x0B7C	0x1840    ADDS	R0, R0, R1
0x0B7E	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x0B80	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x0B84	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x0B86	0xF64B3080  MOVW	R0, #48000
0x0B8A	0x4281    CMP	R1, R0
0x0B8C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x0B8E	0x4833    LDR	R0, [PC, #204]
0x0B90	0x6800    LDR	R0, [R0, #0]
0x0B92	0xF0400102  ORR	R1, R0, #2
0x0B96	0x4831    LDR	R0, [PC, #196]
0x0B98	0x6001    STR	R1, [R0, #0]
0x0B9A	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x0B9C	0xF64550C0  MOVW	R0, #24000
0x0BA0	0x4284    CMP	R4, R0
0x0BA2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x0BA4	0x482D    LDR	R0, [PC, #180]
0x0BA6	0x6800    LDR	R0, [R0, #0]
0x0BA8	0xF0400101  ORR	R1, R0, #1
0x0BAC	0x482B    LDR	R0, [PC, #172]
0x0BAE	0x6001    STR	R1, [R0, #0]
0x0BB0	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x0BB2	0x482A    LDR	R0, [PC, #168]
0x0BB4	0x6801    LDR	R1, [R0, #0]
0x0BB6	0xF06F0007  MVN	R0, #7
0x0BBA	0x4001    ANDS	R1, R0
0x0BBC	0x4827    LDR	R0, [PC, #156]
0x0BBE	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x0BC0	0xF7FFFDCE  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x0BC4	0x4826    LDR	R0, [PC, #152]
0x0BC6	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x0BC8	0x4826    LDR	R0, [PC, #152]
0x0BCA	0xEA020100  AND	R1, R2, R0, LSL #0
0x0BCE	0x4826    LDR	R0, [PC, #152]
0x0BD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x0BD2	0xF0020001  AND	R0, R2, #1
0x0BD6	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0BD8	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0BDA	0x4823    LDR	R0, [PC, #140]
0x0BDC	0x6800    LDR	R0, [R0, #0]
0x0BDE	0xF0000002  AND	R0, R0, #2
0x0BE2	0x2800    CMP	R0, #0
0x0BE4	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x0BE6	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0BE8	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x0BEA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0BEC	0xF4023080  AND	R0, R2, #65536
0x0BF0	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0BF2	0x481D    LDR	R0, [PC, #116]
0x0BF4	0x6800    LDR	R0, [R0, #0]
0x0BF6	0xF4003000  AND	R0, R0, #131072
0x0BFA	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x0BFC	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x0BFE	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0C00	0x460A    MOV	R2, R1
0x0C02	0x9901    LDR	R1, [SP, #4]
0x0C04	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x0C06	0x9101    STR	R1, [SP, #4]
0x0C08	0x4611    MOV	R1, R2
0x0C0A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0C0C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0C10	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x0C12	0x4815    LDR	R0, [PC, #84]
0x0C14	0x6800    LDR	R0, [R0, #0]
0x0C16	0xF0407180  ORR	R1, R0, #16777216
0x0C1A	0x4813    LDR	R0, [PC, #76]
0x0C1C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0C1E	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x0C20	0x4811    LDR	R0, [PC, #68]
0x0C22	0x6800    LDR	R0, [R0, #0]
0x0C24	0xF0007000  AND	R0, R0, #33554432
0x0C28	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x0C2A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x0C2C	0x460A    MOV	R2, R1
0x0C2E	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x0C30	0x480B    LDR	R0, [PC, #44]
0x0C32	0x6800    LDR	R0, [R0, #0]
0x0C34	0xF000010C  AND	R1, R0, #12
0x0C38	0x0090    LSLS	R0, R2, #2
0x0C3A	0xF000000C  AND	R0, R0, #12
0x0C3E	0x4281    CMP	R1, R0
0x0C40	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0C42	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x0C44	0xF8DDE000  LDR	LR, [SP, #0]
0x0C48	0xB002    ADD	SP, SP, #8
0x0C4A	0x4770    BX	LR
0x0C4C	0x00810000  	#129
0x0C50	0x00000000  	#0
0x0C54	0x1F400000  	#8000
0x0C58	0x0C6C0000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0C5C	0x20004002  	FLASH_ACR+0
0x0C60	0x10044002  	RCC_CFGR+0
0x0C64	0xFFFF000F  	#1048575
0x0C68	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x0760	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x0762	0x480F    LDR	R0, [PC, #60]
0x0764	0x6800    LDR	R0, [R0, #0]
0x0766	0xF0400101  ORR	R1, R0, #1
0x076A	0x480D    LDR	R0, [PC, #52]
0x076C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x076E	0x490D    LDR	R1, [PC, #52]
0x0770	0x480D    LDR	R0, [PC, #52]
0x0772	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x0774	0x480A    LDR	R0, [PC, #40]
0x0776	0x6801    LDR	R1, [R0, #0]
0x0778	0x480C    LDR	R0, [PC, #48]
0x077A	0x4001    ANDS	R1, R0
0x077C	0x4808    LDR	R0, [PC, #32]
0x077E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x0780	0x4807    LDR	R0, [PC, #28]
0x0782	0x6801    LDR	R1, [R0, #0]
0x0784	0xF46F2080  MVN	R0, #262144
0x0788	0x4001    ANDS	R1, R0
0x078A	0x4805    LDR	R0, [PC, #20]
0x078C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x078E	0x4806    LDR	R0, [PC, #24]
0x0790	0x6801    LDR	R1, [R0, #0]
0x0792	0xF46F00FE  MVN	R0, #8323072
0x0796	0x4001    ANDS	R1, R0
0x0798	0x4803    LDR	R0, [PC, #12]
0x079A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x079C	0xB001    ADD	SP, SP, #4
0x079E	0x4770    BX	LR
0x07A0	0x10004002  	RCC_CR+0
0x07A4	0x0000F8FF  	#-117506048
0x07A8	0x10044002  	RCC_CFGR+0
0x07AC	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x0A5C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x0A5E	0x4902    LDR	R1, [PC, #8]
0x0A60	0x4802    LDR	R0, [PC, #8]
0x0A62	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x0A64	0xB001    ADD	SP, SP, #4
0x0A66	0x4770    BX	LR
0x0A68	0x1F400000  	#8000
0x0A6C	0x04042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x0A70	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x0A72	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x0A74	0xB001    ADD	SP, SP, #4
0x0A76	0x4770    BX	LR
; end of ___GenExcept
0x0C7C	0xB500    PUSH	(R14)
0x0C7E	0xF8DFB010  LDR	R11, [PC, #16]
0x0C82	0xF8DFA010  LDR	R10, [PC, #16]
0x0C86	0xF7FFFE47  BL	2328
0x0C8A	0xBD00    POP	(R15)
0x0C8C	0x4770    BX	LR
0x0C8E	0xBF00    NOP
0x0C90	0x00002000  	#536870912
0x0C94	0x04082000  	#536871944
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x0C6C	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x0C70	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x0C74	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x0C78	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [22]    _Delay_1us
0x0148      [24]    _J3_OLED_cursorY
0x0160      [44]    _J3_OLED_cursorX
0x018C     [332]    _Soft_I2C_Write
0x02D8      [80]    _Soft_I2C_Start
0x0328     [128]    _Soft_I2C_Stop
0x03A8      [42]    _sendData
0x03D4      [28]    _J3_OLED_cursorXY
0x03F0     [140]    _GPIO_Clk_Enable
0x047C      [50]    _J3_OLED_clLnDisplay
0x04B0      [20]    _J3_OLED_onDisplay
0x04C4     [500]    _GPIO_Config
0x06B8      [44]    _J3_OLED_putPixelBuffer
0x06E4      [42]    _sendCmd
0x0710      [80]    _J3_OLED_clearBuffer
0x0760      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x07B0      [26]    _J3_OLED_setDisplayClock
0x07CC      [36]    _J3_OLED_lineVBuffer
0x07F0      [68]    _J3_OLED_setBuffer
0x0834      [56]    _J3_OLED_lineHBuffer
0x086C     [122]    _J3_OLED_rectangleBuffer
0x08E8      [28]    _J3_OLED_setContrast
0x0904      [20]    _J3_OLED_offDisplay
0x0918      [58]    ___FillZeros
0x0954      [28]    _GPIO_Digital_Output
0x0970     [144]    _Soft_I2C_Init
0x0A00      [20]    _J3_OLED_setNormal
0x0A14      [20]    ___CC2DW
0x0A28      [52]    _J3_OLED_clsDisplay
0x0A5C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0A70       [8]    ___GenExcept
0x0A78     [240]    _main
0x0B68     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000    [1024]    _oled_buffer
0x20000400       [0]    __Lib_SoftI2C___StopWaiting
0x20000404       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0C6C      [16]    __Lib_System_101_102_103_APBAHBPrescTable
