# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW8_902912673_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v 
# -- Compiling module simpleFIFO
# 
# Top level modules:
# 	simpleFIFO
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v 
# -- Compiling module hw6_vga2pixel
# 
# Top level modules:
# 	hw6_vga2pixel
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v 
# -- Compiling module hw6_transpose
# 
# Top level modules:
# 	hw6_transpose
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v 
# -- Compiling module hw6_top
# 
# Top level modules:
# 	hw6_top
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v 
# -- Compiling module hw6_ram
# 
# Top level modules:
# 	hw6_ram
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v 
# -- Compiling module hw6_pixel2vga
# 
# Top level modules:
# 	hw6_pixel2vga
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v 
# -- Compiling module hw6_edge
# 
# Top level modules:
# 	hw6_edge
# End time: 14:40:37 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:37 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_shift_reg.v 
# -- Compiling module hw6_shift_reg
# 
# Top level modules:
# 	hw6_shift_reg
# End time: 14:40:38 on Apr 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mike/Documents/Quartus/ECE\ 8813/HW8_902912673 {C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:38 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673" C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v 
# -- Compiling module hw6_tb
# 
# Top level modules:
# 	hw6_tb
# End time: 14:40:38 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  hw6_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" hw6_tb 
# Start time: 14:40:38 on Apr 24,2017
# Loading work.hw6_tb
# Loading work.hw6_top
# Loading work.hw6_vga2pixel
# Loading work.hw6_transpose
# Loading work.hw6_ram
# Loading work.hw6_edge
# Loading work.simpleFIFO
# Loading work.hw6_shift_reg
# Loading work.hw6_pixel2vga
# ** Warning: (vsim-3017) C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v(70): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /hw6_tb/uut/transpose File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v
# ** Warning: (vsim-3017) C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v(79): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /hw6_tb/uut/edgedetect File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End of state machine
# End of state machine
# End of state machine
# Done writing file. Stopping Test.
# ** Note: $stop    : C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v(389)
#    Time: 2992727 ns  Iteration: 1  Instance: /hw6_tb
# Break in Module hw6_tb at C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v line 389
# End time: 14:54:03 on Apr 24,2017, Elapsed time: 0:13:25
# Errors: 0, Warnings: 2
