\hypertarget{struct_s_p_i___init_type_def}{}\doxysection{SPI\+\_\+\+Init\+Type\+Def结构体 参考}
\label{struct_s_p_i___init_type_def}\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}}


SPI Init structure definition  




{\ttfamily \#include $<$hal\+\_\+spi.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_p_i___exported___types_ga86cf6253be51ccc45f53b908cb42ba14}{SPI\+\_\+\+Mode\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a5d084517cd0eb25a7f26637cbe98a167}{SPI\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em Specifies the SPI operating mode \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_gaa972b0f6f8a36bba9ad030fe993e6d11}{SPI\+\_\+\+Data\+Size\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a63d862de8795d21dee3e84b3d634d6bf}{SPI\+\_\+\+Data\+Size}}
\begin{DoxyCompactList}\small\item\em Specifies the SPI available data size \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a10f22eda3a7ae57d61237eef44b64804}{SPI\+\_\+\+Data\+Width}}
\begin{DoxyCompactList}\small\item\em SPI data length \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_ga41477365be2d18a10d6a339d231e4fdd}{SPI\+\_\+\+CPOL\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a3368a5fc488ea69b5b7f8cb862c02300}{SPI\+\_\+\+CPOL}}
\begin{DoxyCompactList}\small\item\em Specifies the serial clock steady state \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_ga78bd5e9d735e57d303e04e563a37cde4}{SPI\+\_\+\+CPHA\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a368502f6d77529d694b4ca32cc894feb}{SPI\+\_\+\+CPHA}}
\begin{DoxyCompactList}\small\item\em Specifies the clock active edge for the bit capture \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_gab933301dd92b8210b299aeac7744b41e}{SPI\+\_\+\+NSS\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_af9876efb6c9eaa979f1b52e809558373}{SPI\+\_\+\+NSS}}
\begin{DoxyCompactList}\small\item\em Specifies whether the NSS signal is managed by hardware or by software \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_gafd08e5cb7cff2cd9cd8de72b8246961c}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_a3f0684558482503590cd85a9b673640c}{SPI\+\_\+\+Baud\+Rate\+Prescaler}}
\begin{DoxyCompactList}\small\item\em used to configure the transmit and receive SCK clock \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_p_i___exported___types_gadf3ac7d60a4329fdb2bd4058843775a9}{SPI\+\_\+\+First\+Bit\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_s_p_i___init_type_def_acf134db5168813340e732894f16373ef}{SPI\+\_\+\+First\+Bit}}
\begin{DoxyCompactList}\small\item\em Specifies whether data transfers start from MSB or LSB bit \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
SPI Init structure definition 

在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00212}{212}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_a3f0684558482503590cd85a9b673640c}\label{struct_s_p_i___init_type_def_a3f0684558482503590cd85a9b673640c}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}}
\index{SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_BaudRatePrescaler}{SPI\_BaudRatePrescaler}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_gafd08e5cb7cff2cd9cd8de72b8246961c}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Baud\+Rate\+Prescaler}



used to configure the transmit and receive SCK clock 

Specifies the Baud Rate prescaler value which will be 

在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00219}{219}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a368502f6d77529d694b4ca32cc894feb}\label{struct_s_p_i___init_type_def_a368502f6d77529d694b4ca32cc894feb}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPHA@{SPI\_CPHA}}
\index{SPI\_CPHA@{SPI\_CPHA}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_CPHA}{SPI\_CPHA}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_ga78bd5e9d735e57d303e04e563a37cde4}{SPI\+\_\+\+CPHA\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+CPHA}



Specifies the clock active edge for the bit capture 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00217}{217}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a3368a5fc488ea69b5b7f8cb862c02300}\label{struct_s_p_i___init_type_def_a3368a5fc488ea69b5b7f8cb862c02300}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPOL@{SPI\_CPOL}}
\index{SPI\_CPOL@{SPI\_CPOL}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_CPOL}{SPI\_CPOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_ga41477365be2d18a10d6a339d231e4fdd}{SPI\+\_\+\+CPOL\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+CPOL}



Specifies the serial clock steady state 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00216}{216}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a63d862de8795d21dee3e84b3d634d6bf}\label{struct_s_p_i___init_type_def_a63d862de8795d21dee3e84b3d634d6bf}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_DataSize@{SPI\_DataSize}}
\index{SPI\_DataSize@{SPI\_DataSize}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_DataSize}{SPI\_DataSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_gaa972b0f6f8a36bba9ad030fe993e6d11}{SPI\+\_\+\+Data\+Size\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Data\+Size}



Specifies the SPI available data size 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00214}{214}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a10f22eda3a7ae57d61237eef44b64804}\label{struct_s_p_i___init_type_def_a10f22eda3a7ae57d61237eef44b64804}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_DataWidth@{SPI\_DataWidth}}
\index{SPI\_DataWidth@{SPI\_DataWidth}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_DataWidth}{SPI\_DataWidth}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Data\+Width}



SPI data length 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00215}{215}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_acf134db5168813340e732894f16373ef}\label{struct_s_p_i___init_type_def_acf134db5168813340e732894f16373ef}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_FirstBit@{SPI\_FirstBit}}
\index{SPI\_FirstBit@{SPI\_FirstBit}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_FirstBit}{SPI\_FirstBit}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_gadf3ac7d60a4329fdb2bd4058843775a9}{SPI\+\_\+\+First\+Bit\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+First\+Bit}



Specifies whether data transfers start from MSB or LSB bit 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00221}{221}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a5d084517cd0eb25a7f26637cbe98a167}\label{struct_s_p_i___init_type_def_a5d084517cd0eb25a7f26637cbe98a167}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_Mode@{SPI\_Mode}}
\index{SPI\_Mode@{SPI\_Mode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_Mode}{SPI\_Mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_ga86cf6253be51ccc45f53b908cb42ba14}{SPI\+\_\+\+Mode\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Mode}



Specifies the SPI operating mode 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00213}{213}} 行定义.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_af9876efb6c9eaa979f1b52e809558373}\label{struct_s_p_i___init_type_def_af9876efb6c9eaa979f1b52e809558373}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_NSS@{SPI\_NSS}}
\index{SPI\_NSS@{SPI\_NSS}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_NSS}{SPI\_NSS}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_p_i___exported___types_gab933301dd92b8210b299aeac7744b41e}{SPI\+\_\+\+NSS\+\_\+\+Type\+Def}} SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+NSS}



Specifies whether the NSS signal is managed by hardware or by software 



在文件 \mbox{\hyperlink{hal__spi_8h_source}{hal\+\_\+spi.\+h}} 第 \mbox{\hyperlink{hal__spi_8h_source_l00218}{218}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+HAL\+\_\+\+Lib/\+Inc/\mbox{\hyperlink{hal__spi_8h}{hal\+\_\+spi.\+h}}\end{DoxyCompactItemize}
