#![allow(unused_variables)]
#![allow(dead_code)]

use std::cell::RefCell;
use std::rc::Rc;
use std::sync::{RwLock, RwLockReadGuard};

pub mod interrupt;
pub mod mbc;
pub mod timers;
pub mod oam;
pub mod apu;

use self::timers::Timers;
use crate::mmu::interrupt::Interrupt;
use crate::mmu::interrupt::InterruptController;
use crate::mmu::mbc::Mbc;
use crate::mmu::oam::Oam;
use crate::mmu::apu::Apu;

#[derive(PartialEq, Eq, Debug)]
pub enum MemoryRegion {
    Mbc,                // 0x000-0x7FFF: read-only
    Vram,               // 0x8000-0x9FFF
    ERam,               // 0xA000-0xBFFF
    Wram,               // 0xC000-0xDFFF
    Mram,               // 0xE000-0xFDFF: mirror of C000-DDFF
    Oam,                // 0xFE00-0xFE9F: Sprite Attribute Table
    Unusable,           // 0xFEA0-0xFEFF
    InterruptFlag,      // 0xFF0F: Interruption Flag: Inside IO
    Timers,             // 0xFF04-0xFF07
    Audio,              // 0xFF10-0xFF26
    Io,                 // 0xFF00-0xFF7F
    HRam,               // 0xFF80-0xFFFE
    InterruptEnable,    // 0xFFFF: Interruption Enable
    WavePatternRam,     // 0xFF30-0xFF3F
}

impl MemoryRegion {
    pub fn from(addr: u16) -> Self {
        match addr {
            0x0000..=0x7FFF => MemoryRegion::Mbc,
            0x8000..=0x9FFF => MemoryRegion::Vram,
            0xA000..=0xBFFF => MemoryRegion::ERam,
            0xC000..=0xDFFF => MemoryRegion::Wram,
            0xE000..=0xFDFF => MemoryRegion::Mram,
            0xFE00..=0xFE9F => MemoryRegion::Oam,
            0xFEA0..=0xFEFF => MemoryRegion::Unusable,
            0xFF04..=0xFF07 => MemoryRegion::Timers,
            0xFF0F => MemoryRegion::InterruptFlag,
            0xFF00..=0xFF7F => MemoryRegion::Io,
            0xFF80..=0xFFFE => MemoryRegion::HRam,
            0xFFFF => MemoryRegion::InterruptEnable,
        }
    }

    pub fn to_address(&self) -> u16 {
        match self {
            MemoryRegion::Mbc => 0x0000,
            MemoryRegion::Vram => 0x8000,
            MemoryRegion::ERam => 0xA000,
            MemoryRegion::Wram => 0xC000,
            MemoryRegion::Mram => 0xE000,
            MemoryRegion::Oam => 0xFE00,
            MemoryRegion::Unusable => 0xFEA0,
            MemoryRegion::Timers => 0xFF04,
            MemoryRegion::InterruptFlag => 0xFF0F,
            MemoryRegion::Io => 0xFF00,
            MemoryRegion::HRam => 0xFF80,
            MemoryRegion::InterruptEnable => 0xFFFF,
            MemoryRegion::Audio => 0xFF10,
            MemoryRegion::WavePatternRam => 0xFF30,
        }
    }
}

impl<T: Mbc> From<Mmu<T>> for Rc<RefCell<Mmu<T>>> {
    fn from(val: Mmu<T>) -> Self {
        Rc::new(RefCell::new(val))
    }
}

pub struct Mmu<T: Mbc> {
    data: [u8; 0x10000], // 0xFFFF (65535) + 1 = 0x10000 (65536)
    cart: T,
    interrupts: InterruptController,
    timers: Timers,
    oam: RwLock<Oam>,
    apu: Apu,
    boot_enable: bool,
    boot_rom: [u8; 0x0100],
    dpad_state: u8, // for joypad
    button_state: u8, // for joypad
    accessed_oam_ram: u8, // for OAM Bug
    dma_source: u16,
    pub dma_index: u8,
}

impl<T: Mbc> Mmu<T> {
    pub fn new(rom_image: &[u8]) -> Result<Self, String> {
       Ok(Mmu {
            apu: Apu::default(),
            data: [0xFF; 0x10000],
            cart: T::new(rom_image)?,
            interrupts: InterruptController::new(),
            timers: Timers::default(),
            oam: RwLock::new(Oam::default()),
            boot_enable: false,
            boot_rom: [0xFF; 0x0100],
            dpad_state: 0x0F,
            button_state: 0x0F,
            accessed_oam_ram: 0xFF, // 0xFF means we're not in OAM search mode
            dma_source: 0x0,
            dma_index: 0xFF, // 0xFF means a DMA isn't happening
        })
    }

    pub fn load_boot_rom(&mut self, boot_rom: [u8; 0x0100]) {
        self.boot_rom = boot_rom;
        self.boot_enable = true;
    }

    pub fn tick_timers(&mut self) {
        if self.timers.tick() {
            let interrupt_flags_addr = MemoryRegion::InterruptFlag.to_address();
            let mut interrupt_flags = self.read_byte(interrupt_flags_addr);
            interrupt_flags |= 0b100;
            self.write_byte(interrupt_flags_addr, interrupt_flags);
        }
    }

    pub fn read_byte(&self, addr: u16) -> u8 {
        if self.boot_enable && addr <= 0x00FF {
            return self.boot_rom[addr as usize];
        }
        
        match MemoryRegion::from(addr) {
            MemoryRegion::Mbc | MemoryRegion::ERam => self.cart.read(addr),
            MemoryRegion::Mram => {
                let mirror = addr - 0x2000;

                self.data[mirror as usize]
            }
            MemoryRegion::Timers => self.timers.read_byte(addr),
            MemoryRegion::Io => {
                if addr == 0xFF00 {
                    let selection = self.data[0xFF00] & 0b0011_0000;
                    let mut result = 0x0F;

                    if selection & 0b0001_0000 == 0 {
                        result &= self.dpad_state;
                    }
                    if selection & 0b0010_0000 == 0 {
                        result &= self.button_state;
                    }

                    0b1100_0000 | selection | result
                } else {
                    self.data[addr as usize]
                }
            }
            MemoryRegion::Oam => {
                let mut oam = self.oam.write().unwrap();
                if self.accessed_oam_ram != 0xFF {
                    oam.trigger_oam_bug_read(self.accessed_oam_ram);
                }
                oam.read(addr)
            },
            MemoryRegion::Unusable => 0xFF,
            MemoryRegion::InterruptFlag => self.interrupts.read_interrupt_flag(),
            MemoryRegion::InterruptEnable => self.interrupts.read_interrupt_enable(),
            _ => self.data[addr as usize],
        }
    }

    pub fn write_byte(&mut self, addr: u16, val: u8) {
        if val != 0 && addr == 0xFF50 {
            self.data[addr as usize] = val;
            self.boot_enable = false;

            return;
        }

        match MemoryRegion::from(addr) {
            MemoryRegion::Mbc | MemoryRegion::ERam => self.cart.write(addr, val),
            MemoryRegion::Mram => {
                let mirror = addr - 0x2000;

                self.data[mirror as usize] = val;
            }
            MemoryRegion::Timers => self.timers.write_byte(addr, val),
            MemoryRegion::Io => {
                // The CPU can only change the bits 4 and 5. The emulator use methods to write into the memory.
                if addr == 0xFF00 {
                    let selection_bits = val & 0b0011_0000;
                    let current_inputs = self.data[0xFF00] & 0x0F;
                    self.data[0xFF00] = 0b1100_0000 | selection_bits | current_inputs;

                    self.update_joypad_register();
                } else if addr == 0xFF41 { // STAT register
                    let current_val = self.data[0xFF41_usize];

                    // We keep 0-2 (PPU), we take 3-6 of CPU (val), bit 7 is always 1
                    self.data[addr as usize] = (val & 0b0111_1000) | (current_val & 0b0000_0111) | 0x80;
                } else if addr == 0xFF44 {
                    // Do nothing, read-only
                } else if addr == 0xFF46 {
                    self.data[addr as usize] = val;
                    self.dma_index = 0;
                    self.dma_source = (val as u16) << 8;
                } else {
                    self.data[addr as usize] = val;
                }
            }
            MemoryRegion::Oam => {
                let mut oam = self.oam.write().unwrap();
                if self.accessed_oam_ram != 0xFF {
                    oam.trigger_oam_bug_write(self.accessed_oam_ram);
                }
                oam.write(addr, val)
            },
            MemoryRegion::Unusable => {}
            MemoryRegion::InterruptFlag => self.interrupts.write_interrupt_flag(val),
            MemoryRegion::InterruptEnable => self.interrupts.write_interrupt_enable(val),
            _ => self.data[addr as usize] = val,
        }
    }

    pub fn read_interrupt_enable(&self) -> u8 {
        self.interrupts.read_interrupt_enable()
    }

    pub fn read_interrupt_flag(&self) -> u8 {
        self.interrupts.read_interrupt_flag()
    }

    pub fn interrupts_next_request(&self) -> Option<Interrupt> {
        self.interrupts.next_request()
    }

    pub fn interrupts_clear_request(&mut self, interrupt: Interrupt) {
        self.interrupts.clear_request(interrupt);
    }

    pub fn interrupts_request(&mut self, interrupt: Interrupt) {
        self.interrupts.request(interrupt);
    }

    pub fn get_oam(&self) -> RwLockReadGuard<'_, Oam> {
        self.oam.read().unwrap()
    }

    pub fn get_boot_enable(&self) -> bool {
        self.boot_enable
    }

    fn update_joypad_register(&mut self) {
        let mut new_inputs = 0x0F;
        let selection = self.data[0xFF00] & 0b0011_0000;

        if selection & 0b0001_0000 == 0 {
            new_inputs &= self.dpad_state;
        }
        if selection & 0b0010_0000 == 0 {
            new_inputs &= self.button_state;
        }

        let old_inputs = self.data[0xFF00] & 0x0F;
        if (old_inputs & !new_inputs) & 0x0F != 0 {
            self.interrupts_request(Interrupt::Joypad);
        }

        self.data[0xFF00] = 0xC0 | selection | new_inputs;
    }

    pub fn update_keys(&mut self, dpad: u8, buttons: u8) {
        self.dpad_state = dpad;
        self.button_state = buttons;
        self.update_joypad_register();
    }

    pub fn set_stat_byte_from_ppu(&mut self, val: u8) {
        self.data[0xFF41] = val;
    }

    pub fn set_ly_from_ppu(&mut self, val: u8) {
        self.data[0xFF44] = val;
    }

    pub fn set_accessed_oam_row(&mut self, val: u8) {
        self.accessed_oam_ram = val;
    }

    pub fn update_accessed_oam_row(&mut self, val: u8) {
        self.accessed_oam_ram += val;
    }

    pub fn trigger_oam_bug_read_increase(&mut self, offset: u8) {
        self.oam.write().unwrap().trigger_oam_bug_read_increase(offset);
    }

    pub fn tick_dma(&mut self) {
        let byte = self.read_byte(self.dma_source + self.dma_index as u16);

        let mut oam = self.oam.write().unwrap();
        oam.write(0xFE00 + self.dma_index as u16, byte);

        self.dma_index += 1;

        if self.dma_index == 160 { self.dma_index = 0xFF; }
    }
}

impl<T: Mbc> Default for Mmu<T> {
    fn default() -> Self {
        Mmu::<T>::new(&[]).expect("This is not suppose to happen")
    }
}

#[cfg(test)]
mod tests {
    use crate::mmu::mbc::RomOnly;

    use super::{MemoryRegion, Mmu};

    #[test]
    fn mmu_routes_reads_and_writes() {
        let rom = vec![0x12, 0x34, 0x56, 0x78];
        let mut mmu = Mmu::<RomOnly>::new(&rom).unwrap();

        // Reading from ROM region gives you the first bank data
        assert_eq!(mmu.read_byte(0x0000), 0x12);
        assert_eq!(mmu.read_byte(0x0001), 0x34);

        // Write to WRAM region and read back
        mmu.write_byte(0xC000, 0xAB);
        assert_eq!(mmu.read_byte(0xC000), 0xAB);
    }

    #[test]
    fn memory_region_from_addr() {
        assert_eq!(MemoryRegion::from(0x0000), MemoryRegion::Mbc);
        assert_eq!(MemoryRegion::from(0x8000), MemoryRegion::Vram);
        assert_eq!(MemoryRegion::from(0xA123), MemoryRegion::ERam);
        assert_eq!(MemoryRegion::from(0xC123), MemoryRegion::Wram);
        assert_eq!(MemoryRegion::from(0xE123), MemoryRegion::Mram);
        assert_eq!(MemoryRegion::from(0xFE50), MemoryRegion::Oam);
        assert_eq!(MemoryRegion::from(0xFEA0), MemoryRegion::Unusable);
        assert_eq!(MemoryRegion::from(0xFF0F), MemoryRegion::InterruptFlag);
        assert_eq!(MemoryRegion::from(0xFF10), MemoryRegion::Io);
        assert_eq!(MemoryRegion::from(0xFF80), MemoryRegion::HRam);
        assert_eq!(MemoryRegion::from(0xFFFF), MemoryRegion::InterruptEnable);
    }

    // MRAM ECHO RAM
    #[test]
    fn echo_ram_mirror() {
        let mut mmu = Mmu::<RomOnly>::new(&[]).unwrap();

        // Write to Work RAM (0xC000) and read from Echo RAM (0xE000)
        mmu.write_byte(0xC000, 0xAA);
        assert_eq!(mmu.read_byte(0xE000), 0xAA);

        // Write to Echo RAM and read from Work RAM
        mmu.write_byte(0xE010, 0xBB);
        assert_eq!(mmu.read_byte(0xC010), 0xBB);
    }

    // UNUSABLE REGION
    #[test]
    fn unusable_region_behavior() {
        let mut mmu = Mmu::<RomOnly>::new(&[]).unwrap();

        // Unusable region reads back as 0xFF
        let base = 0xFEA0;
        assert_eq!(mmu.read_byte(base), 0xFF);
        assert_eq!(mmu.read_byte(base + 0x1F), 0xFF);

        // Writes to unusable region are ignored (reads still 0xFF)
        mmu.write_byte(base, 0x00);
        mmu.write_byte(base + 0x1F, 0x12);
        assert_eq!(mmu.read_byte(base), 0xFF);
        assert_eq!(mmu.read_byte(base + 0x1F), 0xFF);
    }
}
