vhdl xil_defaultlib  \
"../../../../RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo_sim_netlist.vhdl" \

nosort
