
CarDrive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000994c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08009a60  08009a60  00019a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e84  08009e84  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009e84  08009e84  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e84  08009e84  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e84  08009e84  00019e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e88  08009e88  00019e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001e0  0800a06c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800a06c  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3d6  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028dc  00000000  00000000  0002f5df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c78  00000000  00000000  00031ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b38  00000000  00000000  00032b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000196ed  00000000  00000000  00033670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d40f  00000000  00000000  0004cd5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ad51  00000000  00000000  0005a16c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e4ebd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004320  00000000  00000000  000e4f38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08009a44 	.word	0x08009a44

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08009a44 	.word	0x08009a44

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <BMP180_SetOversampling>:
const uint8_t BMP180_CMD_PRES[4] = { 0x34, 0x74, 0xb4, 0xf4 };
const uint8_t BMP180_DELAY_PRES[4] = { 5, 8, 14, 26 };


//
void BMP180_SetOversampling(BMP180_OSS oss) {
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 80011a6:	4a04      	ldr	r2, [pc, #16]	; (80011b8 <BMP180_SetOversampling+0x1c>)
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	7013      	strb	r3, [r2, #0]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000232 	.word	0x20000232

080011bc <BMP180_UpdateCalibrationData>:


//
void BMP180_UpdateCalibrationData(void) {
 80011bc:	b598      	push	{r3, r4, r7, lr}
 80011be:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 80011c0:	23aa      	movs	r3, #170	; 0xaa
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f8da 	bl	800137c <BMP180_ReadReg>
 80011c8:	4603      	mov	r3, r0
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21c      	sxth	r4, r3
 80011ce:	23ab      	movs	r3, #171	; 0xab
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f8d3 	bl	800137c <BMP180_ReadReg>
 80011d6:	4603      	mov	r3, r0
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4323      	orrs	r3, r4
 80011dc:	b21a      	sxth	r2, r3
 80011de:	4b58      	ldr	r3, [pc, #352]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 80011e0:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 80011e2:	23ac      	movs	r3, #172	; 0xac
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f8c9 	bl	800137c <BMP180_ReadReg>
 80011ea:	4603      	mov	r3, r0
 80011ec:	021b      	lsls	r3, r3, #8
 80011ee:	b21c      	sxth	r4, r3
 80011f0:	23ad      	movs	r3, #173	; 0xad
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f8c2 	bl	800137c <BMP180_ReadReg>
 80011f8:	4603      	mov	r3, r0
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	4323      	orrs	r3, r4
 80011fe:	b21a      	sxth	r2, r3
 8001200:	4b4f      	ldr	r3, [pc, #316]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 8001202:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8001204:	23ae      	movs	r3, #174	; 0xae
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f8b8 	bl	800137c <BMP180_ReadReg>
 800120c:	4603      	mov	r3, r0
 800120e:	021b      	lsls	r3, r3, #8
 8001210:	b21c      	sxth	r4, r3
 8001212:	23af      	movs	r3, #175	; 0xaf
 8001214:	4618      	mov	r0, r3
 8001216:	f000 f8b1 	bl	800137c <BMP180_ReadReg>
 800121a:	4603      	mov	r3, r0
 800121c:	b21b      	sxth	r3, r3
 800121e:	4323      	orrs	r3, r4
 8001220:	b21a      	sxth	r2, r3
 8001222:	4b47      	ldr	r3, [pc, #284]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 8001224:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 8001226:	23b0      	movs	r3, #176	; 0xb0
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f8a7 	bl	800137c <BMP180_ReadReg>
 800122e:	4603      	mov	r3, r0
 8001230:	021b      	lsls	r3, r3, #8
 8001232:	b21c      	sxth	r4, r3
 8001234:	23b1      	movs	r3, #177	; 0xb1
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f8a0 	bl	800137c <BMP180_ReadReg>
 800123c:	4603      	mov	r3, r0
 800123e:	b21b      	sxth	r3, r3
 8001240:	4323      	orrs	r3, r4
 8001242:	b21b      	sxth	r3, r3
 8001244:	b29a      	uxth	r2, r3
 8001246:	4b3e      	ldr	r3, [pc, #248]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 8001248:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 800124a:	23b2      	movs	r3, #178	; 0xb2
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f895 	bl	800137c <BMP180_ReadReg>
 8001252:	4603      	mov	r3, r0
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b21c      	sxth	r4, r3
 8001258:	23b3      	movs	r3, #179	; 0xb3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f88e 	bl	800137c <BMP180_ReadReg>
 8001260:	4603      	mov	r3, r0
 8001262:	b21b      	sxth	r3, r3
 8001264:	4323      	orrs	r3, r4
 8001266:	b21b      	sxth	r3, r3
 8001268:	b29a      	uxth	r2, r3
 800126a:	4b35      	ldr	r3, [pc, #212]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 800126c:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 800126e:	23b4      	movs	r3, #180	; 0xb4
 8001270:	4618      	mov	r0, r3
 8001272:	f000 f883 	bl	800137c <BMP180_ReadReg>
 8001276:	4603      	mov	r3, r0
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b21c      	sxth	r4, r3
 800127c:	23b5      	movs	r3, #181	; 0xb5
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f87c 	bl	800137c <BMP180_ReadReg>
 8001284:	4603      	mov	r3, r0
 8001286:	b21b      	sxth	r3, r3
 8001288:	4323      	orrs	r3, r4
 800128a:	b21b      	sxth	r3, r3
 800128c:	b29a      	uxth	r2, r3
 800128e:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 8001290:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8001292:	23b6      	movs	r3, #182	; 0xb6
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f871 	bl	800137c <BMP180_ReadReg>
 800129a:	4603      	mov	r3, r0
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	b21c      	sxth	r4, r3
 80012a0:	23b7      	movs	r3, #183	; 0xb7
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f86a 	bl	800137c <BMP180_ReadReg>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4323      	orrs	r3, r4
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	4b23      	ldr	r3, [pc, #140]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 80012b2:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 80012b4:	23b8      	movs	r3, #184	; 0xb8
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f860 	bl	800137c <BMP180_ReadReg>
 80012bc:	4603      	mov	r3, r0
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	b21c      	sxth	r4, r3
 80012c2:	23b9      	movs	r3, #185	; 0xb9
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f859 	bl	800137c <BMP180_ReadReg>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	4323      	orrs	r3, r4
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 80012d4:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 80012d6:	23ba      	movs	r3, #186	; 0xba
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f84f 	bl	800137c <BMP180_ReadReg>
 80012de:	4603      	mov	r3, r0
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21c      	sxth	r4, r3
 80012e4:	23bb      	movs	r3, #187	; 0xbb
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f848 	bl	800137c <BMP180_ReadReg>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	4323      	orrs	r3, r4
 80012f2:	b21a      	sxth	r2, r3
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 80012f6:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 80012f8:	23bc      	movs	r3, #188	; 0xbc
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 f83e 	bl	800137c <BMP180_ReadReg>
 8001300:	4603      	mov	r3, r0
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b21c      	sxth	r4, r3
 8001306:	23bd      	movs	r3, #189	; 0xbd
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f837 	bl	800137c <BMP180_ReadReg>
 800130e:	4603      	mov	r3, r0
 8001310:	b21b      	sxth	r3, r3
 8001312:	4323      	orrs	r3, r4
 8001314:	b21a      	sxth	r2, r3
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 8001318:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 800131a:	23be      	movs	r3, #190	; 0xbe
 800131c:	4618      	mov	r0, r3
 800131e:	f000 f82d 	bl	800137c <BMP180_ReadReg>
 8001322:	4603      	mov	r3, r0
 8001324:	021b      	lsls	r3, r3, #8
 8001326:	b21c      	sxth	r4, r3
 8001328:	23bf      	movs	r3, #191	; 0xbf
 800132a:	4618      	mov	r0, r3
 800132c:	f000 f826 	bl	800137c <BMP180_ReadReg>
 8001330:	4603      	mov	r3, r0
 8001332:	b21b      	sxth	r3, r3
 8001334:	4323      	orrs	r3, r4
 8001336:	b21a      	sxth	r2, r3
 8001338:	4b01      	ldr	r3, [pc, #4]	; (8001340 <BMP180_UpdateCalibrationData+0x184>)
 800133a:	829a      	strh	r2, [r3, #20]
}
 800133c:	bf00      	nop
 800133e:	bd98      	pop	{r3, r4, r7, pc}
 8001340:	2000021c 	.word	0x2000021c

08001344 <BMP180_WriteReg>:


//
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af02      	add	r7, sp, #8
 800134a:	4603      	mov	r3, r0
 800134c:	460a      	mov	r2, r1
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	4613      	mov	r3, r2
 8001352:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	733b      	strb	r3, [r7, #12]
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 800135c:	f107 020c 	add.w	r2, r7, #12
 8001360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2302      	movs	r3, #2
 8001368:	21ee      	movs	r1, #238	; 0xee
 800136a:	4803      	ldr	r0, [pc, #12]	; (8001378 <BMP180_WriteReg+0x34>)
 800136c:	f002 fd76 	bl	8003e5c <HAL_I2C_Master_Transmit>
}
 8001370:	bf00      	nop
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000033c 	.word	0x2000033c

0800137c <BMP180_ReadReg>:

//
uint8_t BMP180_ReadReg(uint8_t reg) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af02      	add	r7, sp, #8
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	//HAL_I2C_Mem_WriteHAL_I2C_Master_Transmit
	//HAL_I2C_Master_Transmit
	//
	//&reg 
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 8001386:	1dfa      	adds	r2, r7, #7
 8001388:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2301      	movs	r3, #1
 8001390:	21ee      	movs	r1, #238	; 0xee
 8001392:	4809      	ldr	r0, [pc, #36]	; (80013b8 <BMP180_ReadReg+0x3c>)
 8001394:	f002 fd62 	bl	8003e5c <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(&hi2c1, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 8001398:	f107 020f 	add.w	r2, r7, #15
 800139c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2301      	movs	r3, #1
 80013a4:	21ee      	movs	r1, #238	; 0xee
 80013a6:	4804      	ldr	r0, [pc, #16]	; (80013b8 <BMP180_ReadReg+0x3c>)
 80013a8:	f002 fe56 	bl	8004058 <HAL_I2C_Master_Receive>



	//HAL_I2C_Mem_Read(I2C1, BMP180_I2C_ADDR << 1, &reg, 1,result, 1, BMP180_I2C_TIMEOUT);
	return result;
 80013ac:	7bfb      	ldrb	r3, [r7, #15]


}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	2000033c 	.word	0x2000033c

080013bc <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
	//write 0x2E to reg 0xF4
	//4.5ms
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 80013c2:	232e      	movs	r3, #46	; 0x2e
 80013c4:	4619      	mov	r1, r3
 80013c6:	20f4      	movs	r0, #244	; 0xf4
 80013c8:	f7ff ffbc 	bl	8001344 <BMP180_WriteReg>
	//4.5ms 
	HAL_Delay(BMP180_DELAY_TEMP);
 80013cc:	2305      	movs	r3, #5
 80013ce:	4618      	mov	r0, r3
 80013d0:	f001 fbf8 	bl	8002bc4 <HAL_Delay>

	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 80013d4:	20f6      	movs	r0, #246	; 0xf6
 80013d6:	f7ff ffd1 	bl	800137c <BMP180_ReadReg>
 80013da:	4603      	mov	r3, r0
 80013dc:	021c      	lsls	r4, r3, #8
 80013de:	20f7      	movs	r0, #247	; 0xf7
 80013e0:	f7ff ffcc 	bl	800137c <BMP180_ReadReg>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4323      	orrs	r3, r4
 80013e8:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <BMP180_GetRawTemperature+0x84>)
 80013ec:	895b      	ldrh	r3, [r3, #10]
 80013ee:	461a      	mov	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	4a12      	ldr	r2, [pc, #72]	; (8001440 <BMP180_GetRawTemperature+0x84>)
 80013f6:	8912      	ldrh	r2, [r2, #8]
 80013f8:	fb02 f303 	mul.w	r3, r2, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	da02      	bge.n	8001406 <BMP180_GetRawTemperature+0x4a>
 8001400:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001404:	337f      	adds	r3, #127	; 0x7f
 8001406:	13db      	asrs	r3, r3, #15
 8001408:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 800140a:	4b0d      	ldr	r3, [pc, #52]	; (8001440 <BMP180_GetRawTemperature+0x84>)
 800140c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001410:	02da      	lsls	r2, r3, #11
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <BMP180_GetRawTemperature+0x84>)
 8001414:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001418:	4619      	mov	r1, r3
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	440b      	add	r3, r1
 800141e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001422:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	3308      	adds	r3, #8
 8001430:	2b00      	cmp	r3, #0
 8001432:	da00      	bge.n	8001436 <BMP180_GetRawTemperature+0x7a>
 8001434:	330f      	adds	r3, #15
 8001436:	111b      	asrs	r3, r3, #4
}
 8001438:	4618      	mov	r0, r3
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	bd90      	pop	{r4, r7, pc}
 8001440:	2000021c 	.word	0x2000021c

08001444 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b08c      	sub	sp, #48	; 0x30
 8001448:	af00      	add	r7, sp, #0
	//0xf40x2e
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 800144a:	232e      	movs	r3, #46	; 0x2e
 800144c:	4619      	mov	r1, r3
 800144e:	20f4      	movs	r0, #244	; 0xf4
 8001450:	f7ff ff78 	bl	8001344 <BMP180_WriteReg>
	//
	HAL_Delay(BMP180_DELAY_TEMP);
 8001454:	2305      	movs	r3, #5
 8001456:	4618      	mov	r0, r3
 8001458:	f001 fbb4 	bl	8002bc4 <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 800145c:	f000 f904 	bl	8001668 <BMP180_GetUT>
 8001460:	62b8      	str	r0, [r7, #40]	; 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 8001462:	4b7c      	ldr	r3, [pc, #496]	; (8001654 <BMP180_GetPressure+0x210>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b7b      	ldr	r3, [pc, #492]	; (8001658 <BMP180_GetPressure+0x214>)
 800146a:	5c9b      	ldrb	r3, [r3, r2]
 800146c:	4619      	mov	r1, r3
 800146e:	20f4      	movs	r0, #244	; 0xf4
 8001470:	f7ff ff68 	bl	8001344 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8001474:	4b77      	ldr	r3, [pc, #476]	; (8001654 <BMP180_GetPressure+0x210>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b78      	ldr	r3, [pc, #480]	; (800165c <BMP180_GetPressure+0x218>)
 800147c:	5c9b      	ldrb	r3, [r3, r2]
 800147e:	4618      	mov	r0, r3
 8001480:	f001 fba0 	bl	8002bc4 <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8001484:	f000 f8fe 	bl	8001684 <BMP180_GetUP>
 8001488:	6278      	str	r0, [r7, #36]	; 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 800148a:	4b75      	ldr	r3, [pc, #468]	; (8001660 <BMP180_GetPressure+0x21c>)
 800148c:	895b      	ldrh	r3, [r3, #10]
 800148e:	461a      	mov	r2, r3
 8001490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001492:	1a9b      	subs	r3, r3, r2
 8001494:	4a72      	ldr	r2, [pc, #456]	; (8001660 <BMP180_GetPressure+0x21c>)
 8001496:	8912      	ldrh	r2, [r2, #8]
 8001498:	fb02 f303 	mul.w	r3, r2, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	da02      	bge.n	80014a6 <BMP180_GetPressure+0x62>
 80014a0:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80014a4:	337f      	adds	r3, #127	; 0x7f
 80014a6:	13db      	asrs	r3, r3, #15
 80014a8:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 80014aa:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <BMP180_GetPressure+0x21c>)
 80014ac:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014b0:	02da      	lsls	r2, r3, #11
 80014b2:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <BMP180_GetPressure+0x21c>)
 80014b4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80014b8:	4619      	mov	r1, r3
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	440b      	add	r3, r1
 80014be:	fb92 f3f3 	sdiv	r3, r2, r3
 80014c2:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 80014c4:	6a3a      	ldr	r2, [r7, #32]
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	4413      	add	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80014d2:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 80014d4:	4b62      	ldr	r3, [pc, #392]	; (8001660 <BMP180_GetPressure+0x21c>)
 80014d6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80014da:	4619      	mov	r1, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	fb02 f303 	mul.w	r3, r2, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	da01      	bge.n	80014ec <BMP180_GetPressure+0xa8>
 80014e8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80014ec:	131b      	asrs	r3, r3, #12
 80014ee:	fb03 f301 	mul.w	r3, r3, r1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	da01      	bge.n	80014fa <BMP180_GetPressure+0xb6>
 80014f6:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80014fa:	12db      	asrs	r3, r3, #11
 80014fc:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 80014fe:	4b58      	ldr	r3, [pc, #352]	; (8001660 <BMP180_GetPressure+0x21c>)
 8001500:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001504:	461a      	mov	r2, r3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	fb03 f302 	mul.w	r3, r3, r2
 800150c:	2b00      	cmp	r3, #0
 800150e:	da01      	bge.n	8001514 <BMP180_GetPressure+0xd0>
 8001510:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001514:	12db      	asrs	r3, r3, #11
 8001516:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 8001518:	6a3a      	ldr	r2, [r7, #32]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	4413      	add	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 8001520:	4b4f      	ldr	r3, [pc, #316]	; (8001660 <BMP180_GetPressure+0x21c>)
 8001522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001526:	009a      	lsls	r2, r3, #2
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4413      	add	r3, r2
 800152c:	4a49      	ldr	r2, [pc, #292]	; (8001654 <BMP180_GetPressure+0x210>)
 800152e:	7812      	ldrb	r2, [r2, #0]
 8001530:	4093      	lsls	r3, r2
 8001532:	3302      	adds	r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	da00      	bge.n	800153a <BMP180_GetPressure+0xf6>
 8001538:	3303      	adds	r3, #3
 800153a:	109b      	asrs	r3, r3, #2
 800153c:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 800153e:	4b48      	ldr	r3, [pc, #288]	; (8001660 <BMP180_GetPressure+0x21c>)
 8001540:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001544:	461a      	mov	r2, r3
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	fb03 f302 	mul.w	r3, r3, r2
 800154c:	2b00      	cmp	r3, #0
 800154e:	da02      	bge.n	8001556 <BMP180_GetPressure+0x112>
 8001550:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8001554:	331f      	adds	r3, #31
 8001556:	135b      	asrs	r3, r3, #13
 8001558:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 800155a:	4b41      	ldr	r3, [pc, #260]	; (8001660 <BMP180_GetPressure+0x21c>)
 800155c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001560:	4619      	mov	r1, r3
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	fb02 f303 	mul.w	r3, r2, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	da01      	bge.n	8001572 <BMP180_GetPressure+0x12e>
 800156e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001572:	131b      	asrs	r3, r3, #12
 8001574:	fb03 f301 	mul.w	r3, r3, r1
 8001578:	2b00      	cmp	r3, #0
 800157a:	da02      	bge.n	8001582 <BMP180_GetPressure+0x13e>
 800157c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001580:	33ff      	adds	r3, #255	; 0xff
 8001582:	141b      	asrs	r3, r3, #16
 8001584:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 8001586:	6a3a      	ldr	r2, [r7, #32]
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	4413      	add	r3, r2
 800158c:	3302      	adds	r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	da00      	bge.n	8001594 <BMP180_GetPressure+0x150>
 8001592:	3303      	adds	r3, #3
 8001594:	109b      	asrs	r3, r3, #2
 8001596:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 8001598:	4b31      	ldr	r3, [pc, #196]	; (8001660 <BMP180_GetPressure+0x21c>)
 800159a:	88db      	ldrh	r3, [r3, #6]
 800159c:	461a      	mov	r2, r3
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015a4:	fb03 f302 	mul.w	r3, r3, r2
 80015a8:	0bdb      	lsrs	r3, r3, #15
 80015aa:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 80015ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	4a28      	ldr	r2, [pc, #160]	; (8001654 <BMP180_GetPressure+0x210>)
 80015b4:	7812      	ldrb	r2, [r2, #0]
 80015b6:	4611      	mov	r1, r2
 80015b8:	f24c 3250 	movw	r2, #50000	; 0xc350
 80015bc:	410a      	asrs	r2, r1
 80015be:	fb02 f303 	mul.w	r3, r2, r3
 80015c2:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	db06      	blt.n	80015d8 <BMP180_GetPressure+0x194>
		p = (b7 * 2) / b4;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	005a      	lsls	r2, r3, #1
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015d6:	e005      	b.n	80015e4 <BMP180_GetPressure+0x1a0>
	else
		p = (b7 / b4) * 2;
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 80015e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	da00      	bge.n	80015ec <BMP180_GetPressure+0x1a8>
 80015ea:	33ff      	adds	r3, #255	; 0xff
 80015ec:	121b      	asrs	r3, r3, #8
 80015ee:	461a      	mov	r2, r3
 80015f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	da00      	bge.n	80015f8 <BMP180_GetPressure+0x1b4>
 80015f6:	33ff      	adds	r3, #255	; 0xff
 80015f8:	121b      	asrs	r3, r3, #8
 80015fa:	fb03 f302 	mul.w	r3, r3, r2
 80015fe:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	f640 32de 	movw	r2, #3038	; 0xbde
 8001606:	fb02 f303 	mul.w	r3, r2, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	da02      	bge.n	8001614 <BMP180_GetPressure+0x1d0>
 800160e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001612:	33ff      	adds	r3, #255	; 0xff
 8001614:	141b      	asrs	r3, r3, #16
 8001616:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 8001618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <BMP180_GetPressure+0x220>)
 800161c:	fb02 f303 	mul.w	r3, r2, r3
 8001620:	2b00      	cmp	r3, #0
 8001622:	da02      	bge.n	800162a <BMP180_GetPressure+0x1e6>
 8001624:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001628:	33ff      	adds	r3, #255	; 0xff
 800162a:	141b      	asrs	r3, r3, #16
 800162c:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 800162e:	6a3a      	ldr	r2, [r7, #32]
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	4413      	add	r3, r2
 8001634:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001638:	2b00      	cmp	r3, #0
 800163a:	da00      	bge.n	800163e <BMP180_GetPressure+0x1fa>
 800163c:	330f      	adds	r3, #15
 800163e:	111b      	asrs	r3, r3, #4
 8001640:	461a      	mov	r2, r3
 8001642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001644:	4413      	add	r3, r2
 8001646:	62fb      	str	r3, [r7, #44]	; 0x2c
	return p;
 8001648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800164a:	4618      	mov	r0, r3
 800164c:	3730      	adds	r7, #48	; 0x30
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000232 	.word	0x20000232
 8001658:	08009b40 	.word	0x08009b40
 800165c:	08009b44 	.word	0x08009b44
 8001660:	2000021c 	.word	0x2000021c
 8001664:	ffffe343 	.word	0xffffe343

08001668 <BMP180_GetUT>:

//
int32_t BMP180_GetUT(void){
 8001668:	b598      	push	{r3, r4, r7, lr}
 800166a:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 800166c:	20f6      	movs	r0, #246	; 0xf6
 800166e:	f7ff fe85 	bl	800137c <BMP180_ReadReg>
 8001672:	4603      	mov	r3, r0
 8001674:	021c      	lsls	r4, r3, #8
 8001676:	20f7      	movs	r0, #247	; 0xf7
 8001678:	f7ff fe80 	bl	800137c <BMP180_ReadReg>
 800167c:	4603      	mov	r3, r0
 800167e:	4323      	orrs	r3, r4
}
 8001680:	4618      	mov	r0, r3
 8001682:	bd98      	pop	{r3, r4, r7, pc}

08001684 <BMP180_GetUP>:
//
int32_t BMP180_GetUP(void){
 8001684:	b598      	push	{r3, r4, r7, lr}
 8001686:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8001688:	20f6      	movs	r0, #246	; 0xf6
 800168a:	f7ff fe77 	bl	800137c <BMP180_ReadReg>
 800168e:	4603      	mov	r3, r0
 8001690:	041c      	lsls	r4, r3, #16
 8001692:	20f7      	movs	r0, #247	; 0xf7
 8001694:	f7ff fe72 	bl	800137c <BMP180_ReadReg>
 8001698:	4603      	mov	r3, r0
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	431c      	orrs	r4, r3
 800169e:	20f8      	movs	r0, #248	; 0xf8
 80016a0:	f7ff fe6c 	bl	800137c <BMP180_ReadReg>
 80016a4:	4603      	mov	r3, r0
 80016a6:	ea44 0203 	orr.w	r2, r4, r3
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <BMP180_GetUP+0x38>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	f1c3 0308 	rsb	r3, r3, #8
 80016b2:	fa42 f303 	asr.w	r3, r2, r3
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	bd98      	pop	{r3, r4, r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000232 	.word	0x20000232

080016c0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016d0:	4b18      	ldr	r3, [pc, #96]	; (8001734 <MX_ADC1_Init+0x74>)
 80016d2:	4a19      	ldr	r2, [pc, #100]	; (8001738 <MX_ADC1_Init+0x78>)
 80016d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016d6:	4b17      	ldr	r3, [pc, #92]	; (8001734 <MX_ADC1_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016dc:	4b15      	ldr	r3, [pc, #84]	; (8001734 <MX_ADC1_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016e2:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_ADC1_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <MX_ADC1_Init+0x74>)
 80016ea:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80016ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f0:	4b10      	ldr	r3, [pc, #64]	; (8001734 <MX_ADC1_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_ADC1_Init+0x74>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016fc:	480d      	ldr	r0, [pc, #52]	; (8001734 <MX_ADC1_Init+0x74>)
 80016fe:	f001 fa83 	bl	8002c08 <HAL_ADC_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001708:	f000 fdf4 	bl	80022f4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800170c:	2301      	movs	r3, #1
 800170e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001710:	2301      	movs	r3, #1
 8001712:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_ADC1_Init+0x74>)
 800171e:	f001 fd2b 	bl	8003178 <HAL_ADC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001728:	f000 fde4 	bl	80022f4 <Error_Handler>
  }

}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000234 	.word	0x20000234
 8001738:	40012400 	.word	0x40012400

0800173c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a14      	ldr	r2, [pc, #80]	; (80017a8 <HAL_ADC_MspInit+0x6c>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d121      	bne.n	80017a0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a12      	ldr	r2, [pc, #72]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b10      	ldr	r3, [pc, #64]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001774:	4b0d      	ldr	r3, [pc, #52]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a0c      	ldr	r2, [pc, #48]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800177a:	f043 0304 	orr.w	r3, r3, #4
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800178c:	2302      	movs	r3, #2
 800178e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001790:	2303      	movs	r3, #3
 8001792:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	4619      	mov	r1, r3
 800179a:	4805      	ldr	r0, [pc, #20]	; (80017b0 <HAL_ADC_MspInit+0x74>)
 800179c:	f002 f89c 	bl	80038d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017a0:	bf00      	nop
 80017a2:	3720      	adds	r7, #32
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40012400 	.word	0x40012400
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010800 	.word	0x40010800

080017b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ba:	f107 0310 	add.w	r3, r7, #16
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c8:	4b45      	ldr	r3, [pc, #276]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a44      	ldr	r2, [pc, #272]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017ce:	f043 0310 	orr.w	r3, r3, #16
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0310 	and.w	r3, r3, #16
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e0:	4b3f      	ldr	r3, [pc, #252]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a3e      	ldr	r2, [pc, #248]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017e6:	f043 0320 	orr.w	r3, r3, #32
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0320 	and.w	r3, r3, #32
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f8:	4b39      	ldr	r3, [pc, #228]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	4a38      	ldr	r2, [pc, #224]	; (80018e0 <MX_GPIO_Init+0x12c>)
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	6193      	str	r3, [r2, #24]
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <MX_GPIO_Init+0x12c>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001810:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <MX_GPIO_Init+0x12c>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a32      	ldr	r2, [pc, #200]	; (80018e0 <MX_GPIO_Init+0x12c>)
 8001816:	f043 0308 	orr.w	r3, r3, #8
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b30      	ldr	r3, [pc, #192]	; (80018e0 <MX_GPIO_Init+0x12c>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0308 	and.w	r3, r3, #8
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001828:	2200      	movs	r2, #0
 800182a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800182e:	482d      	ldr	r0, [pc, #180]	; (80018e4 <MX_GPIO_Init+0x130>)
 8001830:	f002 f9c3 	bl	8003bba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001834:	2200      	movs	r2, #0
 8001836:	2103      	movs	r1, #3
 8001838:	482b      	ldr	r0, [pc, #172]	; (80018e8 <MX_GPIO_Init+0x134>)
 800183a:	f002 f9be 	bl	8003bba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800183e:	2200      	movs	r2, #0
 8001840:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001844:	4829      	ldr	r0, [pc, #164]	; (80018ec <MX_GPIO_Init+0x138>)
 8001846:	f002 f9b8 	bl	8003bba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800184a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2301      	movs	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2302      	movs	r3, #2
 800185a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	4619      	mov	r1, r3
 8001862:	4820      	ldr	r0, [pc, #128]	; (80018e4 <MX_GPIO_Init+0x130>)
 8001864:	f002 f838 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001868:	2303      	movs	r3, #3
 800186a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186c:	2301      	movs	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2302      	movs	r3, #2
 8001876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4619      	mov	r1, r3
 800187e:	481a      	ldr	r0, [pc, #104]	; (80018e8 <MX_GPIO_Init+0x134>)
 8001880:	f002 f82a 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001884:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800188e:	2302      	movs	r3, #2
 8001890:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4619      	mov	r1, r3
 8001898:	4813      	ldr	r0, [pc, #76]	; (80018e8 <MX_GPIO_Init+0x134>)
 800189a:	f002 f81d 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800189e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80018a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a4:	2301      	movs	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ac:	2302      	movs	r3, #2
 80018ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	4619      	mov	r1, r3
 80018b6:	480d      	ldr	r0, [pc, #52]	; (80018ec <MX_GPIO_Init+0x138>)
 80018b8:	f002 f80e 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c6:	2301      	movs	r3, #1
 80018c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ca:	f107 0310 	add.w	r3, r7, #16
 80018ce:	4619      	mov	r1, r3
 80018d0:	4806      	ldr	r0, [pc, #24]	; (80018ec <MX_GPIO_Init+0x138>)
 80018d2:	f002 f801 	bl	80038d8 <HAL_GPIO_Init>

}
 80018d6:	bf00      	nop
 80018d8:	3720      	adds	r7, #32
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40011000 	.word	0x40011000
 80018e8:	40010c00 	.word	0x40010c00
 80018ec:	40010800 	.word	0x40010800

080018f0 <GPS_Init>:
	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 80018f4:	2201      	movs	r2, #1
 80018f6:	4903      	ldr	r1, [pc, #12]	; (8001904 <GPS_Init+0x14>)
 80018f8:	4803      	ldr	r0, [pc, #12]	; (8001908 <GPS_Init+0x18>)
 80018fa:	f004 fc7a 	bl	80061f2 <HAL_UART_Receive_IT>
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200001fc 	.word	0x200001fc
 8001908:	200003ec 	.word	0x200003ec

0800190c <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001910:	4b16      	ldr	r3, [pc, #88]	; (800196c <GPS_UART_CallBack+0x60>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b0a      	cmp	r3, #10
 8001916:	d010      	beq.n	800193a <GPS_UART_CallBack+0x2e>
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <GPS_UART_CallBack+0x64>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b25b      	sxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	db0b      	blt.n	800193a <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 8001922:	4b13      	ldr	r3, [pc, #76]	; (8001970 <GPS_UART_CallBack+0x64>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	1c5a      	adds	r2, r3, #1
 8001928:	b2d1      	uxtb	r1, r2
 800192a:	4a11      	ldr	r2, [pc, #68]	; (8001970 <GPS_UART_CallBack+0x64>)
 800192c:	7011      	strb	r1, [r2, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	4b0e      	ldr	r3, [pc, #56]	; (800196c <GPS_UART_CallBack+0x60>)
 8001932:	7819      	ldrb	r1, [r3, #0]
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <GPS_UART_CallBack+0x68>)
 8001936:	5499      	strb	r1, [r3, r2]
 8001938:	e010      	b.n	800195c <GPS_UART_CallBack+0x50>

		#if (GPS_DEBUG == 1)
		GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 800193a:	480e      	ldr	r0, [pc, #56]	; (8001974 <GPS_UART_CallBack+0x68>)
 800193c:	f000 f81e 	bl	800197c <GPS_validate>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d002      	beq.n	800194c <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 8001946:	480b      	ldr	r0, [pc, #44]	; (8001974 <GPS_UART_CallBack+0x68>)
 8001948:	f000 f87a 	bl	8001a40 <GPS_parse>
		rx_index = 0;
 800194c:	4b08      	ldr	r3, [pc, #32]	; (8001970 <GPS_UART_CallBack+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001952:	2280      	movs	r2, #128	; 0x80
 8001954:	2100      	movs	r1, #0
 8001956:	4807      	ldr	r0, [pc, #28]	; (8001974 <GPS_UART_CallBack+0x68>)
 8001958:	f004 ffcc 	bl	80068f4 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 800195c:	2201      	movs	r2, #1
 800195e:	4903      	ldr	r1, [pc, #12]	; (800196c <GPS_UART_CallBack+0x60>)
 8001960:	4805      	ldr	r0, [pc, #20]	; (8001978 <GPS_UART_CallBack+0x6c>)
 8001962:	f004 fc46 	bl	80061f2 <HAL_UART_Receive_IT>
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200001fc 	.word	0x200001fc
 8001970:	200001fd 	.word	0x200001fd
 8001974:	200002bc 	.word	0x200002bc
 8001978:	200003ec 	.word	0x200003ec

0800197c <GPS_validate>:


int GPS_validate(char *nmeastr){
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b24      	cmp	r3, #36	; 0x24
 8001996:	d103      	bne.n	80019a0 <GPS_validate+0x24>
        i++;
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	3301      	adds	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800199e:	e00c      	b.n	80019ba <GPS_validate+0x3e>
        return 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	e047      	b.n	8001a34 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	4413      	add	r3, r2
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	4053      	eors	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        i++;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	3301      	adds	r3, #1
 80019b8:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	4413      	add	r3, r2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d008      	beq.n	80019d8 <GPS_validate+0x5c>
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b2a      	cmp	r3, #42	; 0x2a
 80019d0:	d002      	beq.n	80019d8 <GPS_validate+0x5c>
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	2b4a      	cmp	r3, #74	; 0x4a
 80019d6:	dde5      	ble.n	80019a4 <GPS_validate+0x28>
    }

    if(i >= 75){
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	2b4a      	cmp	r3, #74	; 0x4a
 80019dc:	dd01      	ble.n	80019e2 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80019de:	2300      	movs	r3, #0
 80019e0:	e028      	b.n	8001a34 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	4413      	add	r3, r2
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b2a      	cmp	r3, #42	; 0x2a
 80019ec:	d119      	bne.n	8001a22 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	3301      	adds	r3, #1
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	3302      	adds	r3, #2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	490a      	ldr	r1, [pc, #40]	; (8001a3c <GPS_validate+0xc0>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f005 f95a 	bl	8006ccc <siprintf>
    return((checkcalcstr[0] == check[0])
 8001a18:	7a3a      	ldrb	r2, [r7, #8]
 8001a1a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d108      	bne.n	8001a32 <GPS_validate+0xb6>
 8001a20:	e001      	b.n	8001a26 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001a22:	2300      	movs	r3, #0
 8001a24:	e006      	b.n	8001a34 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001a26:	7a7a      	ldrb	r2, [r7, #9]
 8001a28:	7b7b      	ldrb	r3, [r7, #13]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d101      	bne.n	8001a32 <GPS_validate+0xb6>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e000      	b.n	8001a34 <GPS_validate+0xb8>
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	08009a60 	.word	0x08009a60

08001a40 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af08      	add	r7, sp, #32
 8001a46:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001a48:	2206      	movs	r2, #6
 8001a4a:	4946      	ldr	r1, [pc, #280]	; (8001b64 <GPS_parse+0x124>)
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f005 f989 	bl	8006d64 <strncmp>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d12f      	bne.n	8001ab8 <GPS_parse+0x78>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001a58:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <GPS_parse+0x128>)
 8001a5a:	9307      	str	r3, [sp, #28]
 8001a5c:	4b43      	ldr	r3, [pc, #268]	; (8001b6c <GPS_parse+0x12c>)
 8001a5e:	9306      	str	r3, [sp, #24]
 8001a60:	4b43      	ldr	r3, [pc, #268]	; (8001b70 <GPS_parse+0x130>)
 8001a62:	9305      	str	r3, [sp, #20]
 8001a64:	4b43      	ldr	r3, [pc, #268]	; (8001b74 <GPS_parse+0x134>)
 8001a66:	9304      	str	r3, [sp, #16]
 8001a68:	4b43      	ldr	r3, [pc, #268]	; (8001b78 <GPS_parse+0x138>)
 8001a6a:	9303      	str	r3, [sp, #12]
 8001a6c:	4b43      	ldr	r3, [pc, #268]	; (8001b7c <GPS_parse+0x13c>)
 8001a6e:	9302      	str	r3, [sp, #8]
 8001a70:	4b43      	ldr	r3, [pc, #268]	; (8001b80 <GPS_parse+0x140>)
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	4b43      	ldr	r3, [pc, #268]	; (8001b84 <GPS_parse+0x144>)
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4b43      	ldr	r3, [pc, #268]	; (8001b88 <GPS_parse+0x148>)
 8001a7a:	4a44      	ldr	r2, [pc, #272]	; (8001b8c <GPS_parse+0x14c>)
 8001a7c:	4944      	ldr	r1, [pc, #272]	; (8001b90 <GPS_parse+0x150>)
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f005 f944 	bl	8006d0c <siscanf>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	dd68      	ble.n	8001b5c <GPS_parse+0x11c>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001a8a:	4b42      	ldr	r3, [pc, #264]	; (8001b94 <GPS_parse+0x154>)
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	4b41      	ldr	r3, [pc, #260]	; (8001b94 <GPS_parse+0x154>)
 8001a90:	7e1b      	ldrb	r3, [r3, #24]
 8001a92:	4619      	mov	r1, r3
 8001a94:	4610      	mov	r0, r2
 8001a96:	f000 f8a1 	bl	8001bdc <GPS_nmea_to_dec>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	4b3d      	ldr	r3, [pc, #244]	; (8001b94 <GPS_parse+0x154>)
 8001a9e:	605a      	str	r2, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001aa0:	4b3c      	ldr	r3, [pc, #240]	; (8001b94 <GPS_parse+0x154>)
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	4b3b      	ldr	r3, [pc, #236]	; (8001b94 <GPS_parse+0x154>)
 8001aa6:	7e5b      	ldrb	r3, [r3, #25]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4610      	mov	r0, r2
 8001aac:	f000 f896 	bl	8001bdc <GPS_nmea_to_dec>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	4b38      	ldr	r3, [pc, #224]	; (8001b94 <GPS_parse+0x154>)
 8001ab4:	601a      	str	r2, [r3, #0]
    		return;
 8001ab6:	e051      	b.n	8001b5c <GPS_parse+0x11c>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001ab8:	2206      	movs	r2, #6
 8001aba:	4937      	ldr	r1, [pc, #220]	; (8001b98 <GPS_parse+0x158>)
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f005 f951 	bl	8006d64 <strncmp>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d114      	bne.n	8001af2 <GPS_parse+0xb2>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001ac8:	4b34      	ldr	r3, [pc, #208]	; (8001b9c <GPS_parse+0x15c>)
 8001aca:	9305      	str	r3, [sp, #20]
 8001acc:	4b34      	ldr	r3, [pc, #208]	; (8001ba0 <GPS_parse+0x160>)
 8001ace:	9304      	str	r3, [sp, #16]
 8001ad0:	4b34      	ldr	r3, [pc, #208]	; (8001ba4 <GPS_parse+0x164>)
 8001ad2:	9303      	str	r3, [sp, #12]
 8001ad4:	4b29      	ldr	r3, [pc, #164]	; (8001b7c <GPS_parse+0x13c>)
 8001ad6:	9302      	str	r3, [sp, #8]
 8001ad8:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <GPS_parse+0x140>)
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <GPS_parse+0x144>)
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	4b29      	ldr	r3, [pc, #164]	; (8001b88 <GPS_parse+0x148>)
 8001ae2:	4a2a      	ldr	r2, [pc, #168]	; (8001b8c <GPS_parse+0x14c>)
 8001ae4:	4930      	ldr	r1, [pc, #192]	; (8001ba8 <GPS_parse+0x168>)
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f005 f910 	bl	8006d0c <siscanf>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	e034      	b.n	8001b5c <GPS_parse+0x11c>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8001af2:	2206      	movs	r2, #6
 8001af4:	492d      	ldr	r1, [pc, #180]	; (8001bac <GPS_parse+0x16c>)
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f005 f934 	bl	8006d64 <strncmp>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d110      	bne.n	8001b24 <GPS_parse+0xe4>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 8001b02:	4b2b      	ldr	r3, [pc, #172]	; (8001bb0 <GPS_parse+0x170>)
 8001b04:	9303      	str	r3, [sp, #12]
 8001b06:	4b21      	ldr	r3, [pc, #132]	; (8001b8c <GPS_parse+0x14c>)
 8001b08:	9302      	str	r3, [sp, #8]
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <GPS_parse+0x13c>)
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	4b1c      	ldr	r3, [pc, #112]	; (8001b80 <GPS_parse+0x140>)
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <GPS_parse+0x144>)
 8001b14:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <GPS_parse+0x148>)
 8001b16:	4927      	ldr	r1, [pc, #156]	; (8001bb4 <GPS_parse+0x174>)
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f005 f8f7 	bl	8006d0c <siscanf>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	e01b      	b.n	8001b5c <GPS_parse+0x11c>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001b24:	2206      	movs	r2, #6
 8001b26:	4924      	ldr	r1, [pc, #144]	; (8001bb8 <GPS_parse+0x178>)
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f005 f91b 	bl	8006d64 <strncmp>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d113      	bne.n	8001b5c <GPS_parse+0x11c>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001b34:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <GPS_parse+0x17c>)
 8001b36:	9305      	str	r3, [sp, #20]
 8001b38:	4b21      	ldr	r3, [pc, #132]	; (8001bc0 <GPS_parse+0x180>)
 8001b3a:	9304      	str	r3, [sp, #16]
 8001b3c:	4b21      	ldr	r3, [pc, #132]	; (8001bc4 <GPS_parse+0x184>)
 8001b3e:	9303      	str	r3, [sp, #12]
 8001b40:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <GPS_parse+0x164>)
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	4b20      	ldr	r3, [pc, #128]	; (8001bc8 <GPS_parse+0x188>)
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <GPS_parse+0x18c>)
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	4b20      	ldr	r3, [pc, #128]	; (8001bd0 <GPS_parse+0x190>)
 8001b4e:	4a21      	ldr	r2, [pc, #132]	; (8001bd4 <GPS_parse+0x194>)
 8001b50:	4921      	ldr	r1, [pc, #132]	; (8001bd8 <GPS_parse+0x198>)
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f005 f8da 	bl	8006d0c <siscanf>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
            return;
    }
}
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	08009a68 	.word	0x08009a68
 8001b68:	20000290 	.word	0x20000290
 8001b6c:	2000028c 	.word	0x2000028c
 8001b70:	20000288 	.word	0x20000288
 8001b74:	20000284 	.word	0x20000284
 8001b78:	20000280 	.word	0x20000280
 8001b7c:	2000027d 	.word	0x2000027d
 8001b80:	20000270 	.word	0x20000270
 8001b84:	2000027c 	.word	0x2000027c
 8001b88:	20000274 	.word	0x20000274
 8001b8c:	20000278 	.word	0x20000278
 8001b90:	08009a70 	.word	0x08009a70
 8001b94:	20000264 	.word	0x20000264
 8001b98:	08009a98 	.word	0x08009a98
 8001b9c:	2000029c 	.word	0x2000029c
 8001ba0:	20000298 	.word	0x20000298
 8001ba4:	20000294 	.word	0x20000294
 8001ba8:	08009aa0 	.word	0x08009aa0
 8001bac:	08009ac0 	.word	0x08009ac0
 8001bb0:	200002a0 	.word	0x200002a0
 8001bb4:	08009ac8 	.word	0x08009ac8
 8001bb8:	08009ae4 	.word	0x08009ae4
 8001bbc:	200002b8 	.word	0x200002b8
 8001bc0:	200002b4 	.word	0x200002b4
 8001bc4:	200002b1 	.word	0x200002b1
 8001bc8:	200002b0 	.word	0x200002b0
 8001bcc:	200002ac 	.word	0x200002ac
 8001bd0:	200002a8 	.word	0x200002a8
 8001bd4:	200002a4 	.word	0x200002a4
 8001bd8:	08009aec 	.word	0x08009aec

08001bdc <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001be8:	491b      	ldr	r1, [pc, #108]	; (8001c58 <GPS_nmea_to_dec+0x7c>)
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff f97e 	bl	8000eec <__aeabi_fdiv>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fa8c 	bl	8001110 <__aeabi_f2iz>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	2264      	movs	r2, #100	; 0x64
 8001c00:	fb02 f303 	mul.w	r3, r2, r3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f869 	bl	8000cdc <__aeabi_i2f>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7fe ffae 	bl	8000b70 <__aeabi_fsub>
 8001c14:	4603      	mov	r3, r0
 8001c16:	60fb      	str	r3, [r7, #12]
    float dec_deg = minutes / 60;
 8001c18:	4910      	ldr	r1, [pc, #64]	; (8001c5c <GPS_nmea_to_dec+0x80>)
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f7ff f966 	bl	8000eec <__aeabi_fdiv>
 8001c20:	4603      	mov	r3, r0
 8001c22:	60bb      	str	r3, [r7, #8]
    float decimal = degree + dec_deg;
 8001c24:	6938      	ldr	r0, [r7, #16]
 8001c26:	f7ff f859 	bl	8000cdc <__aeabi_i2f>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	68b8      	ldr	r0, [r7, #8]
 8001c30:	f7fe ffa0 	bl	8000b74 <__addsf3>
 8001c34:	4603      	mov	r3, r0
 8001c36:	617b      	str	r3, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	2b53      	cmp	r3, #83	; 0x53
 8001c3c:	d002      	beq.n	8001c44 <GPS_nmea_to_dec+0x68>
 8001c3e:	78fb      	ldrb	r3, [r7, #3]
 8001c40:	2b57      	cmp	r3, #87	; 0x57
 8001c42:	d103      	bne.n	8001c4c <GPS_nmea_to_dec+0x70>
        decimal *= -1;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c4a:	617b      	str	r3, [r7, #20]
    }
    return decimal;
 8001c4c:	697b      	ldr	r3, [r7, #20]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	42c80000 	.word	0x42c80000
 8001c5c:	42700000 	.word	0x42700000

08001c60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c66:	4a13      	ldr	r2, [pc, #76]	; (8001cb4 <MX_I2C1_Init+0x54>)
 8001c68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c6a:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c6c:	4a12      	ldr	r2, [pc, #72]	; (8001cb8 <MX_I2C1_Init+0x58>)
 8001c6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c70:	4b0f      	ldr	r3, [pc, #60]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c84:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c90:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c9c:	4804      	ldr	r0, [pc, #16]	; (8001cb0 <MX_I2C1_Init+0x50>)
 8001c9e:	f001 ffa5 	bl	8003bec <HAL_I2C_Init>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ca8:	f000 fb24 	bl	80022f4 <Error_Handler>
  }

}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	2000033c 	.word	0x2000033c
 8001cb4:	40005400 	.word	0x40005400
 8001cb8:	000186a0 	.word	0x000186a0

08001cbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a15      	ldr	r2, [pc, #84]	; (8001d2c <HAL_I2C_MspInit+0x70>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d123      	bne.n	8001d24 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cdc:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	4a13      	ldr	r2, [pc, #76]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001ce2:	f043 0308 	orr.w	r3, r3, #8
 8001ce6:	6193      	str	r3, [r2, #24]
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cf4:	23c0      	movs	r3, #192	; 0xc0
 8001cf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cf8:	2312      	movs	r3, #18
 8001cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	4619      	mov	r1, r3
 8001d06:	480b      	ldr	r0, [pc, #44]	; (8001d34 <HAL_I2C_MspInit+0x78>)
 8001d08:	f001 fde6 	bl	80038d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001d12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d16:	61d3      	str	r3, [r2, #28]
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_I2C_MspInit+0x74>)
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d24:	bf00      	nop
 8001d26:	3720      	adds	r7, #32
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40005400 	.word	0x40005400
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40010c00 	.word	0x40010c00

08001d38 <airQuality>:





float airQuality(){
 8001d38:	b590      	push	{r4, r7, lr}
 8001d3a:	b09d      	sub	sp, #116	; 0x74
 8001d3c:	af00      	add	r7, sp, #0
float Value[22];////22
	  float AD_Value;
	  HAL_ADCEx_Calibration_Start(&hadc1);
 8001d3e:	4858      	ldr	r0, [pc, #352]	; (8001ea0 <airQuality+0x168>)
 8001d40:	f001 fbaa 	bl	8003498 <HAL_ADCEx_Calibration_Start>
     for(char n=0;n<22;n++)
 8001d44:	2300      	movs	r3, #0
 8001d46:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 8001d4a:	e031      	b.n	8001db0 <airQuality+0x78>

     {
         HAL_ADC_Start(&hadc1);
 8001d4c:	4854      	ldr	r0, [pc, #336]	; (8001ea0 <airQuality+0x168>)
 8001d4e:	f001 f833 	bl	8002db8 <HAL_ADC_Start>
         HAL_ADC_PollForConversion(&hadc1, 10);    //ms
 8001d52:	210a      	movs	r1, #10
 8001d54:	4852      	ldr	r0, [pc, #328]	; (8001ea0 <airQuality+0x168>)
 8001d56:	f001 f909 	bl	8002f6c <HAL_ADC_PollForConversion>
         if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_REG_EOC))
 8001d5a:	4851      	ldr	r0, [pc, #324]	; (8001ea0 <airQuality+0x168>)
 8001d5c:	f001 fb04 	bl	8003368 <HAL_ADC_GetState>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d01d      	beq.n	8001da6 <airQuality+0x6e>
         {
             Value[n]=HAL_ADC_GetValue(&hadc1);
 8001d6a:	484d      	ldr	r0, [pc, #308]	; (8001ea0 <airQuality+0x168>)
 8001d6c:	f001 f9f8 	bl	8003160 <HAL_ADC_GetValue>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f897 406b 	ldrb.w	r4, [r7, #107]	; 0x6b
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe ffac 	bl	8000cd4 <__aeabi_ui2f>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	00a3      	lsls	r3, r4, #2
 8001d80:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8001d84:	440b      	add	r3, r1
 8001d86:	f843 2c70 	str.w	r2, [r3, #-112]
             AD_Value += Value[n];
 8001d8a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001d94:	4413      	add	r3, r2
 8001d96:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001d9e:	f7fe fee9 	bl	8000b74 <__addsf3>
 8001da2:	4603      	mov	r3, r0
 8001da4:	66fb      	str	r3, [r7, #108]	; 0x6c
     for(char n=0;n<22;n++)
 8001da6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001daa:	3301      	adds	r3, #1
 8001dac:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 8001db0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001db4:	2b15      	cmp	r3, #21
 8001db6:	d9c9      	bls.n	8001d4c <airQuality+0x14>
         }
     }
     HAL_ADC_Stop(&hadc1);
 8001db8:	4839      	ldr	r0, [pc, #228]	; (8001ea0 <airQuality+0x168>)
 8001dba:	f001 f8ab 	bl	8002f14 <HAL_ADC_Stop>

     float max = Value[0];
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	667b      	str	r3, [r7, #100]	; 0x64
     float min = Value[0];
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	663b      	str	r3, [r7, #96]	; 0x60
     for(char n=0;n<22;n++)//
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001dcc:	e038      	b.n	8001e40 <airQuality+0x108>
     {
         max = (Value[n]<max)?max:Value[n];
 8001dce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001dd8:	4413      	add	r3, r2
 8001dda:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8001dde:	4619      	mov	r1, r3
 8001de0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001de2:	f7ff f98b 	bl	80010fc <__aeabi_fcmpgt>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <airQuality+0xb8>
 8001dec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001dee:	e007      	b.n	8001e00 <airQuality+0xc8>
 8001df0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8001e00:	667b      	str	r3, [r7, #100]	; 0x64
         min = (min<Value[n])?min:Value[n];
 8001e02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001e0c:	4413      	add	r3, r2
 8001e0e:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8001e12:	4619      	mov	r1, r3
 8001e14:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001e16:	f7ff f953 	bl	80010c0 <__aeabi_fcmplt>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <airQuality+0xec>
 8001e20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e22:	e007      	b.n	8001e34 <airQuality+0xfc>
 8001e24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001e2e:	4413      	add	r3, r2
 8001e30:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8001e34:	663b      	str	r3, [r7, #96]	; 0x60
     for(char n=0;n<22;n++)//
 8001e36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001e40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e44:	2b15      	cmp	r3, #21
 8001e46:	d9c2      	bls.n	8001dce <airQuality+0x96>
     }

     float result = (float)((AD_Value - max - min) / 20) * (3.311 / 4096);
 8001e48:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001e4a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001e4c:	f7fe fe90 	bl	8000b70 <__aeabi_fsub>
 8001e50:	4603      	mov	r3, r0
 8001e52:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fe8b 	bl	8000b70 <__aeabi_fsub>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	4911      	ldr	r1, [pc, #68]	; (8001ea4 <airQuality+0x16c>)
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff f844 	bl	8000eec <__aeabi_fdiv>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe fade 	bl	8000428 <__aeabi_f2d>
 8001e6c:	a30a      	add	r3, pc, #40	; (adr r3, 8001e98 <airQuality+0x160>)
 8001e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e72:	f7fe fb31 	bl	80004d8 <__aeabi_dmul>
 8001e76:	4603      	mov	r3, r0
 8001e78:	460c      	mov	r4, r1
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	4621      	mov	r1, r4
 8001e7e:	f7fe fe23 	bl	8000ac8 <__aeabi_d2f>
 8001e82:	4603      	mov	r3, r0
 8001e84:	65bb      	str	r3, [r7, #88]	; 0x58

     return result * 1000;
 8001e86:	4908      	ldr	r1, [pc, #32]	; (8001ea8 <airQuality+0x170>)
 8001e88:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001e8a:	f7fe ff7b 	bl	8000d84 <__aeabi_fmul>
 8001e8e:	4603      	mov	r3, r0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3774      	adds	r7, #116	; 0x74
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	916872b0 	.word	0x916872b0
 8001e9c:	3f4a7ced 	.word	0x3f4a7ced
 8001ea0:	20000234 	.word	0x20000234
 8001ea4:	41a00000 	.word	0x41a00000
 8001ea8:	447a0000 	.word	0x447a0000

08001eac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b090      	sub	sp, #64	; 0x40
 8001eb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eb2:	f000 fe25 	bl	8002b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eb6:	f000 f8c1 	bl	800203c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eba:	f7ff fc7b 	bl	80017b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001ebe:	f000 fd0f 	bl	80028e0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001ec2:	f000 fd37 	bl	8002934 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001ec6:	f7ff fecb 	bl	8001c60 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001eca:	f7ff fbf9 	bl	80016c0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  HAL_UART_Receive_IT(&huart3, uart3_rxbuf, 1);
 8001ece:	2201      	movs	r2, #1
 8001ed0:	494c      	ldr	r1, [pc, #304]	; (8002004 <main+0x158>)
 8001ed2:	484d      	ldr	r0, [pc, #308]	; (8002008 <main+0x15c>)
 8001ed4:	f004 f98d 	bl	80061f2 <HAL_UART_Receive_IT>
  BMP180_SetOversampling(BMP180_ULTRA);
 8001ed8:	2003      	movs	r0, #3
 8001eda:	f7ff f95f 	bl	800119c <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 8001ede:	f7ff f96d 	bl	80011bc <BMP180_UpdateCalibrationData>
  MLX90614_Init(&hi2c1);
 8001ee2:	484a      	ldr	r0, [pc, #296]	; (800200c <main+0x160>)
 8001ee4:	f000 fc40 	bl	8002768 <MLX90614_Init>
  MLX90614_SetEmissivity(0.985);
 8001ee8:	4849      	ldr	r0, [pc, #292]	; (8002010 <main+0x164>)
 8001eea:	f000 fbb9 	bl	8002660 <MLX90614_SetEmissivity>
  GPS_Init();
 8001eee:	f7ff fcff 	bl	80018f0 <GPS_Init>

HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, GPIO_PIN_SET);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ef8:	4846      	ldr	r0, [pc, #280]	; (8002014 <main+0x168>)
 8001efa:	f001 fe5e 	bl	8003bba <HAL_GPIO_WritePin>


//	  HAL_Delay(1000);
//	  {

	  temperature = BMP180_GetRawTemperature();
 8001efe:	f7ff fa5d 	bl	80013bc <BMP180_GetRawTemperature>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fee9 	bl	8000cdc <__aeabi_i2f>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	4b42      	ldr	r3, [pc, #264]	; (8002018 <main+0x16c>)
 8001f0e:	601a      	str	r2, [r3, #0]
	  pressure = BMP180_GetPressure();
 8001f10:	f7ff fa98 	bl	8001444 <BMP180_GetPressure>
 8001f14:	4603      	mov	r3, r0
 8001f16:	461a      	mov	r2, r3
 8001f18:	4b40      	ldr	r3, [pc, #256]	; (800201c <main+0x170>)
 8001f1a:	601a      	str	r2, [r3, #0]
	  MLX90614_ReadAmbientTemperature(&AmbientTemperature);
 8001f1c:	4840      	ldr	r0, [pc, #256]	; (8002020 <main+0x174>)
 8001f1e:	f000 fb43 	bl	80025a8 <MLX90614_ReadAmbientTemperature>
	  sound = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12);
 8001f22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f26:	483f      	ldr	r0, [pc, #252]	; (8002024 <main+0x178>)
 8001f28:	f001 fe30 	bl	8003b8c <HAL_GPIO_ReadPin>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fed0 	bl	8000cd4 <__aeabi_ui2f>
 8001f34:	4602      	mov	r2, r0
 8001f36:	4b3c      	ldr	r3, [pc, #240]	; (8002028 <main+0x17c>)
 8001f38:	601a      	str	r2, [r3, #0]
	  MLX90614_ReadObjectTemperature(&ObjectTemperature);
 8001f3a:	483c      	ldr	r0, [pc, #240]	; (800202c <main+0x180>)
 8001f3c:	f000 fb4f 	bl	80025de <MLX90614_ReadObjectTemperature>
	  MLX90614_GetEmissivity(&Emissivity);
 8001f40:	483b      	ldr	r0, [pc, #236]	; (8002030 <main+0x184>)
 8001f42:	f000 fb67 	bl	8002614 <MLX90614_GetEmissivity>
	  AirQuality = airQuality();
 8001f46:	f7ff fef7 	bl	8001d38 <airQuality>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b39      	ldr	r3, [pc, #228]	; (8002034 <main+0x188>)
 8001f4e:	601a      	str	r2, [r3, #0]

	  uint32_t package1[5] = {0,0,0,0,0};
 8001f50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
	  uint32_t package2[5] = {0,0,0,0,0};
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
	  uint32_t package3[5] = {0,0,0,0,0};
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	611a      	str	r2, [r3, #16]
//
	  package1[0] = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	62fb      	str	r3, [r7, #44]	; 0x2c
	  package2[0] = 1;
 8001f82:	2301      	movs	r3, #1
 8001f84:	61bb      	str	r3, [r7, #24]
	  package3[0] = 2;
 8001f86:	2302      	movs	r3, #2
 8001f88:	607b      	str	r3, [r7, #4]
//1
	  package1[1] = pressure;
 8001f8a:	4b24      	ldr	r3, [pc, #144]	; (800201c <main+0x170>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	633b      	str	r3, [r7, #48]	; 0x30
	  package1[2] = temperature;
 8001f90:	4b21      	ldr	r3, [pc, #132]	; (8002018 <main+0x16c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff f8e1 	bl	800115c <__aeabi_f2uiz>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	637b      	str	r3, [r7, #52]	; 0x34
	  memcpy(&package1[3],&AmbientTemperature,4);
 8001f9e:	4b20      	ldr	r3, [pc, #128]	; (8002020 <main+0x174>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	63bb      	str	r3, [r7, #56]	; 0x38
	  memcpy(&package1[4],&ObjectTemperature,4);
 8001fa4:	4b21      	ldr	r3, [pc, #132]	; (800202c <main+0x180>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	63fb      	str	r3, [r7, #60]	; 0x3c

//2
	  memcpy(&package2[1],&AirQuality,4);
 8001faa:	4b22      	ldr	r3, [pc, #136]	; (8002034 <main+0x188>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	61fb      	str	r3, [r7, #28]
	  memcpy(&package2[2],&sound,4);
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <main+0x17c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	623b      	str	r3, [r7, #32]

	  //GPSfloat memcpy
	  memcpy(&package2[3],&GPS.dec_longitude,4);
 8001fb6:	4b20      	ldr	r3, [pc, #128]	; (8002038 <main+0x18c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
	  memcpy(&package2[4],&GPS.dec_latitude,4);
 8001fbc:	4b1e      	ldr	r3, [pc, #120]	; (8002038 <main+0x18c>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
//3
	  memcpy(&package3[1],&GPS.msl_altitude,4);
 8001fc2:	4b1d      	ldr	r3, [pc, #116]	; (8002038 <main+0x18c>)
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	60bb      	str	r3, [r7, #8]
	  memcpy(&package3[2],&GPS.speed_km,4);
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	; (8002038 <main+0x18c>)
 8001fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fcc:	60fb      	str	r3, [r7, #12]
	  memcpy(&package3[3],&GPS.satelites,4);
 8001fce:	4b1a      	ldr	r3, [pc, #104]	; (8002038 <main+0x18c>)
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	613b      	str	r3, [r7, #16]


	  HAL_UART_Transmit(&huart3,package1,20,0xFFFF);
 8001fd4:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001fd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fdc:	2214      	movs	r2, #20
 8001fde:	480a      	ldr	r0, [pc, #40]	; (8002008 <main+0x15c>)
 8001fe0:	f004 f875 	bl	80060ce <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,package2,20,0xFFFF);
 8001fe4:	f107 0118 	add.w	r1, r7, #24
 8001fe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fec:	2214      	movs	r2, #20
 8001fee:	4806      	ldr	r0, [pc, #24]	; (8002008 <main+0x15c>)
 8001ff0:	f004 f86d 	bl	80060ce <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,package3,24,0xFFFF);
 8001ff4:	1d39      	adds	r1, r7, #4
 8001ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ffa:	2218      	movs	r2, #24
 8001ffc:	4802      	ldr	r0, [pc, #8]	; (8002008 <main+0x15c>)
 8001ffe:	f004 f866 	bl	80060ce <HAL_UART_Transmit>
  {
 8002002:	e77c      	b.n	8001efe <main+0x52>
 8002004:	200003a4 	.word	0x200003a4
 8002008:	200003ac 	.word	0x200003ac
 800200c:	2000033c 	.word	0x2000033c
 8002010:	3f7c28f6 	.word	0x3f7c28f6
 8002014:	40011000 	.word	0x40011000
 8002018:	20000204 	.word	0x20000204
 800201c:	2000020c 	.word	0x2000020c
 8002020:	200003a0 	.word	0x200003a0
 8002024:	40010800 	.word	0x40010800
 8002028:	20000200 	.word	0x20000200
 800202c:	20000390 	.word	0x20000390
 8002030:	20000398 	.word	0x20000398
 8002034:	20000208 	.word	0x20000208
 8002038:	20000264 	.word	0x20000264

0800203c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b094      	sub	sp, #80	; 0x50
 8002040:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002042:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002046:	2228      	movs	r2, #40	; 0x28
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f004 fc52 	bl	80068f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800206c:	2301      	movs	r3, #1
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002070:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002076:	2300      	movs	r3, #0
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800207a:	2301      	movs	r3, #1
 800207c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800207e:	2302      	movs	r3, #2
 8002080:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002082:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002086:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002088:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800208c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800208e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002092:	4618      	mov	r0, r3
 8002094:	f003 fa40 	bl	8005518 <HAL_RCC_OscConfig>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800209e:	f000 f929 	bl	80022f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020a2:	230f      	movs	r3, #15
 80020a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2102      	movs	r1, #2
 80020be:	4618      	mov	r0, r3
 80020c0:	f003 fcaa 	bl	8005a18 <HAL_RCC_ClockConfig>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <SystemClock_Config+0x92>
  {
    Error_Handler();
 80020ca:	f000 f913 	bl	80022f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020ce:	2302      	movs	r3, #2
 80020d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80020d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	4618      	mov	r0, r3
 80020dc:	f003 fe38 	bl	8005d50 <HAL_RCCEx_PeriphCLKConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80020e6:	f000 f905 	bl	80022f4 <Error_Handler>
  }
}
 80020ea:	bf00      	nop
 80020ec:	3750      	adds	r7, #80	; 0x50
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
//3
	 if(huart->Instance == USART2)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a75      	ldr	r2, [pc, #468]	; (80022d8 <HAL_UART_RxCpltCallback+0x1e4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_UART_RxCpltCallback+0x16>
	      {


		 	GPS_UART_CallBack();
 8002106:	f7ff fc01 	bl	800190c <GPS_UART_CallBack>

			    // 
	      }
	 if(huart->Instance == USART3)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a73      	ldr	r2, [pc, #460]	; (80022dc <HAL_UART_RxCpltCallback+0x1e8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	f040 80dc 	bne.w	80022ce <HAL_UART_RxCpltCallback+0x1da>
	      {
			//
					if (uart3_rxbuf[0] == 0x03) {
 8002116:	4b72      	ldr	r3, [pc, #456]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b03      	cmp	r3, #3
 800211c:	d102      	bne.n	8002124 <HAL_UART_RxCpltCallback+0x30>
						WheelDrive = 0x03;
 800211e:	4b71      	ldr	r3, [pc, #452]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 8002120:	2203      	movs	r2, #3
 8002122:	701a      	strb	r2, [r3, #0]
					}
			//
					if (uart3_rxbuf[0] == 0x04) {
 8002124:	4b6e      	ldr	r3, [pc, #440]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b04      	cmp	r3, #4
 800212a:	d102      	bne.n	8002132 <HAL_UART_RxCpltCallback+0x3e>
						WheelDrive = 0x04;
 800212c:	4b6d      	ldr	r3, [pc, #436]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 800212e:	2204      	movs	r2, #4
 8002130:	701a      	strb	r2, [r3, #0]
					}
			//
					if (uart3_rxbuf[0] == 0x05) {
 8002132:	4b6b      	ldr	r3, [pc, #428]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b05      	cmp	r3, #5
 8002138:	d102      	bne.n	8002140 <HAL_UART_RxCpltCallback+0x4c>
						WheelDrive = 0x05;
 800213a:	4b6a      	ldr	r3, [pc, #424]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 800213c:	2205      	movs	r2, #5
 800213e:	701a      	strb	r2, [r3, #0]




			//
			if (uart3_rxbuf[0] == 0xAA) {
 8002140:	4b67      	ldr	r3, [pc, #412]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2baa      	cmp	r3, #170	; 0xaa
 8002146:	d139      	bne.n	80021bc <HAL_UART_RxCpltCallback+0xc8>

				if(WheelDrive == 0x03)
 8002148:	4b66      	ldr	r3, [pc, #408]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b03      	cmp	r3, #3
 800214e:	d10c      	bne.n	800216a <HAL_UART_RxCpltCallback+0x76>
				{
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, GPIO_PIN_RESET);
 8002150:	2200      	movs	r2, #0
 8002152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002156:	4864      	ldr	r0, [pc, #400]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002158:	f001 fd2f 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, GPIO_PIN_SET);
 800215c:	2201      	movs	r2, #1
 800215e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002162:	4861      	ldr	r0, [pc, #388]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002164:	f001 fd29 	bl	8003bba <HAL_GPIO_WritePin>
 8002168:	e028      	b.n	80021bc <HAL_UART_RxCpltCallback+0xc8>
				}
				else if (WheelDrive == 0x05)
 800216a:	4b5e      	ldr	r3, [pc, #376]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b05      	cmp	r3, #5
 8002170:	d10c      	bne.n	800218c <HAL_UART_RxCpltCallback+0x98>
				{
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10, GPIO_PIN_SET);
 8002172:	2201      	movs	r2, #1
 8002174:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002178:	485b      	ldr	r0, [pc, #364]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 800217a:	f001 fd1e 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11, GPIO_PIN_RESET);
 800217e:	2200      	movs	r2, #0
 8002180:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002184:	4858      	ldr	r0, [pc, #352]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002186:	f001 fd18 	bl	8003bba <HAL_GPIO_WritePin>
 800218a:	e017      	b.n	80021bc <HAL_UART_RxCpltCallback+0xc8>
				}
				else {
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, GPIO_PIN_RESET);
 800218c:	2200      	movs	r2, #0
 800218e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002192:	4855      	ldr	r0, [pc, #340]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002194:	f001 fd11 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, GPIO_PIN_SET);
 8002198:	2201      	movs	r2, #1
 800219a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800219e:	4852      	ldr	r0, [pc, #328]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021a0:	f001 fd0b 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10, GPIO_PIN_SET);
 80021a4:	2201      	movs	r2, #1
 80021a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021aa:	484f      	ldr	r0, [pc, #316]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021ac:	f001 fd05 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11, GPIO_PIN_RESET);
 80021b0:	2200      	movs	r2, #0
 80021b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021b6:	484c      	ldr	r0, [pc, #304]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021b8:	f001 fcff 	bl	8003bba <HAL_GPIO_WritePin>
				}
			}
			//
			if (uart3_rxbuf[0] == 0xBB) {
 80021bc:	4b48      	ldr	r3, [pc, #288]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2bbb      	cmp	r3, #187	; 0xbb
 80021c2:	d139      	bne.n	8002238 <HAL_UART_RxCpltCallback+0x144>

				if(WheelDrive == 0x03)
 80021c4:	4b47      	ldr	r3, [pc, #284]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	d10c      	bne.n	80021e6 <HAL_UART_RxCpltCallback+0xf2>
				{
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, GPIO_PIN_SET);
 80021cc:	2201      	movs	r2, #1
 80021ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021d2:	4845      	ldr	r0, [pc, #276]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021d4:	f001 fcf1 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, GPIO_PIN_RESET);
 80021d8:	2200      	movs	r2, #0
 80021da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021de:	4842      	ldr	r0, [pc, #264]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021e0:	f001 fceb 	bl	8003bba <HAL_GPIO_WritePin>
 80021e4:	e028      	b.n	8002238 <HAL_UART_RxCpltCallback+0x144>
				}
				else if (WheelDrive == 0x05)
 80021e6:	4b3f      	ldr	r3, [pc, #252]	; (80022e4 <HAL_UART_RxCpltCallback+0x1f0>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b05      	cmp	r3, #5
 80021ec:	d10c      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x114>
				{
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021f4:	483c      	ldr	r0, [pc, #240]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80021f6:	f001 fce0 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11, GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002200:	4839      	ldr	r0, [pc, #228]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002202:	f001 fcda 	bl	8003bba <HAL_GPIO_WritePin>
 8002206:	e017      	b.n	8002238 <HAL_UART_RxCpltCallback+0x144>
				}
				else {
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, GPIO_PIN_SET);
 8002208:	2201      	movs	r2, #1
 800220a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800220e:	4836      	ldr	r0, [pc, #216]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002210:	f001 fcd3 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
 8002216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800221a:	4833      	ldr	r0, [pc, #204]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 800221c:	f001 fccd 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10, GPIO_PIN_RESET);
 8002220:	2200      	movs	r2, #0
 8002222:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002226:	4830      	ldr	r0, [pc, #192]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002228:	f001 fcc7 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11, GPIO_PIN_SET);
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002232:	482d      	ldr	r0, [pc, #180]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 8002234:	f001 fcc1 	bl	8003bba <HAL_GPIO_WritePin>
				}

			}

			//
					if (uart3_rxbuf[0] == 0xCC) {
 8002238:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2bcc      	cmp	r3, #204	; 0xcc
 800223e:	d109      	bne.n	8002254 <HAL_UART_RxCpltCallback+0x160>

						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0, GPIO_PIN_RESET);
 8002240:	2200      	movs	r2, #0
 8002242:	2101      	movs	r1, #1
 8002244:	4829      	ldr	r0, [pc, #164]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 8002246:	f001 fcb8 	bl	8003bba <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1, GPIO_PIN_SET);
 800224a:	2201      	movs	r2, #1
 800224c:	2102      	movs	r1, #2
 800224e:	4827      	ldr	r0, [pc, #156]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 8002250:	f001 fcb3 	bl	8003bba <HAL_GPIO_WritePin>
					}



			//
					if (uart3_rxbuf[0] == 0xDD) {
 8002254:	4b22      	ldr	r3, [pc, #136]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2bdd      	cmp	r3, #221	; 0xdd
 800225a:	d109      	bne.n	8002270 <HAL_UART_RxCpltCallback+0x17c>

						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0, GPIO_PIN_SET);
 800225c:	2201      	movs	r2, #1
 800225e:	2101      	movs	r1, #1
 8002260:	4822      	ldr	r0, [pc, #136]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 8002262:	f001 fcaa 	bl	8003bba <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1, GPIO_PIN_RESET);
 8002266:	2200      	movs	r2, #0
 8002268:	2102      	movs	r1, #2
 800226a:	4820      	ldr	r0, [pc, #128]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 800226c:	f001 fca5 	bl	8003bba <HAL_GPIO_WritePin>

					}
			//
			if (uart3_rxbuf[0] == 0x02) {
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b02      	cmp	r3, #2
 8002276:	d109      	bne.n	800228c <HAL_UART_RxCpltCallback+0x198>

				  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0, GPIO_PIN_RESET);
 8002278:	2200      	movs	r2, #0
 800227a:	2101      	movs	r1, #1
 800227c:	481b      	ldr	r0, [pc, #108]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 800227e:	f001 fc9c 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1, GPIO_PIN_RESET);
 8002282:	2200      	movs	r2, #0
 8002284:	2102      	movs	r1, #2
 8002286:	4819      	ldr	r0, [pc, #100]	; (80022ec <HAL_UART_RxCpltCallback+0x1f8>)
 8002288:	f001 fc97 	bl	8003bba <HAL_GPIO_WritePin>




			// 00 
			if (uart3_rxbuf[0] == 0x01) {
 800228c:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d117      	bne.n	80022c4 <HAL_UART_RxCpltCallback+0x1d0>

				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, GPIO_PIN_RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 7180 	mov.w	r1, #256	; 0x100
 800229a:	4813      	ldr	r0, [pc, #76]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 800229c:	f001 fc8d 	bl	8003bba <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, GPIO_PIN_RESET);
 80022a0:	2200      	movs	r2, #0
 80022a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022a6:	4810      	ldr	r0, [pc, #64]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80022a8:	f001 fc87 	bl	8003bba <HAL_GPIO_WritePin>
				  	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10, GPIO_PIN_RESET);
 80022ac:	2200      	movs	r2, #0
 80022ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022b2:	480d      	ldr	r0, [pc, #52]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80022b4:	f001 fc81 	bl	8003bba <HAL_GPIO_WritePin>
				  	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11, GPIO_PIN_RESET);
 80022b8:	2200      	movs	r2, #0
 80022ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022be:	480a      	ldr	r0, [pc, #40]	; (80022e8 <HAL_UART_RxCpltCallback+0x1f4>)
 80022c0:	f001 fc7b 	bl	8003bba <HAL_GPIO_WritePin>

			}

			HAL_UART_Receive_IT(&huart3, uart3_rxbuf, 1);       // 
 80022c4:	2201      	movs	r2, #1
 80022c6:	4906      	ldr	r1, [pc, #24]	; (80022e0 <HAL_UART_RxCpltCallback+0x1ec>)
 80022c8:	4809      	ldr	r0, [pc, #36]	; (80022f0 <HAL_UART_RxCpltCallback+0x1fc>)
 80022ca:	f003 ff92 	bl	80061f2 <HAL_UART_Receive_IT>
	      }



}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40004400 	.word	0x40004400
 80022dc:	40004800 	.word	0x40004800
 80022e0:	200003a4 	.word	0x200003a4
 80022e4:	20000000 	.word	0x20000000
 80022e8:	40010800 	.word	0x40010800
 80022ec:	40010c00 	.word	0x40010c00
 80022f0:	200003ac 	.word	0x200003ac

080022f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <MLX90614_Read16>:

uint8_t ObjectTemperature;
uint8_t AmbientTemperature;

MLX90614_STATUS MLX90614_Read16(uint8_t Register, uint16_t *Result)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af04      	add	r7, sp, #16
 8002306:	4603      	mov	r3, r0
 8002308:	6039      	str	r1, [r7, #0]
 800230a:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp[2];

	if(HAL_OK != HAL_I2C_Mem_Read(mlx90614_i2c, MLX90614_DEFAULT_ADDRESS, Register, 1, tmp, 2, 10))
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MLX90614_Read16+0x54>)
 800230e:	6818      	ldr	r0, [r3, #0]
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	b29a      	uxth	r2, r3
 8002314:	230a      	movs	r3, #10
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	2302      	movs	r3, #2
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	f107 030c 	add.w	r3, r7, #12
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2301      	movs	r3, #1
 8002324:	21b4      	movs	r1, #180	; 0xb4
 8002326:	f002 f9eb 	bl	8004700 <HAL_I2C_Mem_Read>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MLX90614_Read16+0x34>
	{
		return MLX90614_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e00a      	b.n	800234a <MLX90614_Read16+0x4a>
	}

	*Result = (uint16_t)tmp[1]<<8 | tmp[0];
 8002334:	7b7b      	ldrb	r3, [r7, #13]
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	b21a      	sxth	r2, r3
 800233a:	7b3b      	ldrb	r3, [r7, #12]
 800233c:	b21b      	sxth	r3, r3
 800233e:	4313      	orrs	r3, r2
 8002340:	b21b      	sxth	r3, r3
 8002342:	b29a      	uxth	r2, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	801a      	strh	r2, [r3, #0]

	return MLX90614_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	200003a8 	.word	0x200003a8

08002358 <MLX90614_Read16Eeprom>:

MLX90614_STATUS MLX90614_Read16Eeprom(uint8_t Address, uint16_t *Result)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af04      	add	r7, sp, #16
 800235e:	4603      	mov	r3, r0
 8002360:	6039      	str	r1, [r7, #0]
 8002362:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp[2];

	Address &= 0x1F;
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	71fb      	strb	r3, [r7, #7]
	Address |= 0x20;
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f043 0320 	orr.w	r3, r3, #32
 8002372:	71fb      	strb	r3, [r7, #7]

	if(HAL_OK != HAL_I2C_Mem_Read(mlx90614_i2c, MLX90614_DEFAULT_ADDRESS, Address, 1, tmp, 2, 10))
 8002374:	4b11      	ldr	r3, [pc, #68]	; (80023bc <MLX90614_Read16Eeprom+0x64>)
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	b29a      	uxth	r2, r3
 800237c:	230a      	movs	r3, #10
 800237e:	9302      	str	r3, [sp, #8]
 8002380:	2302      	movs	r3, #2
 8002382:	9301      	str	r3, [sp, #4]
 8002384:	f107 030c 	add.w	r3, r7, #12
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	2301      	movs	r3, #1
 800238c:	21b4      	movs	r1, #180	; 0xb4
 800238e:	f002 f9b7 	bl	8004700 <HAL_I2C_Mem_Read>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MLX90614_Read16Eeprom+0x44>
	{
		return MLX90614_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e00a      	b.n	80023b2 <MLX90614_Read16Eeprom+0x5a>
	}

	*Result = (uint16_t)tmp[1]<<8 | tmp[0];
 800239c:	7b7b      	ldrb	r3, [r7, #13]
 800239e:	021b      	lsls	r3, r3, #8
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	7b3b      	ldrb	r3, [r7, #12]
 80023a4:	b21b      	sxth	r3, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	b21b      	sxth	r3, r3
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	801a      	strh	r2, [r3, #0]

	return MLX90614_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200003a8 	.word	0x200003a8

080023c0 <crc8>:


uint8_t crc8(uint8_t InCrc, uint8_t InData)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	460a      	mov	r2, r1
 80023ca:	71fb      	strb	r3, [r7, #7]
 80023cc:	4613      	mov	r3, r2
 80023ce:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	uint8_t Data;
	Data = InCrc ^= InData;
 80023d0:	79fa      	ldrb	r2, [r7, #7]
 80023d2:	79bb      	ldrb	r3, [r7, #6]
 80023d4:	4053      	eors	r3, r2
 80023d6:	71fb      	strb	r3, [r7, #7]
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	73bb      	strb	r3, [r7, #14]
	for ( i = 0; i < 8; i++ )
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	e011      	b.n	8002406 <crc8+0x46>
	{
		if (( Data & 0x80 ) != 0 )
 80023e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	da07      	bge.n	80023fa <crc8+0x3a>
		{
			Data <<= 1;
 80023ea:	7bbb      	ldrb	r3, [r7, #14]
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	73bb      	strb	r3, [r7, #14]
			Data ^= 0x07;
 80023f0:	7bbb      	ldrb	r3, [r7, #14]
 80023f2:	f083 0307 	eor.w	r3, r3, #7
 80023f6:	73bb      	strb	r3, [r7, #14]
 80023f8:	e002      	b.n	8002400 <crc8+0x40>
		}
		else
		{
			Data <<= 1;
 80023fa:	7bbb      	ldrb	r3, [r7, #14]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	73bb      	strb	r3, [r7, #14]
	for ( i = 0; i < 8; i++ )
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	3301      	adds	r3, #1
 8002404:	73fb      	strb	r3, [r7, #15]
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	2b07      	cmp	r3, #7
 800240a:	d9ea      	bls.n	80023e2 <crc8+0x22>
		}
	}
	return Data;
 800240c:	7bbb      	ldrb	r3, [r7, #14]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3714      	adds	r7, #20
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <MLX90614_Write16Crc>:

MLX90614_STATUS MLX90614_Write16Crc(uint8_t Address, uint16_t Value)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af04      	add	r7, sp, #16
 800241e:	4603      	mov	r3, r0
 8002420:	460a      	mov	r2, r1
 8002422:	71fb      	strb	r3, [r7, #7]
 8002424:	4613      	mov	r3, r2
 8002426:	80bb      	strh	r3, [r7, #4]
	uint8_t Crc;
	uint8_t tmp[3];

	Address &= 0x1F;
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	f003 031f 	and.w	r3, r3, #31
 800242e:	71fb      	strb	r3, [r7, #7]
	Address |= 0x20;
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	f043 0320 	orr.w	r3, r3, #32
 8002436:	71fb      	strb	r3, [r7, #7]

	Crc = crc8(0, MLX90614_DEFAULT_ADDRESS);
 8002438:	21b4      	movs	r1, #180	; 0xb4
 800243a:	2000      	movs	r0, #0
 800243c:	f7ff ffc0 	bl	80023c0 <crc8>
 8002440:	4603      	mov	r3, r0
 8002442:	73fb      	strb	r3, [r7, #15]
	Crc = crc8(Crc, Address);
 8002444:	79fa      	ldrb	r2, [r7, #7]
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ffb8 	bl	80023c0 <crc8>
 8002450:	4603      	mov	r3, r0
 8002452:	73fb      	strb	r3, [r7, #15]
	Crc = crc8(Crc, Value & 0xFF);
 8002454:	88bb      	ldrh	r3, [r7, #4]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	7bfb      	ldrb	r3, [r7, #15]
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ffaf 	bl	80023c0 <crc8>
 8002462:	4603      	mov	r3, r0
 8002464:	73fb      	strb	r3, [r7, #15]
	Crc = crc8(Crc, Value>>8);
 8002466:	88bb      	ldrh	r3, [r7, #4]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	b29b      	uxth	r3, r3
 800246c:	b2da      	uxtb	r2, r3
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	4611      	mov	r1, r2
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff ffa4 	bl	80023c0 <crc8>
 8002478:	4603      	mov	r3, r0
 800247a:	73fb      	strb	r3, [r7, #15]

	tmp[0] = Value & 0xFF;
 800247c:	88bb      	ldrh	r3, [r7, #4]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	733b      	strb	r3, [r7, #12]
	tmp[1] = Value>>8;
 8002482:	88bb      	ldrh	r3, [r7, #4]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	b29b      	uxth	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	737b      	strb	r3, [r7, #13]
	tmp[2] = Crc;
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	73bb      	strb	r3, [r7, #14]

	if(HAL_OK != HAL_I2C_Mem_Write(mlx90614_i2c, MLX90614_DEFAULT_ADDRESS, Address, 1, tmp, 3, 10))
 8002490:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MLX90614_Write16Crc+0xac>)
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	b29a      	uxth	r2, r3
 8002498:	230a      	movs	r3, #10
 800249a:	9302      	str	r3, [sp, #8]
 800249c:	2303      	movs	r3, #3
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	f107 030c 	add.w	r3, r7, #12
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	2301      	movs	r3, #1
 80024a8:	21b4      	movs	r1, #180	; 0xb4
 80024aa:	f002 f82f 	bl	800450c <HAL_I2C_Mem_Write>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MLX90614_Write16Crc+0xa0>
	{
		return MLX90614_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e000      	b.n	80024ba <MLX90614_Write16Crc+0xa2>
	}

	return MLX90614_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200003a8 	.word	0x200003a8

080024c8 <MLX90614_Write16Eeprom>:

MLX90614_STATUS MLX90614_Write16Eeprom(uint8_t Address, uint16_t Value)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	460a      	mov	r2, r1
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	4613      	mov	r3, r2
 80024d6:	80bb      	strh	r3, [r7, #4]

	uint16_t Verify;

	if(MLX90614_OK != MLX90614_Write16Crc(Address, 0))
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	2100      	movs	r1, #0
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff9b 	bl	8002418 <MLX90614_Write16Crc>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MLX90614_Write16Eeprom+0x24>
	{
		return MLX90614_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e01e      	b.n	800252a <MLX90614_Write16Eeprom+0x62>
	}

	HAL_Delay(10); // Erasing time ~5ms;
 80024ec:	200a      	movs	r0, #10
 80024ee:	f000 fb69 	bl	8002bc4 <HAL_Delay>

	if(MLX90614_OK != MLX90614_Write16Crc(Address, Value))
 80024f2:	88ba      	ldrh	r2, [r7, #4]
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff8d 	bl	8002418 <MLX90614_Write16Crc>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MLX90614_Write16Eeprom+0x40>
	{
		return MLX90614_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e010      	b.n	800252a <MLX90614_Write16Eeprom+0x62>
	}

	HAL_Delay(10); // Writing time ~5ms;
 8002508:	200a      	movs	r0, #10
 800250a:	f000 fb5b 	bl	8002bc4 <HAL_Delay>

	MLX90614_Read16Eeprom(Address, &Verify);
 800250e:	f107 020e 	add.w	r2, r7, #14
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	4611      	mov	r1, r2
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff ff1e 	bl	8002358 <MLX90614_Read16Eeprom>
	if(Verify != Value)
 800251c:	89fb      	ldrh	r3, [r7, #14]
 800251e:	88ba      	ldrh	r2, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <MLX90614_Write16Eeprom+0x60>
	{
		return MLX90614_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e000      	b.n	800252a <MLX90614_Write16Eeprom+0x62>
	}

	return MLX90614_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	0000      	movs	r0, r0
 8002534:	0000      	movs	r0, r0
	...

08002538 <MLX90614_KelvinToCelsius>:

float MLX90614_KelvinToCelsius(uint16_t Temperature)
{
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	80fb      	strh	r3, [r7, #6]
	float Result;

	Result = (float)Temperature * 0.02;
 8002542:	88fb      	ldrh	r3, [r7, #6]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe fbc5 	bl	8000cd4 <__aeabi_ui2f>
 800254a:	4603      	mov	r3, r0
 800254c:	4618      	mov	r0, r3
 800254e:	f7fd ff6b 	bl	8000428 <__aeabi_f2d>
 8002552:	a311      	add	r3, pc, #68	; (adr r3, 8002598 <MLX90614_KelvinToCelsius+0x60>)
 8002554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002558:	f7fd ffbe 	bl	80004d8 <__aeabi_dmul>
 800255c:	4603      	mov	r3, r0
 800255e:	460c      	mov	r4, r1
 8002560:	4618      	mov	r0, r3
 8002562:	4621      	mov	r1, r4
 8002564:	f7fe fab0 	bl	8000ac8 <__aeabi_d2f>
 8002568:	4603      	mov	r3, r0
 800256a:	60fb      	str	r3, [r7, #12]
	Result = Result - 273.15;
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f7fd ff5b 	bl	8000428 <__aeabi_f2d>
 8002572:	a30b      	add	r3, pc, #44	; (adr r3, 80025a0 <MLX90614_KelvinToCelsius+0x68>)
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f7fd fdf6 	bl	8000168 <__aeabi_dsub>
 800257c:	4603      	mov	r3, r0
 800257e:	460c      	mov	r4, r1
 8002580:	4618      	mov	r0, r3
 8002582:	4621      	mov	r1, r4
 8002584:	f7fe faa0 	bl	8000ac8 <__aeabi_d2f>
 8002588:	4603      	mov	r3, r0
 800258a:	60fb      	str	r3, [r7, #12]

	return Result;
 800258c:	68fb      	ldr	r3, [r7, #12]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	bf00      	nop
 8002598:	47ae147b 	.word	0x47ae147b
 800259c:	3f947ae1 	.word	0x3f947ae1
 80025a0:	66666666 	.word	0x66666666
 80025a4:	40711266 	.word	0x40711266

080025a8 <MLX90614_ReadAmbientTemperature>:

MLX90614_STATUS MLX90614_ReadAmbientTemperature(float *Temperature)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	uint16_t tmp;

	if(MLX90614_OK != MLX90614_Read16(MLX90614_TA, &tmp))
 80025b0:	f107 030e 	add.w	r3, r7, #14
 80025b4:	4619      	mov	r1, r3
 80025b6:	2006      	movs	r0, #6
 80025b8:	f7ff fea2 	bl	8002300 <MLX90614_Read16>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MLX90614_ReadAmbientTemperature+0x1e>
	{
		return MLX90614_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e007      	b.n	80025d6 <MLX90614_ReadAmbientTemperature+0x2e>
	}

	*Temperature = MLX90614_KelvinToCelsius(tmp);
 80025c6:	89fb      	ldrh	r3, [r7, #14]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ffb5 	bl	8002538 <MLX90614_KelvinToCelsius>
 80025ce:	4602      	mov	r2, r0
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	601a      	str	r2, [r3, #0]

	return MLX90614_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <MLX90614_ReadObjectTemperature>:

MLX90614_STATUS MLX90614_ReadObjectTemperature(float *Temperature)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b084      	sub	sp, #16
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
	uint16_t tmp;

	if(MLX90614_OK != MLX90614_Read16(MLX90614_TOBJ1, &tmp))
 80025e6:	f107 030e 	add.w	r3, r7, #14
 80025ea:	4619      	mov	r1, r3
 80025ec:	2007      	movs	r0, #7
 80025ee:	f7ff fe87 	bl	8002300 <MLX90614_Read16>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MLX90614_ReadObjectTemperature+0x1e>
	{
		return MLX90614_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e007      	b.n	800260c <MLX90614_ReadObjectTemperature+0x2e>
	}

	*Temperature = MLX90614_KelvinToCelsius(tmp);
 80025fc:	89fb      	ldrh	r3, [r7, #14]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff ff9a 	bl	8002538 <MLX90614_KelvinToCelsius>
 8002604:	4602      	mov	r2, r0
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	601a      	str	r2, [r3, #0]

	return MLX90614_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <MLX90614_GetEmissivity>:
	return MLX90614_OK;
}


MLX90614_STATUS MLX90614_GetEmissivity(float *Emissivity)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	uint16_t tmp;

	if(MLX90614_OK != MLX90614_Read16Eeprom(MLX90614_EMISS, &tmp))
 800261c:	f107 030e 	add.w	r3, r7, #14
 8002620:	4619      	mov	r1, r3
 8002622:	2004      	movs	r0, #4
 8002624:	f7ff fe98 	bl	8002358 <MLX90614_Read16Eeprom>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MLX90614_GetEmissivity+0x1e>
	{
		return MLX90614_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e00d      	b.n	800264e <MLX90614_GetEmissivity+0x3a>
	}

	*Emissivity = (float)tmp/65535.0;
 8002632:	89fb      	ldrh	r3, [r7, #14]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fe fb4d 	bl	8000cd4 <__aeabi_ui2f>
 800263a:	4603      	mov	r3, r0
 800263c:	4906      	ldr	r1, [pc, #24]	; (8002658 <MLX90614_GetEmissivity+0x44>)
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fc54 	bl	8000eec <__aeabi_fdiv>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	601a      	str	r2, [r3, #0]

	return MLX90614_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	477fff00 	.word	0x477fff00
 800265c:	00000000 	.word	0x00000000

08002660 <MLX90614_SetEmissivity>:


MLX90614_STATUS MLX90614_SetEmissivity(float Emissivity)
{
 8002660:	b590      	push	{r4, r7, lr}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	if (Emissivity < 0.1 || Emissivity > 1)
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7fd fedd 	bl	8000428 <__aeabi_f2d>
 800266e:	a33a      	add	r3, pc, #232	; (adr r3, 8002758 <MLX90614_SetEmissivity+0xf8>)
 8002670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002674:	f7fe f9a2 	bl	80009bc <__aeabi_dcmplt>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d107      	bne.n	800268e <MLX90614_SetEmissivity+0x2e>
 800267e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe fd3a 	bl	80010fc <__aeabi_fcmpgt>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MLX90614_SetEmissivity+0x32>
		return MLX90614_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e05b      	b.n	800274a <MLX90614_SetEmissivity+0xea>
	uint16_t current_emissivity;
	uint16_t current_calibration;
	uint16_t new_emissivity;
	uint16_t new_calibration;

	MLX90614_Read16Eeprom(MLX90614_EMISS, &current_emissivity);
 8002692:	f107 030a 	add.w	r3, r7, #10
 8002696:	4619      	mov	r1, r3
 8002698:	2004      	movs	r0, #4
 800269a:	f7ff fe5d 	bl	8002358 <MLX90614_Read16Eeprom>
	MLX90614_Read16Eeprom(MLX90614_EMISS_CALIBRATION, &current_calibration);
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	4619      	mov	r1, r3
 80026a4:	200f      	movs	r0, #15
 80026a6:	f7ff fe57 	bl	8002358 <MLX90614_Read16Eeprom>

	new_emissivity = (uint16_t)round(65535.0 * Emissivity);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7fd febc 	bl	8000428 <__aeabi_f2d>
 80026b0:	a32b      	add	r3, pc, #172	; (adr r3, 8002760 <MLX90614_SetEmissivity+0x100>)
 80026b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b6:	f7fd ff0f 	bl	80004d8 <__aeabi_dmul>
 80026ba:	4603      	mov	r3, r0
 80026bc:	460c      	mov	r4, r1
 80026be:	4618      	mov	r0, r3
 80026c0:	4621      	mov	r1, r4
 80026c2:	f007 f979 	bl	80099b8 <round>
 80026c6:	4603      	mov	r3, r0
 80026c8:	460c      	mov	r4, r1
 80026ca:	4618      	mov	r0, r3
 80026cc:	4621      	mov	r1, r4
 80026ce:	f7fe f9db 	bl	8000a88 <__aeabi_d2uiz>
 80026d2:	4603      	mov	r3, r0
 80026d4:	81fb      	strh	r3, [r7, #14]

	if(new_emissivity == current_emissivity)
 80026d6:	897b      	ldrh	r3, [r7, #10]
 80026d8:	89fa      	ldrh	r2, [r7, #14]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d101      	bne.n	80026e2 <MLX90614_SetEmissivity+0x82>
	{
		return MLX90614_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	e033      	b.n	800274a <MLX90614_SetEmissivity+0xea>
	}

	new_calibration = (uint16_t)(((float)current_emissivity / new_emissivity) * current_calibration);
 80026e2:	897b      	ldrh	r3, [r7, #10]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fe faf5 	bl	8000cd4 <__aeabi_ui2f>
 80026ea:	4604      	mov	r4, r0
 80026ec:	89fb      	ldrh	r3, [r7, #14]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe faf4 	bl	8000cdc <__aeabi_i2f>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4619      	mov	r1, r3
 80026f8:	4620      	mov	r0, r4
 80026fa:	f7fe fbf7 	bl	8000eec <__aeabi_fdiv>
 80026fe:	4603      	mov	r3, r0
 8002700:	461c      	mov	r4, r3
 8002702:	893b      	ldrh	r3, [r7, #8]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fae9 	bl	8000cdc <__aeabi_i2f>
 800270a:	4603      	mov	r3, r0
 800270c:	4619      	mov	r1, r3
 800270e:	4620      	mov	r0, r4
 8002710:	f7fe fb38 	bl	8000d84 <__aeabi_fmul>
 8002714:	4603      	mov	r3, r0
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fd20 	bl	800115c <__aeabi_f2uiz>
 800271c:	4603      	mov	r3, r0
 800271e:	81bb      	strh	r3, [r7, #12]

	if(MLX90614_OK != MLX90614_Write16Eeprom(MLX90614_EMISS, new_emissivity))
 8002720:	89fb      	ldrh	r3, [r7, #14]
 8002722:	4619      	mov	r1, r3
 8002724:	2004      	movs	r0, #4
 8002726:	f7ff fecf 	bl	80024c8 <MLX90614_Write16Eeprom>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <MLX90614_SetEmissivity+0xd4>
	{
		return MLX90614_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e00a      	b.n	800274a <MLX90614_SetEmissivity+0xea>
	}

	if(MLX90614_OK != MLX90614_Write16Eeprom(MLX90614_EMISS_CALIBRATION, new_calibration))
 8002734:	89bb      	ldrh	r3, [r7, #12]
 8002736:	4619      	mov	r1, r3
 8002738:	200f      	movs	r0, #15
 800273a:	f7ff fec5 	bl	80024c8 <MLX90614_Write16Eeprom>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MLX90614_SetEmissivity+0xe8>
	{
		return MLX90614_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e000      	b.n	800274a <MLX90614_SetEmissivity+0xea>
	}

	return MLX90614_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	bd90      	pop	{r4, r7, pc}
 8002752:	bf00      	nop
 8002754:	f3af 8000 	nop.w
 8002758:	9999999a 	.word	0x9999999a
 800275c:	3fb99999 	.word	0x3fb99999
 8002760:	00000000 	.word	0x00000000
 8002764:	40efffe0 	.word	0x40efffe0

08002768 <MLX90614_Init>:
}



MLX90614_STATUS MLX90614_Init(I2C_HandleTypeDef *hi2c)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	mlx90614_i2c = hi2c;
 8002770:	4a04      	ldr	r2, [pc, #16]	; (8002784 <MLX90614_Init+0x1c>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6013      	str	r3, [r2, #0]

	return MLX90614_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	200003a8 	.word	0x200003a8

08002788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800278e:	4b15      	ldr	r3, [pc, #84]	; (80027e4 <HAL_MspInit+0x5c>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	4a14      	ldr	r2, [pc, #80]	; (80027e4 <HAL_MspInit+0x5c>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	6193      	str	r3, [r2, #24]
 800279a:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <HAL_MspInit+0x5c>)
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027a6:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <HAL_MspInit+0x5c>)
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <HAL_MspInit+0x5c>)
 80027ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b0:	61d3      	str	r3, [r2, #28]
 80027b2:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <HAL_MspInit+0x5c>)
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80027be:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <HAL_MspInit+0x60>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <HAL_MspInit+0x60>)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	40021000 	.word	0x40021000
 80027e8:	40010000 	.word	0x40010000

080027ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027fc:	e7fe      	b.n	80027fc <HardFault_Handler+0x4>

080027fe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027fe:	b480      	push	{r7}
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002802:	e7fe      	b.n	8002802 <MemManage_Handler+0x4>

08002804 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002808:	e7fe      	b.n	8002808 <BusFault_Handler+0x4>

0800280a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800280e:	e7fe      	b.n	800280e <UsageFault_Handler+0x4>

08002810 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800282c:	bf00      	nop
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002838:	f000 f9a8 	bl	8002b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800283c:	bf00      	nop
 800283e:	bd80      	pop	{r7, pc}

08002840 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002844:	4802      	ldr	r0, [pc, #8]	; (8002850 <USART2_IRQHandler+0x10>)
 8002846:	f003 fd29 	bl	800629c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200003ec 	.word	0x200003ec

08002854 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002858:	4802      	ldr	r0, [pc, #8]	; (8002864 <USART3_IRQHandler+0x10>)
 800285a:	f003 fd1f 	bl	800629c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200003ac 	.word	0x200003ac

08002868 <_sbrk>:
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	4a14      	ldr	r2, [pc, #80]	; (80028c4 <_sbrk+0x5c>)
 8002872:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <_sbrk+0x60>)
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	4b13      	ldr	r3, [pc, #76]	; (80028cc <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <_sbrk+0x22>
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <_sbrk+0x64>)
 8002886:	4a12      	ldr	r2, [pc, #72]	; (80028d0 <_sbrk+0x68>)
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	4b10      	ldr	r3, [pc, #64]	; (80028cc <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	429a      	cmp	r2, r3
 8002896:	d207      	bcs.n	80028a8 <_sbrk+0x40>
 8002898:	f004 f802 	bl	80068a0 <__errno>
 800289c:	4602      	mov	r2, r0
 800289e:	230c      	movs	r3, #12
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028a6:	e009      	b.n	80028bc <_sbrk+0x54>
 80028a8:	4b08      	ldr	r3, [pc, #32]	; (80028cc <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	4b07      	ldr	r3, [pc, #28]	; (80028cc <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a05      	ldr	r2, [pc, #20]	; (80028cc <_sbrk+0x64>)
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20005000 	.word	0x20005000
 80028c8:	00000400 	.word	0x00000400
 80028cc:	20000210 	.word	0x20000210
 80028d0:	20000438 	.word	0x20000438

080028d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <MX_USART2_UART_Init+0x4c>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <MX_USART2_UART_Init+0x50>)
 80028e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80028ea:	4b10      	ldr	r3, [pc, #64]	; (800292c <MX_USART2_UART_Init+0x4c>)
 80028ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80028f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	; (800292c <MX_USART2_UART_Init+0x4c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028f8:	4b0c      	ldr	r3, [pc, #48]	; (800292c <MX_USART2_UART_Init+0x4c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <MX_USART2_UART_Init+0x4c>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002904:	4b09      	ldr	r3, [pc, #36]	; (800292c <MX_USART2_UART_Init+0x4c>)
 8002906:	220c      	movs	r2, #12
 8002908:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800290a:	4b08      	ldr	r3, [pc, #32]	; (800292c <MX_USART2_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <MX_USART2_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002916:	4805      	ldr	r0, [pc, #20]	; (800292c <MX_USART2_UART_Init+0x4c>)
 8002918:	f003 fb8c 	bl	8006034 <HAL_UART_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002922:	f7ff fce7 	bl	80022f4 <Error_Handler>
  }

}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	200003ec 	.word	0x200003ec
 8002930:	40004400 	.word	0x40004400

08002934 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002938:	4b11      	ldr	r3, [pc, #68]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 800293a:	4a12      	ldr	r2, [pc, #72]	; (8002984 <MX_USART3_UART_Init+0x50>)
 800293c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 8002940:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002944:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002946:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800294c:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 800294e:	2200      	movs	r2, #0
 8002950:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002952:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 8002954:	2200      	movs	r2, #0
 8002956:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002958:	4b09      	ldr	r3, [pc, #36]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 800295a:	220c      	movs	r2, #12
 800295c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800295e:	4b08      	ldr	r3, [pc, #32]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002964:	4b06      	ldr	r3, [pc, #24]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800296a:	4805      	ldr	r0, [pc, #20]	; (8002980 <MX_USART3_UART_Init+0x4c>)
 800296c:	f003 fb62 	bl	8006034 <HAL_UART_Init>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002976:	f7ff fcbd 	bl	80022f4 <Error_Handler>
  }

}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200003ac 	.word	0x200003ac
 8002984:	40004800 	.word	0x40004800

08002988 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002990:	f107 0318 	add.w	r3, r7, #24
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a3f      	ldr	r2, [pc, #252]	; (8002aa0 <HAL_UART_MspInit+0x118>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d138      	bne.n	8002a1a <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029a8:	4b3e      	ldr	r3, [pc, #248]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	4a3d      	ldr	r2, [pc, #244]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029b2:	61d3      	str	r3, [r2, #28]
 80029b4:	4b3b      	ldr	r3, [pc, #236]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c0:	4b38      	ldr	r3, [pc, #224]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	4a37      	ldr	r2, [pc, #220]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	6193      	str	r3, [r2, #24]
 80029cc:	4b35      	ldr	r3, [pc, #212]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029d8:	2304      	movs	r3, #4
 80029da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029e0:	2303      	movs	r3, #3
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e4:	f107 0318 	add.w	r3, r7, #24
 80029e8:	4619      	mov	r1, r3
 80029ea:	482f      	ldr	r0, [pc, #188]	; (8002aa8 <HAL_UART_MspInit+0x120>)
 80029ec:	f000 ff74 	bl	80038d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029f0:	2308      	movs	r3, #8
 80029f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fc:	f107 0318 	add.w	r3, r7, #24
 8002a00:	4619      	mov	r1, r3
 8002a02:	4829      	ldr	r0, [pc, #164]	; (8002aa8 <HAL_UART_MspInit+0x120>)
 8002a04:	f000 ff68 	bl	80038d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a08:	2200      	movs	r2, #0
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	2026      	movs	r0, #38	; 0x26
 8002a0e:	f000 feb6 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a12:	2026      	movs	r0, #38	; 0x26
 8002a14:	f000 fecf 	bl	80037b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002a18:	e03e      	b.n	8002a98 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART3)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a23      	ldr	r2, [pc, #140]	; (8002aac <HAL_UART_MspInit+0x124>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d139      	bne.n	8002a98 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a24:	4b1f      	ldr	r3, [pc, #124]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	4a1e      	ldr	r2, [pc, #120]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a2e:	61d3      	str	r3, [r2, #28]
 8002a30:	4b1c      	ldr	r3, [pc, #112]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3c:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	4a18      	ldr	r2, [pc, #96]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a42:	f043 0308 	orr.w	r3, r3, #8
 8002a46:	6193      	str	r3, [r2, #24]
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <HAL_UART_MspInit+0x11c>)
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a62:	f107 0318 	add.w	r3, r7, #24
 8002a66:	4619      	mov	r1, r3
 8002a68:	4811      	ldr	r0, [pc, #68]	; (8002ab0 <HAL_UART_MspInit+0x128>)
 8002a6a:	f000 ff35 	bl	80038d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7c:	f107 0318 	add.w	r3, r7, #24
 8002a80:	4619      	mov	r1, r3
 8002a82:	480b      	ldr	r0, [pc, #44]	; (8002ab0 <HAL_UART_MspInit+0x128>)
 8002a84:	f000 ff28 	bl	80038d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	2027      	movs	r0, #39	; 0x27
 8002a8e:	f000 fe76 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a92:	2027      	movs	r0, #39	; 0x27
 8002a94:	f000 fe8f 	bl	80037b6 <HAL_NVIC_EnableIRQ>
}
 8002a98:	bf00      	nop
 8002a9a:	3728      	adds	r7, #40	; 0x28
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40004400 	.word	0x40004400
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40010800 	.word	0x40010800
 8002aac:	40004800 	.word	0x40004800
 8002ab0:	40010c00 	.word	0x40010c00

08002ab4 <Reset_Handler>:
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	e003      	b.n	8002ac0 <LoopCopyDataInit>

08002ab8 <CopyDataInit>:
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <LoopFillZerobss+0x14>)
 8002aba:	585b      	ldr	r3, [r3, r1]
 8002abc:	5043      	str	r3, [r0, r1]
 8002abe:	3104      	adds	r1, #4

08002ac0 <LoopCopyDataInit>:
 8002ac0:	480a      	ldr	r0, [pc, #40]	; (8002aec <LoopFillZerobss+0x18>)
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <LoopFillZerobss+0x1c>)
 8002ac4:	1842      	adds	r2, r0, r1
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d3f6      	bcc.n	8002ab8 <CopyDataInit>
 8002aca:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <LoopFillZerobss+0x20>)
 8002acc:	e002      	b.n	8002ad4 <LoopFillZerobss>

08002ace <FillZerobss>:
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f842 3b04 	str.w	r3, [r2], #4

08002ad4 <LoopFillZerobss>:
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <LoopFillZerobss+0x24>)
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d3f9      	bcc.n	8002ace <FillZerobss>
 8002ada:	f7ff fefb 	bl	80028d4 <SystemInit>
 8002ade:	f003 fee5 	bl	80068ac <__libc_init_array>
 8002ae2:	f7ff f9e3 	bl	8001eac <main>
 8002ae6:	4770      	bx	lr
 8002ae8:	08009e8c 	.word	0x08009e8c
 8002aec:	20000000 	.word	0x20000000
 8002af0:	200001e0 	.word	0x200001e0
 8002af4:	200001e0 	.word	0x200001e0
 8002af8:	20000434 	.word	0x20000434

08002afc <ADC1_2_IRQHandler>:
 8002afc:	e7fe      	b.n	8002afc <ADC1_2_IRQHandler>
	...

08002b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b04:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <HAL_Init+0x28>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a07      	ldr	r2, [pc, #28]	; (8002b28 <HAL_Init+0x28>)
 8002b0a:	f043 0310 	orr.w	r3, r3, #16
 8002b0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f000 fe29 	bl	8003768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b16:	2000      	movs	r0, #0
 8002b18:	f000 f808 	bl	8002b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b1c:	f7ff fe34 	bl	8002788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40022000 	.word	0x40022000

08002b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <HAL_InitTick+0x54>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b12      	ldr	r3, [pc, #72]	; (8002b84 <HAL_InitTick+0x58>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 fe41 	bl	80037d2 <HAL_SYSTICK_Config>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00e      	b.n	8002b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b0f      	cmp	r3, #15
 8002b5e:	d80a      	bhi.n	8002b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b60:	2200      	movs	r2, #0
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b68:	f000 fe09 	bl	800377e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b6c:	4a06      	ldr	r2, [pc, #24]	; (8002b88 <HAL_InitTick+0x5c>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	e000      	b.n	8002b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000004 	.word	0x20000004
 8002b84:	2000000c 	.word	0x2000000c
 8002b88:	20000008 	.word	0x20000008

08002b8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HAL_IncTick+0x1c>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	461a      	mov	r2, r3
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <HAL_IncTick+0x20>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a03      	ldr	r2, [pc, #12]	; (8002bac <HAL_IncTick+0x20>)
 8002b9e:	6013      	str	r3, [r2, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr
 8002ba8:	2000000c 	.word	0x2000000c
 8002bac:	2000042c 	.word	0x2000042c

08002bb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb4:	4b02      	ldr	r3, [pc, #8]	; (8002bc0 <HAL_GetTick+0x10>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	2000042c 	.word	0x2000042c

08002bc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bcc:	f7ff fff0 	bl	8002bb0 <HAL_GetTick>
 8002bd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bdc:	d005      	beq.n	8002bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <HAL_Delay+0x40>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	461a      	mov	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4413      	add	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bea:	bf00      	nop
 8002bec:	f7ff ffe0 	bl	8002bb0 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d8f7      	bhi.n	8002bec <HAL_Delay+0x28>
  {
  }
}
 8002bfc:	bf00      	nop
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	2000000c 	.word	0x2000000c

08002c08 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e0be      	b.n	8002da8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d109      	bne.n	8002c4c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fe fd78 	bl	800173c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 fbe9 	bl	8003424 <ADC_ConversionStop_Disable>
 8002c52:	4603      	mov	r3, r0
 8002c54:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	f003 0310 	and.w	r3, r3, #16
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f040 8099 	bne.w	8002d96 <HAL_ADC_Init+0x18e>
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f040 8095 	bne.w	8002d96 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c74:	f023 0302 	bic.w	r3, r3, #2
 8002c78:	f043 0202 	orr.w	r2, r3, #2
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c88:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	7b1b      	ldrb	r3, [r3, #12]
 8002c8e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c90:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ca0:	d003      	beq.n	8002caa <HAL_ADC_Init+0xa2>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d102      	bne.n	8002cb0 <HAL_ADC_Init+0xa8>
 8002caa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cae:	e000      	b.n	8002cb2 <HAL_ADC_Init+0xaa>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	7d1b      	ldrb	r3, [r3, #20]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d119      	bne.n	8002cf4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7b1b      	ldrb	r3, [r3, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d109      	bne.n	8002cdc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	035a      	lsls	r2, r3, #13
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	e00b      	b.n	8002cf4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	f043 0220 	orr.w	r2, r3, #32
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	f043 0201 	orr.w	r2, r3, #1
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	4b28      	ldr	r3, [pc, #160]	; (8002db0 <HAL_ADC_Init+0x1a8>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	68b9      	ldr	r1, [r7, #8]
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d24:	d003      	beq.n	8002d2e <HAL_ADC_Init+0x126>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d104      	bne.n	8002d38 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	051b      	lsls	r3, r3, #20
 8002d36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <HAL_ADC_Init+0x1ac>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d10b      	bne.n	8002d74 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d66:	f023 0303 	bic.w	r3, r3, #3
 8002d6a:	f043 0201 	orr.w	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d72:	e018      	b.n	8002da6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	f023 0312 	bic.w	r3, r3, #18
 8002d7c:	f043 0210 	orr.w	r2, r3, #16
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d94:	e007      	b.n	8002da6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	f043 0210 	orr.w	r2, r3, #16
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	ffe1f7fd 	.word	0xffe1f7fd
 8002db4:	ff1f0efe 	.word	0xff1f0efe

08002db8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_ADC_Start+0x1a>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e098      	b.n	8002f04 <HAL_ADC_Start+0x14c>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fad0 	bl	8003380 <ADC_Enable>
 8002de0:	4603      	mov	r3, r0
 8002de2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f040 8087 	bne.w	8002efa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df4:	f023 0301 	bic.w	r3, r3, #1
 8002df8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a41      	ldr	r2, [pc, #260]	; (8002f0c <HAL_ADC_Start+0x154>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d105      	bne.n	8002e16 <HAL_ADC_Start+0x5e>
 8002e0a:	4b41      	ldr	r3, [pc, #260]	; (8002f10 <HAL_ADC_Start+0x158>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d115      	bne.n	8002e42 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d026      	beq.n	8002e7e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e40:	e01d      	b.n	8002e7e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a2f      	ldr	r2, [pc, #188]	; (8002f10 <HAL_ADC_Start+0x158>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d004      	beq.n	8002e62 <HAL_ADC_Start+0xaa>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a2b      	ldr	r2, [pc, #172]	; (8002f0c <HAL_ADC_Start+0x154>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d10d      	bne.n	8002e7e <HAL_ADC_Start+0xc6>
 8002e62:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <HAL_ADC_Start+0x158>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d006      	beq.n	8002e98 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8e:	f023 0206 	bic.w	r2, r3, #6
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e96:	e002      	b.n	8002e9e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f06f 0202 	mvn.w	r2, #2
 8002eae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002eba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002ebe:	d113      	bne.n	8002ee8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ec4:	4a11      	ldr	r2, [pc, #68]	; (8002f0c <HAL_ADC_Start+0x154>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d105      	bne.n	8002ed6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002eca:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <HAL_ADC_Start+0x158>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d108      	bne.n	8002ee8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ee4:	609a      	str	r2, [r3, #8]
 8002ee6:	e00c      	b.n	8002f02 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	e003      	b.n	8002f02 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40012800 	.word	0x40012800
 8002f10:	40012400 	.word	0x40012400

08002f14 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_ADC_Stop+0x1a>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e01a      	b.n	8002f64 <HAL_ADC_Stop+0x50>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 fa74 	bl	8003424 <ADC_ConversionStop_Disable>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d109      	bne.n	8002f5a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f4e:	f023 0301 	bic.w	r3, r3, #1
 8002f52:	f043 0201 	orr.w	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b087      	sub	sp, #28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f82:	f7ff fe15 	bl	8002bb0 <HAL_GetTick>
 8002f86:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9a:	f043 0220 	orr.w	r2, r3, #32
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e0c8      	b.n	8003140 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d12a      	bne.n	8003012 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d123      	bne.n	8003012 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002fca:	e01a      	b.n	8003002 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fd2:	d016      	beq.n	8003002 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d007      	beq.n	8002fea <HAL_ADC_PollForConversion+0x7e>
 8002fda:	f7ff fde9 	bl	8002bb0 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d20b      	bcs.n	8003002 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	f043 0204 	orr.w	r2, r3, #4
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e09e      	b.n	8003140 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0dd      	beq.n	8002fcc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003010:	e06c      	b.n	80030ec <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003012:	4b4d      	ldr	r3, [pc, #308]	; (8003148 <HAL_ADC_PollForConversion+0x1dc>)
 8003014:	681c      	ldr	r4, [r3, #0]
 8003016:	2002      	movs	r0, #2
 8003018:	f002 ff50 	bl	8005ebc <HAL_RCCEx_GetPeriphCLKFreq>
 800301c:	4603      	mov	r3, r0
 800301e:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6919      	ldr	r1, [r3, #16]
 8003028:	4b48      	ldr	r3, [pc, #288]	; (800314c <HAL_ADC_PollForConversion+0x1e0>)
 800302a:	400b      	ands	r3, r1
 800302c:	2b00      	cmp	r3, #0
 800302e:	d118      	bne.n	8003062 <HAL_ADC_PollForConversion+0xf6>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68d9      	ldr	r1, [r3, #12]
 8003036:	4b46      	ldr	r3, [pc, #280]	; (8003150 <HAL_ADC_PollForConversion+0x1e4>)
 8003038:	400b      	ands	r3, r1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d111      	bne.n	8003062 <HAL_ADC_PollForConversion+0xf6>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6919      	ldr	r1, [r3, #16]
 8003044:	4b43      	ldr	r3, [pc, #268]	; (8003154 <HAL_ADC_PollForConversion+0x1e8>)
 8003046:	400b      	ands	r3, r1
 8003048:	2b00      	cmp	r3, #0
 800304a:	d108      	bne.n	800305e <HAL_ADC_PollForConversion+0xf2>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68d9      	ldr	r1, [r3, #12]
 8003052:	4b41      	ldr	r3, [pc, #260]	; (8003158 <HAL_ADC_PollForConversion+0x1ec>)
 8003054:	400b      	ands	r3, r1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_ADC_PollForConversion+0xf2>
 800305a:	2314      	movs	r3, #20
 800305c:	e020      	b.n	80030a0 <HAL_ADC_PollForConversion+0x134>
 800305e:	2329      	movs	r3, #41	; 0x29
 8003060:	e01e      	b.n	80030a0 <HAL_ADC_PollForConversion+0x134>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6919      	ldr	r1, [r3, #16]
 8003068:	4b3a      	ldr	r3, [pc, #232]	; (8003154 <HAL_ADC_PollForConversion+0x1e8>)
 800306a:	400b      	ands	r3, r1
 800306c:	2b00      	cmp	r3, #0
 800306e:	d106      	bne.n	800307e <HAL_ADC_PollForConversion+0x112>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68d9      	ldr	r1, [r3, #12]
 8003076:	4b38      	ldr	r3, [pc, #224]	; (8003158 <HAL_ADC_PollForConversion+0x1ec>)
 8003078:	400b      	ands	r3, r1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00d      	beq.n	800309a <HAL_ADC_PollForConversion+0x12e>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6919      	ldr	r1, [r3, #16]
 8003084:	4b35      	ldr	r3, [pc, #212]	; (800315c <HAL_ADC_PollForConversion+0x1f0>)
 8003086:	400b      	ands	r3, r1
 8003088:	2b00      	cmp	r3, #0
 800308a:	d108      	bne.n	800309e <HAL_ADC_PollForConversion+0x132>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68d9      	ldr	r1, [r3, #12]
 8003092:	4b32      	ldr	r3, [pc, #200]	; (800315c <HAL_ADC_PollForConversion+0x1f0>)
 8003094:	400b      	ands	r3, r1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_ADC_PollForConversion+0x132>
 800309a:	2354      	movs	r3, #84	; 0x54
 800309c:	e000      	b.n	80030a0 <HAL_ADC_PollForConversion+0x134>
 800309e:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80030a0:	fb02 f303 	mul.w	r3, r2, r3
 80030a4:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80030a6:	e01d      	b.n	80030e4 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030ae:	d016      	beq.n	80030de <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d007      	beq.n	80030c6 <HAL_ADC_PollForConversion+0x15a>
 80030b6:	f7ff fd7b 	bl	8002bb0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d20b      	bcs.n	80030de <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ca:	f043 0204 	orr.w	r2, r3, #4
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e030      	b.n	8003140 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3301      	adds	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d8dd      	bhi.n	80030a8 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f06f 0212 	mvn.w	r2, #18
 80030f4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800310c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003110:	d115      	bne.n	800313e <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003116:	2b00      	cmp	r3, #0
 8003118:	d111      	bne.n	800313e <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d105      	bne.n	800313e <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003136:	f043 0201 	orr.w	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	371c      	adds	r7, #28
 8003144:	46bd      	mov	sp, r7
 8003146:	bd90      	pop	{r4, r7, pc}
 8003148:	20000004 	.word	0x20000004
 800314c:	24924924 	.word	0x24924924
 8003150:	00924924 	.word	0x00924924
 8003154:	12492492 	.word	0x12492492
 8003158:	00492492 	.word	0x00492492
 800315c:	00249249 	.word	0x00249249

08003160 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr

08003178 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x20>
 8003194:	2302      	movs	r3, #2
 8003196:	e0dc      	b.n	8003352 <HAL_ADC_ConfigChannel+0x1da>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b06      	cmp	r3, #6
 80031a6:	d81c      	bhi.n	80031e2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	3b05      	subs	r3, #5
 80031ba:	221f      	movs	r2, #31
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	4019      	ands	r1, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6818      	ldr	r0, [r3, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	3b05      	subs	r3, #5
 80031d4:	fa00 f203 	lsl.w	r2, r0, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	635a      	str	r2, [r3, #52]	; 0x34
 80031e0:	e03c      	b.n	800325c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b0c      	cmp	r3, #12
 80031e8:	d81c      	bhi.n	8003224 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	3b23      	subs	r3, #35	; 0x23
 80031fc:	221f      	movs	r2, #31
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43db      	mvns	r3, r3
 8003204:	4019      	ands	r1, r3
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	3b23      	subs	r3, #35	; 0x23
 8003216:	fa00 f203 	lsl.w	r2, r0, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	631a      	str	r2, [r3, #48]	; 0x30
 8003222:	e01b      	b.n	800325c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	4613      	mov	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	3b41      	subs	r3, #65	; 0x41
 8003236:	221f      	movs	r2, #31
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	4019      	ands	r1, r3
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	3b41      	subs	r3, #65	; 0x41
 8003250:	fa00 f203 	lsl.w	r2, r0, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b09      	cmp	r3, #9
 8003262:	d91c      	bls.n	800329e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68d9      	ldr	r1, [r3, #12]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	4613      	mov	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	4413      	add	r3, r2
 8003274:	3b1e      	subs	r3, #30
 8003276:	2207      	movs	r2, #7
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	4019      	ands	r1, r3
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	6898      	ldr	r0, [r3, #8]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4413      	add	r3, r2
 800328e:	3b1e      	subs	r3, #30
 8003290:	fa00 f203 	lsl.w	r2, r0, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	60da      	str	r2, [r3, #12]
 800329c:	e019      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6919      	ldr	r1, [r3, #16]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	2207      	movs	r2, #7
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	43db      	mvns	r3, r3
 80032b6:	4019      	ands	r1, r3
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	6898      	ldr	r0, [r3, #8]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4613      	mov	r3, r2
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	4413      	add	r3, r2
 80032c6:	fa00 f203 	lsl.w	r2, r0, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2b10      	cmp	r3, #16
 80032d8:	d003      	beq.n	80032e2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032de:	2b11      	cmp	r3, #17
 80032e0:	d132      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a1d      	ldr	r2, [pc, #116]	; (800335c <HAL_ADC_ConfigChannel+0x1e4>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d125      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d126      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003308:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b10      	cmp	r3, #16
 8003310:	d11a      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003312:	4b13      	ldr	r3, [pc, #76]	; (8003360 <HAL_ADC_ConfigChannel+0x1e8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a13      	ldr	r2, [pc, #76]	; (8003364 <HAL_ADC_ConfigChannel+0x1ec>)
 8003318:	fba2 2303 	umull	r2, r3, r2, r3
 800331c:	0c9a      	lsrs	r2, r3, #18
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003328:	e002      	b.n	8003330 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3b01      	subs	r3, #1
 800332e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f9      	bne.n	800332a <HAL_ADC_ConfigChannel+0x1b2>
 8003336:	e007      	b.n	8003348 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333c:	f043 0220 	orr.w	r2, r3, #32
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003350:	7bfb      	ldrb	r3, [r7, #15]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3714      	adds	r7, #20
 8003356:	46bd      	mov	sp, r7
 8003358:	bc80      	pop	{r7}
 800335a:	4770      	bx	lr
 800335c:	40012400 	.word	0x40012400
 8003360:	20000004 	.word	0x20000004
 8003364:	431bde83 	.word	0x431bde83

08003368 <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8003374:	4618      	mov	r0, r3
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
	...

08003380 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b01      	cmp	r3, #1
 800339c:	d039      	beq.n	8003412 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033ae:	4b1b      	ldr	r3, [pc, #108]	; (800341c <ADC_Enable+0x9c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a1b      	ldr	r2, [pc, #108]	; (8003420 <ADC_Enable+0xa0>)
 80033b4:	fba2 2303 	umull	r2, r3, r2, r3
 80033b8:	0c9b      	lsrs	r3, r3, #18
 80033ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033bc:	e002      	b.n	80033c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	3b01      	subs	r3, #1
 80033c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033ca:	f7ff fbf1 	bl	8002bb0 <HAL_GetTick>
 80033ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033d0:	e018      	b.n	8003404 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033d2:	f7ff fbed 	bl	8002bb0 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d911      	bls.n	8003404 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e4:	f043 0210 	orr.w	r2, r3, #16
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	f043 0201 	orr.w	r2, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e007      	b.n	8003414 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d1df      	bne.n	80033d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000004 	.word	0x20000004
 8003420:	431bde83 	.word	0x431bde83

08003424 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b01      	cmp	r3, #1
 800343c:	d127      	bne.n	800348e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0201 	bic.w	r2, r2, #1
 800344c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800344e:	f7ff fbaf 	bl	8002bb0 <HAL_GetTick>
 8003452:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003454:	e014      	b.n	8003480 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003456:	f7ff fbab 	bl	8002bb0 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d90d      	bls.n	8003480 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003468:	f043 0210 	orr.w	r2, r3, #16
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003474:	f043 0201 	orr.w	r2, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e007      	b.n	8003490 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b01      	cmp	r3, #1
 800348c:	d0e3      	beq.n	8003456 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e086      	b.n	80035c4 <HAL_ADCEx_Calibration_Start+0x12c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff ffb0 	bl	8003424 <ADC_ConversionStop_Disable>
 80034c4:	4603      	mov	r3, r0
 80034c6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034c8:	7dfb      	ldrb	r3, [r7, #23]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d175      	bne.n	80035ba <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034d6:	f023 0302 	bic.w	r3, r3, #2
 80034da:	f043 0202 	orr.w	r2, r3, #2
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80034e2:	4b3a      	ldr	r3, [pc, #232]	; (80035cc <HAL_ADCEx_Calibration_Start+0x134>)
 80034e4:	681c      	ldr	r4, [r3, #0]
 80034e6:	2002      	movs	r0, #2
 80034e8:	f002 fce8 	bl	8005ebc <HAL_RCCEx_GetPeriphCLKFreq>
 80034ec:	4603      	mov	r3, r0
 80034ee:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80034f2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80034f4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80034f6:	e002      	b.n	80034fe <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d1f9      	bne.n	80034f8 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff3b 	bl	8003380 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f042 0208 	orr.w	r2, r2, #8
 8003518:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800351a:	f7ff fb49 	bl	8002bb0 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003520:	e014      	b.n	800354c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003522:	f7ff fb45 	bl	8002bb0 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b0a      	cmp	r3, #10
 800352e:	d90d      	bls.n	800354c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003534:	f023 0312 	bic.w	r3, r3, #18
 8003538:	f043 0210 	orr.w	r2, r3, #16
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e03b      	b.n	80035c4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1e3      	bne.n	8003522 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 0204 	orr.w	r2, r2, #4
 8003568:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800356a:	f7ff fb21 	bl	8002bb0 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003570:	e014      	b.n	800359c <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003572:	f7ff fb1d 	bl	8002bb0 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b0a      	cmp	r3, #10
 800357e:	d90d      	bls.n	800359c <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	f023 0312 	bic.w	r3, r3, #18
 8003588:	f043 0210 	orr.w	r2, r3, #16
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e013      	b.n	80035c4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1e3      	bne.n	8003572 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ae:	f023 0303 	bic.w	r3, r3, #3
 80035b2:	f043 0201 	orr.w	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80035c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	371c      	adds	r7, #28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd90      	pop	{r4, r7, pc}
 80035cc:	20000004 	.word	0x20000004

080035d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035e0:	4b0c      	ldr	r3, [pc, #48]	; (8003614 <__NVIC_SetPriorityGrouping+0x44>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035ec:	4013      	ands	r3, r2
 80035ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003602:	4a04      	ldr	r2, [pc, #16]	; (8003614 <__NVIC_SetPriorityGrouping+0x44>)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	60d3      	str	r3, [r2, #12]
}
 8003608:	bf00      	nop
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	e000ed00 	.word	0xe000ed00

08003618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800361c:	4b04      	ldr	r3, [pc, #16]	; (8003630 <__NVIC_GetPriorityGrouping+0x18>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	0a1b      	lsrs	r3, r3, #8
 8003622:	f003 0307 	and.w	r3, r3, #7
}
 8003626:	4618      	mov	r0, r3
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	e000ed00 	.word	0xe000ed00

08003634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	4603      	mov	r3, r0
 800363c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003642:	2b00      	cmp	r3, #0
 8003644:	db0b      	blt.n	800365e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	f003 021f 	and.w	r2, r3, #31
 800364c:	4906      	ldr	r1, [pc, #24]	; (8003668 <__NVIC_EnableIRQ+0x34>)
 800364e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003652:	095b      	lsrs	r3, r3, #5
 8003654:	2001      	movs	r0, #1
 8003656:	fa00 f202 	lsl.w	r2, r0, r2
 800365a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	bc80      	pop	{r7}
 8003666:	4770      	bx	lr
 8003668:	e000e100 	.word	0xe000e100

0800366c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	db0a      	blt.n	8003696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	490c      	ldr	r1, [pc, #48]	; (80036b8 <__NVIC_SetPriority+0x4c>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	440b      	add	r3, r1
 8003690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003694:	e00a      	b.n	80036ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4908      	ldr	r1, [pc, #32]	; (80036bc <__NVIC_SetPriority+0x50>)
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3b04      	subs	r3, #4
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	440b      	add	r3, r1
 80036aa:	761a      	strb	r2, [r3, #24]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	e000e100 	.word	0xe000e100
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f1c3 0307 	rsb	r3, r3, #7
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf28      	it	cs
 80036de:	2304      	movcs	r3, #4
 80036e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d902      	bls.n	80036f0 <NVIC_EncodePriority+0x30>
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3b03      	subs	r3, #3
 80036ee:	e000      	b.n	80036f2 <NVIC_EncodePriority+0x32>
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	401a      	ands	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003708:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003718:	4313      	orrs	r3, r2
         );
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	; 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3b01      	subs	r3, #1
 8003730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003734:	d301      	bcc.n	800373a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003736:	2301      	movs	r3, #1
 8003738:	e00f      	b.n	800375a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800373a:	4a0a      	ldr	r2, [pc, #40]	; (8003764 <SysTick_Config+0x40>)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3b01      	subs	r3, #1
 8003740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003742:	210f      	movs	r1, #15
 8003744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003748:	f7ff ff90 	bl	800366c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <SysTick_Config+0x40>)
 800374e:	2200      	movs	r2, #0
 8003750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003752:	4b04      	ldr	r3, [pc, #16]	; (8003764 <SysTick_Config+0x40>)
 8003754:	2207      	movs	r2, #7
 8003756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	e000e010 	.word	0xe000e010

08003768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7ff ff2d 	bl	80035d0 <__NVIC_SetPriorityGrouping>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800377e:	b580      	push	{r7, lr}
 8003780:	b086      	sub	sp, #24
 8003782:	af00      	add	r7, sp, #0
 8003784:	4603      	mov	r3, r0
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003790:	f7ff ff42 	bl	8003618 <__NVIC_GetPriorityGrouping>
 8003794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	6978      	ldr	r0, [r7, #20]
 800379c:	f7ff ff90 	bl	80036c0 <NVIC_EncodePriority>
 80037a0:	4602      	mov	r2, r0
 80037a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff5f 	bl	800366c <__NVIC_SetPriority>
}
 80037ae:	bf00      	nop
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff ff35 	bl	8003634 <__NVIC_EnableIRQ>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff ffa2 	bl	8003724 <SysTick_Config>
 80037e0:	4603      	mov	r3, r0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f4:	2300      	movs	r3, #0
 80037f6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d005      	beq.n	800380e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2204      	movs	r2, #4
 8003806:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e051      	b.n	80038b2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 020e 	bic.w	r2, r2, #14
 800381c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0201 	bic.w	r2, r2, #1
 800382c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a22      	ldr	r2, [pc, #136]	; (80038bc <HAL_DMA_Abort_IT+0xd0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d029      	beq.n	800388c <HAL_DMA_Abort_IT+0xa0>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a20      	ldr	r2, [pc, #128]	; (80038c0 <HAL_DMA_Abort_IT+0xd4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d022      	beq.n	8003888 <HAL_DMA_Abort_IT+0x9c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1f      	ldr	r2, [pc, #124]	; (80038c4 <HAL_DMA_Abort_IT+0xd8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d01a      	beq.n	8003882 <HAL_DMA_Abort_IT+0x96>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a1d      	ldr	r2, [pc, #116]	; (80038c8 <HAL_DMA_Abort_IT+0xdc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d012      	beq.n	800387c <HAL_DMA_Abort_IT+0x90>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <HAL_DMA_Abort_IT+0xe0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d00a      	beq.n	8003876 <HAL_DMA_Abort_IT+0x8a>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a1a      	ldr	r2, [pc, #104]	; (80038d0 <HAL_DMA_Abort_IT+0xe4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d102      	bne.n	8003870 <HAL_DMA_Abort_IT+0x84>
 800386a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800386e:	e00e      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 8003870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003874:	e00b      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 8003876:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800387a:	e008      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 800387c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003880:	e005      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 8003882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003886:	e002      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 8003888:	2310      	movs	r3, #16
 800388a:	e000      	b.n	800388e <HAL_DMA_Abort_IT+0xa2>
 800388c:	2301      	movs	r3, #1
 800388e:	4a11      	ldr	r2, [pc, #68]	; (80038d4 <HAL_DMA_Abort_IT+0xe8>)
 8003890:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	4798      	blx	r3
    } 
  }
  return status;
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40020008 	.word	0x40020008
 80038c0:	4002001c 	.word	0x4002001c
 80038c4:	40020030 	.word	0x40020030
 80038c8:	40020044 	.word	0x40020044
 80038cc:	40020058 	.word	0x40020058
 80038d0:	4002006c 	.word	0x4002006c
 80038d4:	40020000 	.word	0x40020000

080038d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d8:	b480      	push	{r7}
 80038da:	b08b      	sub	sp, #44	; 0x2c
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038e2:	2300      	movs	r3, #0
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038e6:	2300      	movs	r3, #0
 80038e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038ea:	e127      	b.n	8003b3c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038ec:	2201      	movs	r2, #1
 80038ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	429a      	cmp	r2, r3
 8003906:	f040 8116 	bne.w	8003b36 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	2b12      	cmp	r3, #18
 8003910:	d034      	beq.n	800397c <HAL_GPIO_Init+0xa4>
 8003912:	2b12      	cmp	r3, #18
 8003914:	d80d      	bhi.n	8003932 <HAL_GPIO_Init+0x5a>
 8003916:	2b02      	cmp	r3, #2
 8003918:	d02b      	beq.n	8003972 <HAL_GPIO_Init+0x9a>
 800391a:	2b02      	cmp	r3, #2
 800391c:	d804      	bhi.n	8003928 <HAL_GPIO_Init+0x50>
 800391e:	2b00      	cmp	r3, #0
 8003920:	d031      	beq.n	8003986 <HAL_GPIO_Init+0xae>
 8003922:	2b01      	cmp	r3, #1
 8003924:	d01c      	beq.n	8003960 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003926:	e048      	b.n	80039ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003928:	2b03      	cmp	r3, #3
 800392a:	d043      	beq.n	80039b4 <HAL_GPIO_Init+0xdc>
 800392c:	2b11      	cmp	r3, #17
 800392e:	d01b      	beq.n	8003968 <HAL_GPIO_Init+0x90>
          break;
 8003930:	e043      	b.n	80039ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003932:	4a89      	ldr	r2, [pc, #548]	; (8003b58 <HAL_GPIO_Init+0x280>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d026      	beq.n	8003986 <HAL_GPIO_Init+0xae>
 8003938:	4a87      	ldr	r2, [pc, #540]	; (8003b58 <HAL_GPIO_Init+0x280>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d806      	bhi.n	800394c <HAL_GPIO_Init+0x74>
 800393e:	4a87      	ldr	r2, [pc, #540]	; (8003b5c <HAL_GPIO_Init+0x284>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d020      	beq.n	8003986 <HAL_GPIO_Init+0xae>
 8003944:	4a86      	ldr	r2, [pc, #536]	; (8003b60 <HAL_GPIO_Init+0x288>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d01d      	beq.n	8003986 <HAL_GPIO_Init+0xae>
          break;
 800394a:	e036      	b.n	80039ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800394c:	4a85      	ldr	r2, [pc, #532]	; (8003b64 <HAL_GPIO_Init+0x28c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d019      	beq.n	8003986 <HAL_GPIO_Init+0xae>
 8003952:	4a85      	ldr	r2, [pc, #532]	; (8003b68 <HAL_GPIO_Init+0x290>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d016      	beq.n	8003986 <HAL_GPIO_Init+0xae>
 8003958:	4a84      	ldr	r2, [pc, #528]	; (8003b6c <HAL_GPIO_Init+0x294>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_Init+0xae>
          break;
 800395e:	e02c      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	623b      	str	r3, [r7, #32]
          break;
 8003966:	e028      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	3304      	adds	r3, #4
 800396e:	623b      	str	r3, [r7, #32]
          break;
 8003970:	e023      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	3308      	adds	r3, #8
 8003978:	623b      	str	r3, [r7, #32]
          break;
 800397a:	e01e      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	330c      	adds	r3, #12
 8003982:	623b      	str	r3, [r7, #32]
          break;
 8003984:	e019      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d102      	bne.n	8003994 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800398e:	2304      	movs	r3, #4
 8003990:	623b      	str	r3, [r7, #32]
          break;
 8003992:	e012      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d105      	bne.n	80039a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800399c:	2308      	movs	r3, #8
 800399e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69fa      	ldr	r2, [r7, #28]
 80039a4:	611a      	str	r2, [r3, #16]
          break;
 80039a6:	e008      	b.n	80039ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039a8:	2308      	movs	r3, #8
 80039aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69fa      	ldr	r2, [r7, #28]
 80039b0:	615a      	str	r2, [r3, #20]
          break;
 80039b2:	e002      	b.n	80039ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039b4:	2300      	movs	r3, #0
 80039b6:	623b      	str	r3, [r7, #32]
          break;
 80039b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	2bff      	cmp	r3, #255	; 0xff
 80039be:	d801      	bhi.n	80039c4 <HAL_GPIO_Init+0xec>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	e001      	b.n	80039c8 <HAL_GPIO_Init+0xf0>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3304      	adds	r3, #4
 80039c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	2bff      	cmp	r3, #255	; 0xff
 80039ce:	d802      	bhi.n	80039d6 <HAL_GPIO_Init+0xfe>
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	e002      	b.n	80039dc <HAL_GPIO_Init+0x104>
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	3b08      	subs	r3, #8
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	210f      	movs	r1, #15
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	401a      	ands	r2, r3
 80039ee:	6a39      	ldr	r1, [r7, #32]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	431a      	orrs	r2, r3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f000 8096 	beq.w	8003b36 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a0a:	4b59      	ldr	r3, [pc, #356]	; (8003b70 <HAL_GPIO_Init+0x298>)
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	4a58      	ldr	r2, [pc, #352]	; (8003b70 <HAL_GPIO_Init+0x298>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6193      	str	r3, [r2, #24]
 8003a16:	4b56      	ldr	r3, [pc, #344]	; (8003b70 <HAL_GPIO_Init+0x298>)
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a22:	4a54      	ldr	r2, [pc, #336]	; (8003b74 <HAL_GPIO_Init+0x29c>)
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	089b      	lsrs	r3, r3, #2
 8003a28:	3302      	adds	r3, #2
 8003a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	220f      	movs	r2, #15
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4013      	ands	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a4b      	ldr	r2, [pc, #300]	; (8003b78 <HAL_GPIO_Init+0x2a0>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d013      	beq.n	8003a76 <HAL_GPIO_Init+0x19e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a4a      	ldr	r2, [pc, #296]	; (8003b7c <HAL_GPIO_Init+0x2a4>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d00d      	beq.n	8003a72 <HAL_GPIO_Init+0x19a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a49      	ldr	r2, [pc, #292]	; (8003b80 <HAL_GPIO_Init+0x2a8>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d007      	beq.n	8003a6e <HAL_GPIO_Init+0x196>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a48      	ldr	r2, [pc, #288]	; (8003b84 <HAL_GPIO_Init+0x2ac>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d101      	bne.n	8003a6a <HAL_GPIO_Init+0x192>
 8003a66:	2303      	movs	r3, #3
 8003a68:	e006      	b.n	8003a78 <HAL_GPIO_Init+0x1a0>
 8003a6a:	2304      	movs	r3, #4
 8003a6c:	e004      	b.n	8003a78 <HAL_GPIO_Init+0x1a0>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	e002      	b.n	8003a78 <HAL_GPIO_Init+0x1a0>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <HAL_GPIO_Init+0x1a0>
 8003a76:	2300      	movs	r3, #0
 8003a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a7a:	f002 0203 	and.w	r2, r2, #3
 8003a7e:	0092      	lsls	r2, r2, #2
 8003a80:	4093      	lsls	r3, r2
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a88:	493a      	ldr	r1, [pc, #232]	; (8003b74 <HAL_GPIO_Init+0x29c>)
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8c:	089b      	lsrs	r3, r3, #2
 8003a8e:	3302      	adds	r3, #2
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d006      	beq.n	8003ab0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003aa2:	4b39      	ldr	r3, [pc, #228]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	4938      	ldr	r1, [pc, #224]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	600b      	str	r3, [r1, #0]
 8003aae:	e006      	b.n	8003abe <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ab0:	4b35      	ldr	r3, [pc, #212]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	4933      	ldr	r1, [pc, #204]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d006      	beq.n	8003ad8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003aca:	4b2f      	ldr	r3, [pc, #188]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	492e      	ldr	r1, [pc, #184]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	604b      	str	r3, [r1, #4]
 8003ad6:	e006      	b.n	8003ae6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ad8:	4b2b      	ldr	r3, [pc, #172]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	4929      	ldr	r1, [pc, #164]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d006      	beq.n	8003b00 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003af2:	4b25      	ldr	r3, [pc, #148]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	4924      	ldr	r1, [pc, #144]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	608b      	str	r3, [r1, #8]
 8003afe:	e006      	b.n	8003b0e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b00:	4b21      	ldr	r3, [pc, #132]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	43db      	mvns	r3, r3
 8003b08:	491f      	ldr	r1, [pc, #124]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d006      	beq.n	8003b28 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b1a:	4b1b      	ldr	r3, [pc, #108]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	491a      	ldr	r1, [pc, #104]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60cb      	str	r3, [r1, #12]
 8003b26:	e006      	b.n	8003b36 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b28:	4b17      	ldr	r3, [pc, #92]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b2a:	68da      	ldr	r2, [r3, #12]
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	4915      	ldr	r1, [pc, #84]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	3301      	adds	r3, #1
 8003b3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	fa22 f303 	lsr.w	r3, r2, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f47f aed0 	bne.w	80038ec <HAL_GPIO_Init+0x14>
  }
}
 8003b4c:	bf00      	nop
 8003b4e:	372c      	adds	r7, #44	; 0x2c
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	10210000 	.word	0x10210000
 8003b5c:	10110000 	.word	0x10110000
 8003b60:	10120000 	.word	0x10120000
 8003b64:	10310000 	.word	0x10310000
 8003b68:	10320000 	.word	0x10320000
 8003b6c:	10220000 	.word	0x10220000
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40010000 	.word	0x40010000
 8003b78:	40010800 	.word	0x40010800
 8003b7c:	40010c00 	.word	0x40010c00
 8003b80:	40011000 	.word	0x40011000
 8003b84:	40011400 	.word	0x40011400
 8003b88:	40010400 	.word	0x40010400

08003b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	887b      	ldrh	r3, [r7, #2]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
 8003ba8:	e001      	b.n	8003bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003baa:	2300      	movs	r3, #0
 8003bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	807b      	strh	r3, [r7, #2]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bca:	787b      	ldrb	r3, [r7, #1]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bd0:	887a      	ldrh	r2, [r7, #2]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bd6:	e003      	b.n	8003be0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bd8:	887b      	ldrh	r3, [r7, #2]
 8003bda:	041a      	lsls	r2, r3, #16
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	611a      	str	r2, [r3, #16]
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e11f      	b.n	8003e3e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fe f852 	bl	8001cbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2224      	movs	r2, #36	; 0x24
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c50:	f002 f838 	bl	8005cc4 <HAL_RCC_GetPCLK1Freq>
 8003c54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	4a7b      	ldr	r2, [pc, #492]	; (8003e48 <HAL_I2C_Init+0x25c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d807      	bhi.n	8003c70 <HAL_I2C_Init+0x84>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4a7a      	ldr	r2, [pc, #488]	; (8003e4c <HAL_I2C_Init+0x260>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	bf94      	ite	ls
 8003c68:	2301      	movls	r3, #1
 8003c6a:	2300      	movhi	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	e006      	b.n	8003c7e <HAL_I2C_Init+0x92>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4a77      	ldr	r2, [pc, #476]	; (8003e50 <HAL_I2C_Init+0x264>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	bf94      	ite	ls
 8003c78:	2301      	movls	r3, #1
 8003c7a:	2300      	movhi	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e0db      	b.n	8003e3e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4a72      	ldr	r2, [pc, #456]	; (8003e54 <HAL_I2C_Init+0x268>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0c9b      	lsrs	r3, r3, #18
 8003c90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	4a64      	ldr	r2, [pc, #400]	; (8003e48 <HAL_I2C_Init+0x25c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d802      	bhi.n	8003cc0 <HAL_I2C_Init+0xd4>
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	e009      	b.n	8003cd4 <HAL_I2C_Init+0xe8>
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cc6:	fb02 f303 	mul.w	r3, r2, r3
 8003cca:	4a63      	ldr	r2, [pc, #396]	; (8003e58 <HAL_I2C_Init+0x26c>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	099b      	lsrs	r3, r3, #6
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ce6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4956      	ldr	r1, [pc, #344]	; (8003e48 <HAL_I2C_Init+0x25c>)
 8003cf0:	428b      	cmp	r3, r1
 8003cf2:	d80d      	bhi.n	8003d10 <HAL_I2C_Init+0x124>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1e59      	subs	r1, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d02:	3301      	adds	r3, #1
 8003d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	bf38      	it	cc
 8003d0c:	2304      	movcc	r3, #4
 8003d0e:	e04f      	b.n	8003db0 <HAL_I2C_Init+0x1c4>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d111      	bne.n	8003d3c <HAL_I2C_Init+0x150>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e58      	subs	r0, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	440b      	add	r3, r1
 8003d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	bf0c      	ite	eq
 8003d34:	2301      	moveq	r3, #1
 8003d36:	2300      	movne	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	e012      	b.n	8003d62 <HAL_I2C_Init+0x176>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	1e58      	subs	r0, r3, #1
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	460b      	mov	r3, r1
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	440b      	add	r3, r1
 8003d4a:	0099      	lsls	r1, r3, #2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	bf0c      	ite	eq
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2300      	movne	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <HAL_I2C_Init+0x17e>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e022      	b.n	8003db0 <HAL_I2C_Init+0x1c4>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10e      	bne.n	8003d90 <HAL_I2C_Init+0x1a4>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	1e58      	subs	r0, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6859      	ldr	r1, [r3, #4]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	440b      	add	r3, r1
 8003d80:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d8e:	e00f      	b.n	8003db0 <HAL_I2C_Init+0x1c4>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	1e58      	subs	r0, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	0099      	lsls	r1, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	6809      	ldr	r1, [r1, #0]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69da      	ldr	r2, [r3, #28]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6911      	ldr	r1, [r2, #16]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	68d2      	ldr	r2, [r2, #12]
 8003dea:	4311      	orrs	r1, r2
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6812      	ldr	r2, [r2, #0]
 8003df0:	430b      	orrs	r3, r1
 8003df2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695a      	ldr	r2, [r3, #20]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	000186a0 	.word	0x000186a0
 8003e4c:	001e847f 	.word	0x001e847f
 8003e50:	003d08ff 	.word	0x003d08ff
 8003e54:	431bde83 	.word	0x431bde83
 8003e58:	10624dd3 	.word	0x10624dd3

08003e5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	817b      	strh	r3, [r7, #10]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e70:	f7fe fe9e 	bl	8002bb0 <HAL_GetTick>
 8003e74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b20      	cmp	r3, #32
 8003e80:	f040 80e0 	bne.w	8004044 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	2319      	movs	r3, #25
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	4970      	ldr	r1, [pc, #448]	; (8004050 <HAL_I2C_Master_Transmit+0x1f4>)
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f001 f966 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e0d3      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_I2C_Master_Transmit+0x50>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e0cc      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d007      	beq.n	8003ed2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f042 0201 	orr.w	r2, r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ee0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2221      	movs	r2, #33	; 0x21
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2210      	movs	r2, #16
 8003eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	893a      	ldrh	r2, [r7, #8]
 8003f02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a50      	ldr	r2, [pc, #320]	; (8004054 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f12:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f14:	8979      	ldrh	r1, [r7, #10]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	6a3a      	ldr	r2, [r7, #32]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 fe52 	bl	8004bc4 <I2C_MasterRequestWrite>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e08d      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	613b      	str	r3, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	613b      	str	r3, [r7, #16]
 8003f3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f40:	e066      	b.n	8004010 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	6a39      	ldr	r1, [r7, #32]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f001 f9e0 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00d      	beq.n	8003f6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d107      	bne.n	8003f6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e06b      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	781a      	ldrb	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	f003 0304 	and.w	r3, r3, #4
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d11b      	bne.n	8003fe4 <HAL_I2C_Master_Transmit+0x188>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d017      	beq.n	8003fe4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	781a      	ldrb	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	6a39      	ldr	r1, [r7, #32]
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f001 f9d0 	bl	800538e <I2C_WaitOnBTFFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00d      	beq.n	8004010 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d107      	bne.n	800400c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800400a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e01a      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004014:	2b00      	cmp	r3, #0
 8004016:	d194      	bne.n	8003f42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004026:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e000      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	00100002 	.word	0x00100002
 8004054:	ffff0000 	.word	0xffff0000

08004058 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b08c      	sub	sp, #48	; 0x30
 800405c:	af02      	add	r7, sp, #8
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	607a      	str	r2, [r7, #4]
 8004062:	461a      	mov	r2, r3
 8004064:	460b      	mov	r3, r1
 8004066:	817b      	strh	r3, [r7, #10]
 8004068:	4613      	mov	r3, r2
 800406a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004070:	f7fe fd9e 	bl	8002bb0 <HAL_GetTick>
 8004074:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b20      	cmp	r3, #32
 8004080:	f040 8238 	bne.w	80044f4 <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	2319      	movs	r3, #25
 800408a:	2201      	movs	r2, #1
 800408c:	497e      	ldr	r1, [pc, #504]	; (8004288 <HAL_I2C_Master_Receive+0x230>)
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f001 f866 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800409a:	2302      	movs	r3, #2
 800409c:	e22b      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_I2C_Master_Receive+0x54>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e224      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d007      	beq.n	80040d2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2222      	movs	r2, #34	; 0x22
 80040e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2210      	movs	r2, #16
 80040ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	893a      	ldrh	r2, [r7, #8]
 8004102:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004108:	b29a      	uxth	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4a5e      	ldr	r2, [pc, #376]	; (800428c <HAL_I2C_Master_Receive+0x234>)
 8004112:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004114:	8979      	ldrh	r1, [r7, #10]
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fdd4 	bl	8004cc8 <I2C_MasterRequestRead>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e1e5      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800412e:	2b00      	cmp	r3, #0
 8004130:	d113      	bne.n	800415a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	61fb      	str	r3, [r7, #28]
 8004146:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e1b9      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415e:	2b01      	cmp	r3, #1
 8004160:	d11d      	bne.n	800419e <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004170:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004172:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004174:	2300      	movs	r3, #0
 8004176:	61bb      	str	r3, [r7, #24]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004198:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800419a:	b662      	cpsie	i
 800419c:	e197      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d11d      	bne.n	80041e2 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041b4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80041b6:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80041de:	b662      	cpsie	i
 80041e0:	e175      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	613b      	str	r3, [r7, #16]
 8004206:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004208:	e161      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800420e:	2b03      	cmp	r3, #3
 8004210:	f200 811a 	bhi.w	8004448 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004218:	2b01      	cmp	r3, #1
 800421a:	d123      	bne.n	8004264 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800421c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800421e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f001 f8f5 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e162      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	691a      	ldr	r2, [r3, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424c:	3b01      	subs	r3, #1
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b01      	subs	r3, #1
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004262:	e134      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004268:	2b02      	cmp	r3, #2
 800426a:	d150      	bne.n	800430e <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004272:	2200      	movs	r2, #0
 8004274:	4906      	ldr	r1, [pc, #24]	; (8004290 <HAL_I2C_Master_Receive+0x238>)
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 ff72 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d008      	beq.n	8004294 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e137      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
 8004286:	bf00      	nop
 8004288:	00100002 	.word	0x00100002
 800428c:	ffff0000 	.word	0xffff0000
 8004290:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004294:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042a4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	b2d2      	uxtb	r2, r2
 80042b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c2:	3b01      	subs	r3, #1
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80042d8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	691a      	ldr	r2, [r3, #16]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e4:	b2d2      	uxtb	r2, r2
 80042e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	1c5a      	adds	r2, r3, #1
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800430c:	e0df      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800430e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004310:	9300      	str	r3, [sp, #0]
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	2200      	movs	r2, #0
 8004316:	497a      	ldr	r1, [pc, #488]	; (8004500 <HAL_I2C_Master_Receive+0x4a8>)
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 ff21 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e0e6      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004336:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004338:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434c:	1c5a      	adds	r2, r3, #1
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004356:	3b01      	subs	r3, #1
 8004358:	b29a      	uxth	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004362:	b29b      	uxth	r3, r3
 8004364:	3b01      	subs	r3, #1
 8004366:	b29a      	uxth	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800436c:	4b65      	ldr	r3, [pc, #404]	; (8004504 <HAL_I2C_Master_Receive+0x4ac>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	08db      	lsrs	r3, r3, #3
 8004372:	4a65      	ldr	r2, [pc, #404]	; (8004508 <HAL_I2C_Master_Receive+0x4b0>)
 8004374:	fba2 2303 	umull	r2, r3, r2, r3
 8004378:	0a1a      	lsrs	r2, r3, #8
 800437a:	4613      	mov	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	00da      	lsls	r2, r3, #3
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004386:	6a3b      	ldr	r3, [r7, #32]
 8004388:	3b01      	subs	r3, #1
 800438a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d117      	bne.n	80043c2 <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	f043 0220 	orr.w	r2, r3, #32
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80043b4:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e099      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d1da      	bne.n	8004386 <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691a      	ldr	r2, [r3, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004412:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	691a      	ldr	r2, [r3, #16]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800443c:	b29b      	uxth	r3, r3
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004446:	e042      	b.n	80044ce <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 ffdf 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e04c      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	b2d2      	uxtb	r2, r2
 8004468:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004478:	3b01      	subs	r3, #1
 800447a:	b29a      	uxth	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b04      	cmp	r3, #4
 800449a:	d118      	bne.n	80044ce <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	1c5a      	adds	r2, r3, #1
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f47f ae99 	bne.w	800420a <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044f0:	2300      	movs	r3, #0
 80044f2:	e000      	b.n	80044f6 <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 80044f4:	2302      	movs	r3, #2
  }
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3728      	adds	r7, #40	; 0x28
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	00010004 	.word	0x00010004
 8004504:	20000004 	.word	0x20000004
 8004508:	14f8b589 	.word	0x14f8b589

0800450c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af02      	add	r7, sp, #8
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	4608      	mov	r0, r1
 8004516:	4611      	mov	r1, r2
 8004518:	461a      	mov	r2, r3
 800451a:	4603      	mov	r3, r0
 800451c:	817b      	strh	r3, [r7, #10]
 800451e:	460b      	mov	r3, r1
 8004520:	813b      	strh	r3, [r7, #8]
 8004522:	4613      	mov	r3, r2
 8004524:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004526:	f7fe fb43 	bl	8002bb0 <HAL_GetTick>
 800452a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b20      	cmp	r3, #32
 8004536:	f040 80d9 	bne.w	80046ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	2319      	movs	r3, #25
 8004540:	2201      	movs	r2, #1
 8004542:	496d      	ldr	r1, [pc, #436]	; (80046f8 <HAL_I2C_Mem_Write+0x1ec>)
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 fe0b 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004550:	2302      	movs	r3, #2
 8004552:	e0cc      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_I2C_Mem_Write+0x56>
 800455e:	2302      	movs	r3, #2
 8004560:	e0c5      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b01      	cmp	r3, #1
 8004576:	d007      	beq.n	8004588 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f042 0201 	orr.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004596:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2221      	movs	r2, #33	; 0x21
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2240      	movs	r2, #64	; 0x40
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6a3a      	ldr	r2, [r7, #32]
 80045b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4a4d      	ldr	r2, [pc, #308]	; (80046fc <HAL_I2C_Mem_Write+0x1f0>)
 80045c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045ca:	88f8      	ldrh	r0, [r7, #6]
 80045cc:	893a      	ldrh	r2, [r7, #8]
 80045ce:	8979      	ldrh	r1, [r7, #10]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	9301      	str	r3, [sp, #4]
 80045d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	4603      	mov	r3, r0
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fc42 	bl	8004e64 <I2C_RequestMemoryWrite>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d052      	beq.n	800468c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e081      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 fe8c 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00d      	beq.n	8004616 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d107      	bne.n	8004612 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004610:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e06b      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004626:	1c5a      	adds	r2, r3, #1
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800463c:	b29b      	uxth	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b04      	cmp	r3, #4
 8004652:	d11b      	bne.n	800468c <HAL_I2C_Mem_Write+0x180>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004658:	2b00      	cmp	r3, #0
 800465a:	d017      	beq.n	800468c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	781a      	ldrb	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	1c5a      	adds	r2, r3, #1
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004676:	3b01      	subs	r3, #1
 8004678:	b29a      	uxth	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1aa      	bne.n	80045ea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fe78 	bl	800538e <I2C_WaitOnBTFFlagUntilTimeout>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00d      	beq.n	80046c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	2b04      	cmp	r3, #4
 80046aa:	d107      	bne.n	80046bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e016      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2220      	movs	r2, #32
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	e000      	b.n	80046ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80046ec:	2302      	movs	r3, #2
  }
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3718      	adds	r7, #24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	00100002 	.word	0x00100002
 80046fc:	ffff0000 	.word	0xffff0000

08004700 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08c      	sub	sp, #48	; 0x30
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800471e:	f7fe fa47 	bl	8002bb0 <HAL_GetTick>
 8004722:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b20      	cmp	r3, #32
 800472e:	f040 823d 	bne.w	8004bac <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	2319      	movs	r3, #25
 8004738:	2201      	movs	r2, #1
 800473a:	4981      	ldr	r1, [pc, #516]	; (8004940 <HAL_I2C_Mem_Read+0x240>)
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 fd0f 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d001      	beq.n	800474c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
 800474a:	e230      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004752:	2b01      	cmp	r3, #1
 8004754:	d101      	bne.n	800475a <HAL_I2C_Mem_Read+0x5a>
 8004756:	2302      	movs	r3, #2
 8004758:	e229      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b01      	cmp	r3, #1
 800476e:	d007      	beq.n	8004780 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0201 	orr.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800478e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2222      	movs	r2, #34	; 0x22
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2240      	movs	r2, #64	; 0x40
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80047b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4a61      	ldr	r2, [pc, #388]	; (8004944 <HAL_I2C_Mem_Read+0x244>)
 80047c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047c2:	88f8      	ldrh	r0, [r7, #6]
 80047c4:	893a      	ldrh	r2, [r7, #8]
 80047c6:	8979      	ldrh	r1, [r7, #10]
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	9301      	str	r3, [sp, #4]
 80047cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	4603      	mov	r3, r0
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 fbdc 	bl	8004f90 <I2C_RequestMemoryRead>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e1e5      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d113      	bne.n	8004812 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	61fb      	str	r3, [r7, #28]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	61fb      	str	r3, [r7, #28]
 80047fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	e1b9      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004816:	2b01      	cmp	r3, #1
 8004818:	d11d      	bne.n	8004856 <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004828:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800482a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800482c:	2300      	movs	r3, #0
 800482e:	61bb      	str	r3, [r7, #24]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	61bb      	str	r3, [r7, #24]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	61bb      	str	r3, [r7, #24]
 8004840:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004850:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004852:	b662      	cpsie	i
 8004854:	e197      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800485a:	2b02      	cmp	r3, #2
 800485c:	d11d      	bne.n	800489a <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800486c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800486e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004870:	2300      	movs	r3, #0
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004894:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004896:	b662      	cpsie	i
 8004898:	e175      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048a8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048aa:	2300      	movs	r3, #0
 80048ac:	613b      	str	r3, [r7, #16]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	613b      	str	r3, [r7, #16]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	613b      	str	r3, [r7, #16]
 80048be:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80048c0:	e161      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	f200 811a 	bhi.w	8004b00 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d123      	bne.n	800491c <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 fd99 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e162      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	855a      	strh	r2, [r3, #42]	; 0x2a
 800491a:	e134      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004920:	2b02      	cmp	r3, #2
 8004922:	d150      	bne.n	80049c6 <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492a:	2200      	movs	r2, #0
 800492c:	4906      	ldr	r1, [pc, #24]	; (8004948 <HAL_I2C_Mem_Read+0x248>)
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fc16 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e137      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
 800493e:	bf00      	nop
 8004940:	00100002 	.word	0x00100002
 8004944:	ffff0000 	.word	0xffff0000
 8004948:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800494c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	691a      	ldr	r2, [r3, #16]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004990:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	691a      	ldr	r2, [r3, #16]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049c4:	e0df      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049cc:	2200      	movs	r2, #0
 80049ce:	497a      	ldr	r1, [pc, #488]	; (8004bb8 <HAL_I2C_Mem_Read+0x4b8>)
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 fbc5 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e0e6      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80049f0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	b2d2      	uxtb	r2, r2
 80049fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	1c5a      	adds	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a24:	4b65      	ldr	r3, [pc, #404]	; (8004bbc <HAL_I2C_Mem_Read+0x4bc>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	08db      	lsrs	r3, r3, #3
 8004a2a:	4a65      	ldr	r2, [pc, #404]	; (8004bc0 <HAL_I2C_Mem_Read+0x4c0>)
 8004a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a30:	0a1a      	lsrs	r2, r3, #8
 8004a32:	4613      	mov	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	00da      	lsls	r2, r3, #3
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	3b01      	subs	r3, #1
 8004a42:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d117      	bne.n	8004a7a <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	f043 0220 	orr.w	r2, r3, #32
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004a6c:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e099      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d1da      	bne.n	8004a3e <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aca:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691a      	ldr	r2, [r3, #16]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad6:	b2d2      	uxtb	r2, r2
 8004ad8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	1c5a      	adds	r2, r3, #1
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004afe:	e042      	b.n	8004b86 <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fc83 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e04c      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	691a      	ldr	r2, [r3, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b30:	3b01      	subs	r3, #1
 8004b32:	b29a      	uxth	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d118      	bne.n	8004b86 <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	691a      	ldr	r2, [r3, #16]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b70:	3b01      	subs	r3, #1
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f47f ae99 	bne.w	80048c2 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	e000      	b.n	8004bae <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8004bac:	2302      	movs	r3, #2
  }
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3728      	adds	r7, #40	; 0x28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	00010004 	.word	0x00010004
 8004bbc:	20000004 	.word	0x20000004
 8004bc0:	14f8b589 	.word	0x14f8b589

08004bc4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b088      	sub	sp, #32
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	607a      	str	r2, [r7, #4]
 8004bce:	603b      	str	r3, [r7, #0]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d006      	beq.n	8004bee <I2C_MasterRequestWrite+0x2a>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d003      	beq.n	8004bee <I2C_MasterRequestWrite+0x2a>
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004bec:	d108      	bne.n	8004c00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e00b      	b.n	8004c18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c04:	2b12      	cmp	r3, #18
 8004c06:	d107      	bne.n	8004c18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	9300      	str	r3, [sp, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 fa9b 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00d      	beq.n	8004c4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c3e:	d103      	bne.n	8004c48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e035      	b.n	8004cb8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c54:	d108      	bne.n	8004c68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c56:	897b      	ldrh	r3, [r7, #10]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c64:	611a      	str	r2, [r3, #16]
 8004c66:	e01b      	b.n	8004ca0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c68:	897b      	ldrh	r3, [r7, #10]
 8004c6a:	11db      	asrs	r3, r3, #7
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	f003 0306 	and.w	r3, r3, #6
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	f063 030f 	orn	r3, r3, #15
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	490e      	ldr	r1, [pc, #56]	; (8004cc0 <I2C_MasterRequestWrite+0xfc>)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 fac1 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e010      	b.n	8004cb8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c96:	897b      	ldrh	r3, [r7, #10]
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	4907      	ldr	r1, [pc, #28]	; (8004cc4 <I2C_MasterRequestWrite+0x100>)
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fab1 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3718      	adds	r7, #24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	00010008 	.word	0x00010008
 8004cc4:	00010002 	.word	0x00010002

08004cc8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b088      	sub	sp, #32
 8004ccc:	af02      	add	r7, sp, #8
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	607a      	str	r2, [r7, #4]
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004cec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d006      	beq.n	8004d02 <I2C_MasterRequestRead+0x3a>
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d003      	beq.n	8004d02 <I2C_MasterRequestRead+0x3a>
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d00:	d108      	bne.n	8004d14 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	e00b      	b.n	8004d2c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	2b11      	cmp	r3, #17
 8004d1a:	d107      	bne.n	8004d2c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 fa11 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00d      	beq.n	8004d60 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d52:	d103      	bne.n	8004d5c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e079      	b.n	8004e54 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d68:	d108      	bne.n	8004d7c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d6a:	897b      	ldrh	r3, [r7, #10]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	611a      	str	r2, [r3, #16]
 8004d7a:	e05f      	b.n	8004e3c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004d7c:	897b      	ldrh	r3, [r7, #10]
 8004d7e:	11db      	asrs	r3, r3, #7
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	f003 0306 	and.w	r3, r3, #6
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	f063 030f 	orn	r3, r3, #15
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	4930      	ldr	r1, [pc, #192]	; (8004e5c <I2C_MasterRequestRead+0x194>)
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 fa37 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e054      	b.n	8004e54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004daa:	897b      	ldrh	r3, [r7, #10]
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	4929      	ldr	r1, [pc, #164]	; (8004e60 <I2C_MasterRequestRead+0x198>)
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fa27 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e044      	b.n	8004e54 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	613b      	str	r3, [r7, #16]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	613b      	str	r3, [r7, #16]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f9af 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00d      	beq.n	8004e24 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e16:	d103      	bne.n	8004e20 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e1e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e017      	b.n	8004e54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004e24:	897b      	ldrh	r3, [r7, #10]
 8004e26:	11db      	asrs	r3, r3, #7
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	f003 0306 	and.w	r3, r3, #6
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	f063 030e 	orn	r3, r3, #14
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	4907      	ldr	r1, [pc, #28]	; (8004e60 <I2C_MasterRequestRead+0x198>)
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 f9e3 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e000      	b.n	8004e54 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	00010008 	.word	0x00010008
 8004e60:	00010002 	.word	0x00010002

08004e64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b088      	sub	sp, #32
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	4608      	mov	r0, r1
 8004e6e:	4611      	mov	r1, r2
 8004e70:	461a      	mov	r2, r3
 8004e72:	4603      	mov	r3, r0
 8004e74:	817b      	strh	r3, [r7, #10]
 8004e76:	460b      	mov	r3, r1
 8004e78:	813b      	strh	r3, [r7, #8]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 f960 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00d      	beq.n	8004ec2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eb4:	d103      	bne.n	8004ebe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ebc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e05f      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ec2:	897b      	ldrh	r3, [r7, #10]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ed0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	6a3a      	ldr	r2, [r7, #32]
 8004ed6:	492d      	ldr	r1, [pc, #180]	; (8004f8c <I2C_RequestMemoryWrite+0x128>)
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 f998 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e04c      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f00:	6a39      	ldr	r1, [r7, #32]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 fa02 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00d      	beq.n	8004f2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d107      	bne.n	8004f26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e02b      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f2a:	88fb      	ldrh	r3, [r7, #6]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d105      	bne.n	8004f3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f30:	893b      	ldrh	r3, [r7, #8]
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	611a      	str	r2, [r3, #16]
 8004f3a:	e021      	b.n	8004f80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f3c:	893b      	ldrh	r3, [r7, #8]
 8004f3e:	0a1b      	lsrs	r3, r3, #8
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f4c:	6a39      	ldr	r1, [r7, #32]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f9dc 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00d      	beq.n	8004f76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d107      	bne.n	8004f72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e005      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f76:	893b      	ldrh	r3, [r7, #8]
 8004f78:	b2da      	uxtb	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	00010002 	.word	0x00010002

08004f90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af02      	add	r7, sp, #8
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	4608      	mov	r0, r1
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	817b      	strh	r3, [r7, #10]
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	813b      	strh	r3, [r7, #8]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fb8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	6a3b      	ldr	r3, [r7, #32]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 f8c2 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00d      	beq.n	8004ffe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ff0:	d103      	bne.n	8004ffa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e0aa      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ffe:	897b      	ldrh	r3, [r7, #10]
 8005000:	b2db      	uxtb	r3, r3
 8005002:	461a      	mov	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800500c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800500e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005010:	6a3a      	ldr	r2, [r7, #32]
 8005012:	4952      	ldr	r1, [pc, #328]	; (800515c <I2C_RequestMemoryRead+0x1cc>)
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 f8fa 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e097      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	617b      	str	r3, [r7, #20]
 8005038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800503a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800503c:	6a39      	ldr	r1, [r7, #32]
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 f964 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	2b04      	cmp	r3, #4
 8005050:	d107      	bne.n	8005062 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e076      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d105      	bne.n	8005078 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800506c:	893b      	ldrh	r3, [r7, #8]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	611a      	str	r2, [r3, #16]
 8005076:	e021      	b.n	80050bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005078:	893b      	ldrh	r3, [r7, #8]
 800507a:	0a1b      	lsrs	r3, r3, #8
 800507c:	b29b      	uxth	r3, r3
 800507e:	b2da      	uxtb	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005088:	6a39      	ldr	r1, [r7, #32]
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 f93e 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00d      	beq.n	80050b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	2b04      	cmp	r3, #4
 800509c:	d107      	bne.n	80050ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e050      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050b2:	893b      	ldrh	r3, [r7, #8]
 80050b4:	b2da      	uxtb	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050be:	6a39      	ldr	r1, [r7, #32]
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 f923 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00d      	beq.n	80050e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d107      	bne.n	80050e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e035      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	2200      	movs	r2, #0
 8005100:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f000 f82b 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00d      	beq.n	800512c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800511a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800511e:	d103      	bne.n	8005128 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005126:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e013      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800512c:	897b      	ldrh	r3, [r7, #10]
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	b2da      	uxtb	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800513c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513e:	6a3a      	ldr	r2, [r7, #32]
 8005140:	4906      	ldr	r1, [pc, #24]	; (800515c <I2C_RequestMemoryRead+0x1cc>)
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 f863 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3718      	adds	r7, #24
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	00010002 	.word	0x00010002

08005160 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005170:	e025      	b.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005178:	d021      	beq.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517a:	f7fd fd19 	bl	8002bb0 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	429a      	cmp	r2, r3
 8005188:	d302      	bcc.n	8005190 <I2C_WaitOnFlagUntilTimeout+0x30>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d116      	bne.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e023      	b.n	8005206 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	0c1b      	lsrs	r3, r3, #16
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d10d      	bne.n	80051e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	43da      	mvns	r2, r3
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	4013      	ands	r3, r2
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	bf0c      	ite	eq
 80051da:	2301      	moveq	r3, #1
 80051dc:	2300      	movne	r3, #0
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	e00c      	b.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	43da      	mvns	r2, r3
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4013      	ands	r3, r2
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	bf0c      	ite	eq
 80051f6:	2301      	moveq	r3, #1
 80051f8:	2300      	movne	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	429a      	cmp	r2, r3
 8005202:	d0b6      	beq.n	8005172 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b084      	sub	sp, #16
 8005212:	af00      	add	r7, sp, #0
 8005214:	60f8      	str	r0, [r7, #12]
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800521c:	e051      	b.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800522c:	d123      	bne.n	8005276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800523c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005246:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	f043 0204 	orr.w	r2, r3, #4
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e046      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800527c:	d021      	beq.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527e:	f7fd fc97 	bl	8002bb0 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	429a      	cmp	r2, r3
 800528c:	d302      	bcc.n	8005294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d116      	bne.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2220      	movs	r2, #32
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	f043 0220 	orr.w	r2, r3, #32
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e020      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	0c1b      	lsrs	r3, r3, #16
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d10c      	bne.n	80052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	43da      	mvns	r2, r3
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	4013      	ands	r3, r2
 80052d8:	b29b      	uxth	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	bf14      	ite	ne
 80052de:	2301      	movne	r3, #1
 80052e0:	2300      	moveq	r3, #0
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	e00b      	b.n	80052fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	43da      	mvns	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	4013      	ands	r3, r2
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bf14      	ite	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	2300      	moveq	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d18d      	bne.n	800521e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005318:	e02d      	b.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f8ce 	bl	80054bc <I2C_IsAcknowledgeFailed>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e02d      	b.n	8005386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005330:	d021      	beq.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005332:	f7fd fc3d 	bl	8002bb0 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	d302      	bcc.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d116      	bne.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2220      	movs	r2, #32
 8005352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f043 0220 	orr.w	r2, r3, #32
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e007      	b.n	8005386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005380:	2b80      	cmp	r3, #128	; 0x80
 8005382:	d1ca      	bne.n	800531a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800539a:	e02d      	b.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 f88d 	bl	80054bc <I2C_IsAcknowledgeFailed>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e02d      	b.n	8005408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053b2:	d021      	beq.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053b4:	f7fd fbfc 	bl	8002bb0 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d302      	bcc.n	80053ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d116      	bne.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e007      	b.n	8005408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b04      	cmp	r3, #4
 8005404:	d1ca      	bne.n	800539c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800541c:	e042      	b.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	f003 0310 	and.w	r3, r3, #16
 8005428:	2b10      	cmp	r3, #16
 800542a:	d119      	bne.n	8005460 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0210 	mvn.w	r2, #16
 8005434:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e029      	b.n	80054b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005460:	f7fd fba6 	bl	8002bb0 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	429a      	cmp	r2, r3
 800546e:	d302      	bcc.n	8005476 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d116      	bne.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005490:	f043 0220 	orr.w	r2, r3, #32
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e007      	b.n	80054b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ae:	2b40      	cmp	r3, #64	; 0x40
 80054b0:	d1b5      	bne.n	800541e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d2:	d11b      	bne.n	800550c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f8:	f043 0204 	orr.w	r2, r3, #4
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d101      	bne.n	800552a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e26c      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 8087 	beq.w	8005646 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005538:	4b92      	ldr	r3, [pc, #584]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f003 030c 	and.w	r3, r3, #12
 8005540:	2b04      	cmp	r3, #4
 8005542:	d00c      	beq.n	800555e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005544:	4b8f      	ldr	r3, [pc, #572]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 030c 	and.w	r3, r3, #12
 800554c:	2b08      	cmp	r3, #8
 800554e:	d112      	bne.n	8005576 <HAL_RCC_OscConfig+0x5e>
 8005550:	4b8c      	ldr	r3, [pc, #560]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800555c:	d10b      	bne.n	8005576 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800555e:	4b89      	ldr	r3, [pc, #548]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d06c      	beq.n	8005644 <HAL_RCC_OscConfig+0x12c>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d168      	bne.n	8005644 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e246      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800557e:	d106      	bne.n	800558e <HAL_RCC_OscConfig+0x76>
 8005580:	4b80      	ldr	r3, [pc, #512]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a7f      	ldr	r2, [pc, #508]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800558a:	6013      	str	r3, [r2, #0]
 800558c:	e02e      	b.n	80055ec <HAL_RCC_OscConfig+0xd4>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10c      	bne.n	80055b0 <HAL_RCC_OscConfig+0x98>
 8005596:	4b7b      	ldr	r3, [pc, #492]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a7a      	ldr	r2, [pc, #488]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 800559c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	4b78      	ldr	r3, [pc, #480]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a77      	ldr	r2, [pc, #476]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	e01d      	b.n	80055ec <HAL_RCC_OscConfig+0xd4>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055b8:	d10c      	bne.n	80055d4 <HAL_RCC_OscConfig+0xbc>
 80055ba:	4b72      	ldr	r3, [pc, #456]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a71      	ldr	r2, [pc, #452]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	4b6f      	ldr	r3, [pc, #444]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a6e      	ldr	r2, [pc, #440]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	e00b      	b.n	80055ec <HAL_RCC_OscConfig+0xd4>
 80055d4:	4b6b      	ldr	r3, [pc, #428]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a6a      	ldr	r2, [pc, #424]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055de:	6013      	str	r3, [r2, #0]
 80055e0:	4b68      	ldr	r3, [pc, #416]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a67      	ldr	r2, [pc, #412]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80055e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d013      	beq.n	800561c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f4:	f7fd fadc 	bl	8002bb0 <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055fc:	f7fd fad8 	bl	8002bb0 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b64      	cmp	r3, #100	; 0x64
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e1fa      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560e:	4b5d      	ldr	r3, [pc, #372]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d0f0      	beq.n	80055fc <HAL_RCC_OscConfig+0xe4>
 800561a:	e014      	b.n	8005646 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561c:	f7fd fac8 	bl	8002bb0 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005624:	f7fd fac4 	bl	8002bb0 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b64      	cmp	r3, #100	; 0x64
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e1e6      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005636:	4b53      	ldr	r3, [pc, #332]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1f0      	bne.n	8005624 <HAL_RCC_OscConfig+0x10c>
 8005642:	e000      	b.n	8005646 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d063      	beq.n	800571a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005652:	4b4c      	ldr	r3, [pc, #304]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f003 030c 	and.w	r3, r3, #12
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800565e:	4b49      	ldr	r3, [pc, #292]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 030c 	and.w	r3, r3, #12
 8005666:	2b08      	cmp	r3, #8
 8005668:	d11c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x18c>
 800566a:	4b46      	ldr	r3, [pc, #280]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d116      	bne.n	80056a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005676:	4b43      	ldr	r3, [pc, #268]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d005      	beq.n	800568e <HAL_RCC_OscConfig+0x176>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d001      	beq.n	800568e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e1ba      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800568e:	4b3d      	ldr	r3, [pc, #244]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	4939      	ldr	r1, [pc, #228]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056a2:	e03a      	b.n	800571a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d020      	beq.n	80056ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056ac:	4b36      	ldr	r3, [pc, #216]	; (8005788 <HAL_RCC_OscConfig+0x270>)
 80056ae:	2201      	movs	r2, #1
 80056b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b2:	f7fd fa7d 	bl	8002bb0 <HAL_GetTick>
 80056b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056b8:	e008      	b.n	80056cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056ba:	f7fd fa79 	bl	8002bb0 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d901      	bls.n	80056cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e19b      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056cc:	4b2d      	ldr	r3, [pc, #180]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0f0      	beq.n	80056ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d8:	4b2a      	ldr	r3, [pc, #168]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	4927      	ldr	r1, [pc, #156]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	600b      	str	r3, [r1, #0]
 80056ec:	e015      	b.n	800571a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ee:	4b26      	ldr	r3, [pc, #152]	; (8005788 <HAL_RCC_OscConfig+0x270>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f4:	f7fd fa5c 	bl	8002bb0 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056fc:	f7fd fa58 	bl	8002bb0 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e17a      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800570e:	4b1d      	ldr	r3, [pc, #116]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1f0      	bne.n	80056fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b00      	cmp	r3, #0
 8005724:	d03a      	beq.n	800579c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d019      	beq.n	8005762 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800572e:	4b17      	ldr	r3, [pc, #92]	; (800578c <HAL_RCC_OscConfig+0x274>)
 8005730:	2201      	movs	r2, #1
 8005732:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005734:	f7fd fa3c 	bl	8002bb0 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800573c:	f7fd fa38 	bl	8002bb0 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b02      	cmp	r3, #2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e15a      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800574e:	4b0d      	ldr	r3, [pc, #52]	; (8005784 <HAL_RCC_OscConfig+0x26c>)
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d0f0      	beq.n	800573c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800575a:	2001      	movs	r0, #1
 800575c:	f000 fada 	bl	8005d14 <RCC_Delay>
 8005760:	e01c      	b.n	800579c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005762:	4b0a      	ldr	r3, [pc, #40]	; (800578c <HAL_RCC_OscConfig+0x274>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005768:	f7fd fa22 	bl	8002bb0 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800576e:	e00f      	b.n	8005790 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005770:	f7fd fa1e 	bl	8002bb0 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d908      	bls.n	8005790 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e140      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
 8005782:	bf00      	nop
 8005784:	40021000 	.word	0x40021000
 8005788:	42420000 	.word	0x42420000
 800578c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005790:	4b9e      	ldr	r3, [pc, #632]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e9      	bne.n	8005770 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 80a6 	beq.w	80058f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057aa:	2300      	movs	r3, #0
 80057ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057ae:	4b97      	ldr	r3, [pc, #604]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10d      	bne.n	80057d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ba:	4b94      	ldr	r3, [pc, #592]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	4a93      	ldr	r2, [pc, #588]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80057c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c4:	61d3      	str	r3, [r2, #28]
 80057c6:	4b91      	ldr	r3, [pc, #580]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	60bb      	str	r3, [r7, #8]
 80057d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057d2:	2301      	movs	r3, #1
 80057d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d6:	4b8e      	ldr	r3, [pc, #568]	; (8005a10 <HAL_RCC_OscConfig+0x4f8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d118      	bne.n	8005814 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057e2:	4b8b      	ldr	r3, [pc, #556]	; (8005a10 <HAL_RCC_OscConfig+0x4f8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a8a      	ldr	r2, [pc, #552]	; (8005a10 <HAL_RCC_OscConfig+0x4f8>)
 80057e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ee:	f7fd f9df 	bl	8002bb0 <HAL_GetTick>
 80057f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057f4:	e008      	b.n	8005808 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057f6:	f7fd f9db 	bl	8002bb0 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b64      	cmp	r3, #100	; 0x64
 8005802:	d901      	bls.n	8005808 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e0fd      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005808:	4b81      	ldr	r3, [pc, #516]	; (8005a10 <HAL_RCC_OscConfig+0x4f8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005810:	2b00      	cmp	r3, #0
 8005812:	d0f0      	beq.n	80057f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d106      	bne.n	800582a <HAL_RCC_OscConfig+0x312>
 800581c:	4b7b      	ldr	r3, [pc, #492]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	4a7a      	ldr	r2, [pc, #488]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005822:	f043 0301 	orr.w	r3, r3, #1
 8005826:	6213      	str	r3, [r2, #32]
 8005828:	e02d      	b.n	8005886 <HAL_RCC_OscConfig+0x36e>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10c      	bne.n	800584c <HAL_RCC_OscConfig+0x334>
 8005832:	4b76      	ldr	r3, [pc, #472]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	4a75      	ldr	r2, [pc, #468]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	6213      	str	r3, [r2, #32]
 800583e:	4b73      	ldr	r3, [pc, #460]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	4a72      	ldr	r2, [pc, #456]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005844:	f023 0304 	bic.w	r3, r3, #4
 8005848:	6213      	str	r3, [r2, #32]
 800584a:	e01c      	b.n	8005886 <HAL_RCC_OscConfig+0x36e>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	2b05      	cmp	r3, #5
 8005852:	d10c      	bne.n	800586e <HAL_RCC_OscConfig+0x356>
 8005854:	4b6d      	ldr	r3, [pc, #436]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	4a6c      	ldr	r2, [pc, #432]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 800585a:	f043 0304 	orr.w	r3, r3, #4
 800585e:	6213      	str	r3, [r2, #32]
 8005860:	4b6a      	ldr	r3, [pc, #424]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	4a69      	ldr	r2, [pc, #420]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005866:	f043 0301 	orr.w	r3, r3, #1
 800586a:	6213      	str	r3, [r2, #32]
 800586c:	e00b      	b.n	8005886 <HAL_RCC_OscConfig+0x36e>
 800586e:	4b67      	ldr	r3, [pc, #412]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	4a66      	ldr	r2, [pc, #408]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005874:	f023 0301 	bic.w	r3, r3, #1
 8005878:	6213      	str	r3, [r2, #32]
 800587a:	4b64      	ldr	r3, [pc, #400]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	4a63      	ldr	r2, [pc, #396]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005880:	f023 0304 	bic.w	r3, r3, #4
 8005884:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d015      	beq.n	80058ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800588e:	f7fd f98f 	bl	8002bb0 <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005894:	e00a      	b.n	80058ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005896:	f7fd f98b 	bl	8002bb0 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d901      	bls.n	80058ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e0ab      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ac:	4b57      	ldr	r3, [pc, #348]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d0ee      	beq.n	8005896 <HAL_RCC_OscConfig+0x37e>
 80058b8:	e014      	b.n	80058e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fd f979 	bl	8002bb0 <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058c0:	e00a      	b.n	80058d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c2:	f7fd f975 	bl	8002bb0 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d901      	bls.n	80058d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e095      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d8:	4b4c      	ldr	r3, [pc, #304]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1ee      	bne.n	80058c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058e4:	7dfb      	ldrb	r3, [r7, #23]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d105      	bne.n	80058f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ea:	4b48      	ldr	r3, [pc, #288]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80058ec:	69db      	ldr	r3, [r3, #28]
 80058ee:	4a47      	ldr	r2, [pc, #284]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80058f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f000 8081 	beq.w	8005a02 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005900:	4b42      	ldr	r3, [pc, #264]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	f003 030c 	and.w	r3, r3, #12
 8005908:	2b08      	cmp	r3, #8
 800590a:	d061      	beq.n	80059d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	2b02      	cmp	r3, #2
 8005912:	d146      	bne.n	80059a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005914:	4b3f      	ldr	r3, [pc, #252]	; (8005a14 <HAL_RCC_OscConfig+0x4fc>)
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800591a:	f7fd f949 	bl	8002bb0 <HAL_GetTick>
 800591e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005920:	e008      	b.n	8005934 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005922:	f7fd f945 	bl	8002bb0 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e067      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005934:	4b35      	ldr	r3, [pc, #212]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f0      	bne.n	8005922 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005948:	d108      	bne.n	800595c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800594a:	4b30      	ldr	r3, [pc, #192]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	492d      	ldr	r1, [pc, #180]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005958:	4313      	orrs	r3, r2
 800595a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800595c:	4b2b      	ldr	r3, [pc, #172]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a19      	ldr	r1, [r3, #32]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	430b      	orrs	r3, r1
 800596e:	4927      	ldr	r1, [pc, #156]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005970:	4313      	orrs	r3, r2
 8005972:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005974:	4b27      	ldr	r3, [pc, #156]	; (8005a14 <HAL_RCC_OscConfig+0x4fc>)
 8005976:	2201      	movs	r2, #1
 8005978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800597a:	f7fd f919 	bl	8002bb0 <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005980:	e008      	b.n	8005994 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005982:	f7fd f915 	bl	8002bb0 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e037      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005994:	4b1d      	ldr	r3, [pc, #116]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f0      	beq.n	8005982 <HAL_RCC_OscConfig+0x46a>
 80059a0:	e02f      	b.n	8005a02 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059a2:	4b1c      	ldr	r3, [pc, #112]	; (8005a14 <HAL_RCC_OscConfig+0x4fc>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a8:	f7fd f902 	bl	8002bb0 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059b0:	f7fd f8fe 	bl	8002bb0 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e020      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059c2:	4b12      	ldr	r3, [pc, #72]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1f0      	bne.n	80059b0 <HAL_RCC_OscConfig+0x498>
 80059ce:	e018      	b.n	8005a02 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d101      	bne.n	80059dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e013      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059dc:	4b0b      	ldr	r3, [pc, #44]	; (8005a0c <HAL_RCC_OscConfig+0x4f4>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d106      	bne.n	80059fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d001      	beq.n	8005a02 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40021000 	.word	0x40021000
 8005a10:	40007000 	.word	0x40007000
 8005a14:	42420060 	.word	0x42420060

08005a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e0d0      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a2c:	4b6a      	ldr	r3, [pc, #424]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0307 	and.w	r3, r3, #7
 8005a34:	683a      	ldr	r2, [r7, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d910      	bls.n	8005a5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a3a:	4b67      	ldr	r3, [pc, #412]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f023 0207 	bic.w	r2, r3, #7
 8005a42:	4965      	ldr	r1, [pc, #404]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a4a:	4b63      	ldr	r3, [pc, #396]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0307 	and.w	r3, r3, #7
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d001      	beq.n	8005a5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e0b8      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d020      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0304 	and.w	r3, r3, #4
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d005      	beq.n	8005a80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a74:	4b59      	ldr	r3, [pc, #356]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	4a58      	ldr	r2, [pc, #352]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005a7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0308 	and.w	r3, r3, #8
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a8c:	4b53      	ldr	r3, [pc, #332]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	4a52      	ldr	r2, [pc, #328]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005a92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005a96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a98:	4b50      	ldr	r3, [pc, #320]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	494d      	ldr	r1, [pc, #308]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d040      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d107      	bne.n	8005ace <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005abe:	4b47      	ldr	r3, [pc, #284]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d115      	bne.n	8005af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e07f      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d107      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad6:	4b41      	ldr	r3, [pc, #260]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d109      	bne.n	8005af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e073      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ae6:	4b3d      	ldr	r3, [pc, #244]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e06b      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005af6:	4b39      	ldr	r3, [pc, #228]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f023 0203 	bic.w	r2, r3, #3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	4936      	ldr	r1, [pc, #216]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b08:	f7fd f852 	bl	8002bb0 <HAL_GetTick>
 8005b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0e:	e00a      	b.n	8005b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b10:	f7fd f84e 	bl	8002bb0 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e053      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b26:	4b2d      	ldr	r3, [pc, #180]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f003 020c 	and.w	r2, r3, #12
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d1eb      	bne.n	8005b10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b38:	4b27      	ldr	r3, [pc, #156]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d210      	bcs.n	8005b68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b46:	4b24      	ldr	r3, [pc, #144]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f023 0207 	bic.w	r2, r3, #7
 8005b4e:	4922      	ldr	r1, [pc, #136]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b56:	4b20      	ldr	r3, [pc, #128]	; (8005bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d001      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e032      	b.n	8005bce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d008      	beq.n	8005b86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b74:	4b19      	ldr	r3, [pc, #100]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	4916      	ldr	r1, [pc, #88]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b92:	4b12      	ldr	r3, [pc, #72]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	00db      	lsls	r3, r3, #3
 8005ba0:	490e      	ldr	r1, [pc, #56]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ba6:	f000 f821 	bl	8005bec <HAL_RCC_GetSysClockFreq>
 8005baa:	4601      	mov	r1, r0
 8005bac:	4b0b      	ldr	r3, [pc, #44]	; (8005bdc <HAL_RCC_ClockConfig+0x1c4>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	091b      	lsrs	r3, r3, #4
 8005bb2:	f003 030f 	and.w	r3, r3, #15
 8005bb6:	4a0a      	ldr	r2, [pc, #40]	; (8005be0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb8:	5cd3      	ldrb	r3, [r2, r3]
 8005bba:	fa21 f303 	lsr.w	r3, r1, r3
 8005bbe:	4a09      	ldr	r2, [pc, #36]	; (8005be4 <HAL_RCC_ClockConfig+0x1cc>)
 8005bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bc2:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <HAL_RCC_ClockConfig+0x1d0>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7fc ffb0 	bl	8002b2c <HAL_InitTick>

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	40022000 	.word	0x40022000
 8005bdc:	40021000 	.word	0x40021000
 8005be0:	08009b48 	.word	0x08009b48
 8005be4:	20000004 	.word	0x20000004
 8005be8:	20000008 	.word	0x20000008

08005bec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bec:	b490      	push	{r4, r7}
 8005bee:	b08a      	sub	sp, #40	; 0x28
 8005bf0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005bf2:	4b2a      	ldr	r3, [pc, #168]	; (8005c9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005bf4:	1d3c      	adds	r4, r7, #4
 8005bf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005bfc:	4b28      	ldr	r3, [pc, #160]	; (8005ca0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005bfe:	881b      	ldrh	r3, [r3, #0]
 8005c00:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c02:	2300      	movs	r3, #0
 8005c04:	61fb      	str	r3, [r7, #28]
 8005c06:	2300      	movs	r3, #0
 8005c08:	61bb      	str	r3, [r7, #24]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c16:	4b23      	ldr	r3, [pc, #140]	; (8005ca4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	f003 030c 	and.w	r3, r3, #12
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d002      	beq.n	8005c2c <HAL_RCC_GetSysClockFreq+0x40>
 8005c26:	2b08      	cmp	r3, #8
 8005c28:	d003      	beq.n	8005c32 <HAL_RCC_GetSysClockFreq+0x46>
 8005c2a:	e02d      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c2c:	4b1e      	ldr	r3, [pc, #120]	; (8005ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c2e:	623b      	str	r3, [r7, #32]
      break;
 8005c30:	e02d      	b.n	8005c8e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	0c9b      	lsrs	r3, r3, #18
 8005c36:	f003 030f 	and.w	r3, r3, #15
 8005c3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c3e:	4413      	add	r3, r2
 8005c40:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005c44:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d013      	beq.n	8005c78 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c50:	4b14      	ldr	r3, [pc, #80]	; (8005ca4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	0c5b      	lsrs	r3, r3, #17
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c5e:	4413      	add	r3, r2
 8005c60:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005c64:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	4a0f      	ldr	r2, [pc, #60]	; (8005ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c6a:	fb02 f203 	mul.w	r2, r2, r3
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24
 8005c76:	e004      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	4a0c      	ldr	r2, [pc, #48]	; (8005cac <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c7c:	fb02 f303 	mul.w	r3, r2, r3
 8005c80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c84:	623b      	str	r3, [r7, #32]
      break;
 8005c86:	e002      	b.n	8005c8e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c88:	4b07      	ldr	r3, [pc, #28]	; (8005ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c8a:	623b      	str	r3, [r7, #32]
      break;
 8005c8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3728      	adds	r7, #40	; 0x28
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bc90      	pop	{r4, r7}
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	08009b0c 	.word	0x08009b0c
 8005ca0:	08009b1c 	.word	0x08009b1c
 8005ca4:	40021000 	.word	0x40021000
 8005ca8:	007a1200 	.word	0x007a1200
 8005cac:	003d0900 	.word	0x003d0900

08005cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cb4:	4b02      	ldr	r3, [pc, #8]	; (8005cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bc80      	pop	{r7}
 8005cbe:	4770      	bx	lr
 8005cc0:	20000004 	.word	0x20000004

08005cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005cc8:	f7ff fff2 	bl	8005cb0 <HAL_RCC_GetHCLKFreq>
 8005ccc:	4601      	mov	r1, r0
 8005cce:	4b05      	ldr	r3, [pc, #20]	; (8005ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	0a1b      	lsrs	r3, r3, #8
 8005cd4:	f003 0307 	and.w	r3, r3, #7
 8005cd8:	4a03      	ldr	r2, [pc, #12]	; (8005ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cda:	5cd3      	ldrb	r3, [r2, r3]
 8005cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	08009b58 	.word	0x08009b58

08005cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cf0:	f7ff ffde 	bl	8005cb0 <HAL_RCC_GetHCLKFreq>
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	0adb      	lsrs	r3, r3, #11
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	4a03      	ldr	r2, [pc, #12]	; (8005d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d02:	5cd3      	ldrb	r3, [r2, r3]
 8005d04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	40021000 	.word	0x40021000
 8005d10:	08009b58 	.word	0x08009b58

08005d14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	; (8005d48 <RCC_Delay+0x34>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0a      	ldr	r2, [pc, #40]	; (8005d4c <RCC_Delay+0x38>)
 8005d22:	fba2 2303 	umull	r2, r3, r2, r3
 8005d26:	0a5b      	lsrs	r3, r3, #9
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d30:	bf00      	nop
  }
  while (Delay --);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	1e5a      	subs	r2, r3, #1
 8005d36:	60fa      	str	r2, [r7, #12]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1f9      	bne.n	8005d30 <RCC_Delay+0x1c>
}
 8005d3c:	bf00      	nop
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	20000004 	.word	0x20000004
 8005d4c:	10624dd3 	.word	0x10624dd3

08005d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	613b      	str	r3, [r7, #16]
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d07d      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d70:	4b4f      	ldr	r3, [pc, #316]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10d      	bne.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d7c:	4b4c      	ldr	r3, [pc, #304]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	4a4b      	ldr	r2, [pc, #300]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d86:	61d3      	str	r3, [r2, #28]
 8005d88:	4b49      	ldr	r3, [pc, #292]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d90:	60bb      	str	r3, [r7, #8]
 8005d92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d94:	2301      	movs	r3, #1
 8005d96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d98:	4b46      	ldr	r3, [pc, #280]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d118      	bne.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005da4:	4b43      	ldr	r3, [pc, #268]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a42      	ldr	r2, [pc, #264]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005db0:	f7fc fefe 	bl	8002bb0 <HAL_GetTick>
 8005db4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db6:	e008      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005db8:	f7fc fefa 	bl	8002bb0 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	2b64      	cmp	r3, #100	; 0x64
 8005dc4:	d901      	bls.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e06d      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dca:	4b3a      	ldr	r3, [pc, #232]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0f0      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dd6:	4b36      	ldr	r3, [pc, #216]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d02e      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d027      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005df4:	4b2e      	ldr	r3, [pc, #184]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dfe:	4b2e      	ldr	r3, [pc, #184]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e00:	2201      	movs	r2, #1
 8005e02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e04:	4b2c      	ldr	r3, [pc, #176]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005e0a:	4a29      	ldr	r2, [pc, #164]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d014      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e1a:	f7fc fec9 	bl	8002bb0 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e20:	e00a      	b.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e22:	f7fc fec5 	bl	8002bb0 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e036      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e38:	4b1d      	ldr	r3, [pc, #116]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0ee      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e44:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	4917      	ldr	r1, [pc, #92]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e56:	7dfb      	ldrb	r3, [r7, #23]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d105      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e5c:	4b14      	ldr	r3, [pc, #80]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	4a13      	ldr	r2, [pc, #76]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0302 	and.w	r3, r3, #2
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e74:	4b0e      	ldr	r3, [pc, #56]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	490b      	ldr	r1, [pc, #44]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0310 	and.w	r3, r3, #16
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d008      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e92:	4b07      	ldr	r3, [pc, #28]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	4904      	ldr	r1, [pc, #16]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40007000 	.word	0x40007000
 8005eb8:	42420440 	.word	0x42420440

08005ebc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005ebc:	b590      	push	{r4, r7, lr}
 8005ebe:	b08d      	sub	sp, #52	; 0x34
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005ec4:	4b55      	ldr	r3, [pc, #340]	; (800601c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005ec6:	f107 040c 	add.w	r4, r7, #12
 8005eca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ecc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005ed0:	4b53      	ldr	r3, [pc, #332]	; (8006020 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005ed2:	881b      	ldrh	r3, [r3, #0]
 8005ed4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eda:	2300      	movs	r3, #0
 8005edc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ede:	2300      	movs	r3, #0
 8005ee0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	61fb      	str	r3, [r7, #28]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d07f      	beq.n	8005ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005ef0:	2b10      	cmp	r3, #16
 8005ef2:	d002      	beq.n	8005efa <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d048      	beq.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ef8:	e08b      	b.n	8006012 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8005efa:	4b4a      	ldr	r3, [pc, #296]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005f00:	4b48      	ldr	r3, [pc, #288]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d07f      	beq.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	0c9b      	lsrs	r3, r3, #18
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005f18:	4413      	add	r3, r2
 8005f1a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005f1e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d018      	beq.n	8005f5c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f2a:	4b3e      	ldr	r3, [pc, #248]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	0c5b      	lsrs	r3, r3, #17
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005f38:	4413      	add	r3, r2
 8005f3a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005f3e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00d      	beq.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005f4a:	4a37      	ldr	r2, [pc, #220]	; (8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f52:	6a3b      	ldr	r3, [r7, #32]
 8005f54:	fb02 f303 	mul.w	r3, r2, r3
 8005f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f5a:	e004      	b.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	4a33      	ldr	r2, [pc, #204]	; (800602c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005f60:	fb02 f303 	mul.w	r3, r2, r3
 8005f64:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005f66:	4b2f      	ldr	r3, [pc, #188]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f72:	d102      	bne.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8005f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f76:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005f78:	e048      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8005f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	4a2c      	ldr	r2, [pc, #176]	; (8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005f80:	fba2 2303 	umull	r2, r3, r2, r3
 8005f84:	085b      	lsrs	r3, r3, #1
 8005f86:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005f88:	e040      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8005f8a:	4b26      	ldr	r3, [pc, #152]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f9a:	d108      	bne.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8005fa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005faa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fac:	e01f      	b.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb8:	d109      	bne.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8005fba:	4b1a      	ldr	r3, [pc, #104]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8005fc6:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005fca:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fcc:	e00f      	b.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd8:	d11a      	bne.n	8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005fda:	4b12      	ldr	r3, [pc, #72]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d014      	beq.n	8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8005fe6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005fea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005fec:	e010      	b.n	8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005fee:	e00f      	b.n	8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005ff0:	f7ff fe7c 	bl	8005cec <HAL_RCC_GetPCLK2Freq>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	4b0b      	ldr	r3, [pc, #44]	; (8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	0b9b      	lsrs	r3, r3, #14
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	3301      	adds	r3, #1
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	fbb2 f3f3 	udiv	r3, r2, r3
 8006008:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800600a:	e002      	b.n	8006012 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800600c:	bf00      	nop
 800600e:	e000      	b.n	8006012 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8006010:	bf00      	nop
    }
  }
  return (frequency);
 8006012:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006014:	4618      	mov	r0, r3
 8006016:	3734      	adds	r7, #52	; 0x34
 8006018:	46bd      	mov	sp, r7
 800601a:	bd90      	pop	{r4, r7, pc}
 800601c:	08009b20 	.word	0x08009b20
 8006020:	08009b30 	.word	0x08009b30
 8006024:	40021000 	.word	0x40021000
 8006028:	007a1200 	.word	0x007a1200
 800602c:	003d0900 	.word	0x003d0900
 8006030:	aaaaaaab 	.word	0xaaaaaaab

08006034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e03f      	b.n	80060c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d106      	bne.n	8006060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7fc fc94 	bl	8002988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2224      	movs	r2, #36	; 0x24
 8006064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68da      	ldr	r2, [r3, #12]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 fb83 	bl	8006784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	691a      	ldr	r2, [r3, #16]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800608c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	695a      	ldr	r2, [r3, #20]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800609c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68da      	ldr	r2, [r3, #12]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b08a      	sub	sp, #40	; 0x28
 80060d2:	af02      	add	r7, sp, #8
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]
 80060d8:	603b      	str	r3, [r7, #0]
 80060da:	4613      	mov	r3, r2
 80060dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060de:	2300      	movs	r3, #0
 80060e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b20      	cmp	r3, #32
 80060ec:	d17c      	bne.n	80061e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d002      	beq.n	80060fa <HAL_UART_Transmit+0x2c>
 80060f4:	88fb      	ldrh	r3, [r7, #6]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e075      	b.n	80061ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_UART_Transmit+0x3e>
 8006108:	2302      	movs	r3, #2
 800610a:	e06e      	b.n	80061ea <HAL_UART_Transmit+0x11c>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2221      	movs	r2, #33	; 0x21
 800611e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006122:	f7fc fd45 	bl	8002bb0 <HAL_GetTick>
 8006126:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	88fa      	ldrh	r2, [r7, #6]
 800612c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	88fa      	ldrh	r2, [r7, #6]
 8006132:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800613c:	d108      	bne.n	8006150 <HAL_UART_Transmit+0x82>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d104      	bne.n	8006150 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006146:	2300      	movs	r3, #0
 8006148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	61bb      	str	r3, [r7, #24]
 800614e:	e003      	b.n	8006158 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006154:	2300      	movs	r3, #0
 8006156:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006160:	e02a      	b.n	80061b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	2200      	movs	r2, #0
 800616a:	2180      	movs	r1, #128	; 0x80
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f9a7 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e036      	b.n	80061ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10b      	bne.n	800619a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006190:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	3302      	adds	r3, #2
 8006196:	61bb      	str	r3, [r7, #24]
 8006198:	e007      	b.n	80061aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	781a      	ldrb	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	3301      	adds	r3, #1
 80061a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	3b01      	subs	r3, #1
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061bc:	b29b      	uxth	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1cf      	bne.n	8006162 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2200      	movs	r2, #0
 80061ca:	2140      	movs	r1, #64	; 0x40
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f977 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d001      	beq.n	80061dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e006      	b.n	80061ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2220      	movs	r2, #32
 80061e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	e000      	b.n	80061ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80061e8:	2302      	movs	r3, #2
  }
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3720      	adds	r7, #32
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b085      	sub	sp, #20
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	60f8      	str	r0, [r7, #12]
 80061fa:	60b9      	str	r1, [r7, #8]
 80061fc:	4613      	mov	r3, r2
 80061fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b20      	cmp	r3, #32
 800620a:	d140      	bne.n	800628e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <HAL_UART_Receive_IT+0x26>
 8006212:	88fb      	ldrh	r3, [r7, #6]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e039      	b.n	8006290 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <HAL_UART_Receive_IT+0x38>
 8006226:	2302      	movs	r3, #2
 8006228:	e032      	b.n	8006290 <HAL_UART_Receive_IT+0x9e>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	88fa      	ldrh	r2, [r7, #6]
 800623c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	88fa      	ldrh	r2, [r7, #6]
 8006242:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2222      	movs	r2, #34	; 0x22
 800624e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006268:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	695a      	ldr	r2, [r3, #20]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f042 0201 	orr.w	r2, r2, #1
 8006278:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68da      	ldr	r2, [r3, #12]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f042 0220 	orr.w	r2, r2, #32
 8006288:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800628a:	2300      	movs	r3, #0
 800628c:	e000      	b.n	8006290 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800628e:	2302      	movs	r3, #2
  }
}
 8006290:	4618      	mov	r0, r3
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	bc80      	pop	{r7}
 8006298:	4770      	bx	lr
	...

0800629c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b088      	sub	sp, #32
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80062bc:	2300      	movs	r3, #0
 80062be:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80062c0:	2300      	movs	r3, #0
 80062c2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10d      	bne.n	80062ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	f003 0320 	and.w	r3, r3, #32
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d008      	beq.n	80062ee <HAL_UART_IRQHandler+0x52>
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	f003 0320 	and.w	r3, r3, #32
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f9cc 	bl	8006684 <UART_Receive_IT>
      return;
 80062ec:	e0d1      	b.n	8006492 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 80b0 	beq.w	8006456 <HAL_UART_IRQHandler+0x1ba>
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f003 0301 	and.w	r3, r3, #1
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d105      	bne.n	800630c <HAL_UART_IRQHandler+0x70>
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 80a5 	beq.w	8006456 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00a      	beq.n	800632c <HAL_UART_IRQHandler+0x90>
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006324:	f043 0201 	orr.w	r2, r3, #1
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00a      	beq.n	800634c <HAL_UART_IRQHandler+0xb0>
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	f003 0301 	and.w	r3, r3, #1
 800633c:	2b00      	cmp	r3, #0
 800633e:	d005      	beq.n	800634c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006344:	f043 0202 	orr.w	r2, r3, #2
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00a      	beq.n	800636c <HAL_UART_IRQHandler+0xd0>
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f003 0301 	and.w	r3, r3, #1
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006364:	f043 0204 	orr.w	r2, r3, #4
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	f003 0308 	and.w	r3, r3, #8
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00f      	beq.n	8006396 <HAL_UART_IRQHandler+0xfa>
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d104      	bne.n	800638a <HAL_UART_IRQHandler+0xee>
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d005      	beq.n	8006396 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638e:	f043 0208 	orr.w	r2, r3, #8
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800639a:	2b00      	cmp	r3, #0
 800639c:	d078      	beq.n	8006490 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	f003 0320 	and.w	r3, r3, #32
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <HAL_UART_IRQHandler+0x11c>
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	f003 0320 	and.w	r3, r3, #32
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f966 	bl	8006684 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	bf14      	ite	ne
 80063c6:	2301      	movne	r3, #1
 80063c8:	2300      	moveq	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d102      	bne.n	80063e0 <HAL_UART_IRQHandler+0x144>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d031      	beq.n	8006444 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f8b7 	bl	8006554 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d023      	beq.n	800643c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695a      	ldr	r2, [r3, #20]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006402:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006408:	2b00      	cmp	r3, #0
 800640a:	d013      	beq.n	8006434 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006410:	4a21      	ldr	r2, [pc, #132]	; (8006498 <HAL_UART_IRQHandler+0x1fc>)
 8006412:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006418:	4618      	mov	r0, r3
 800641a:	f7fd f9e7 	bl	80037ec <HAL_DMA_Abort_IT>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d016      	beq.n	8006452 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800642e:	4610      	mov	r0, r2
 8006430:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006432:	e00e      	b.n	8006452 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f83a 	bl	80064ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800643a:	e00a      	b.n	8006452 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 f836 	bl	80064ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006442:	e006      	b.n	8006452 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 f832 	bl	80064ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006450:	e01e      	b.n	8006490 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006452:	bf00      	nop
    return;
 8006454:	e01c      	b.n	8006490 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800645c:	2b00      	cmp	r3, #0
 800645e:	d008      	beq.n	8006472 <HAL_UART_IRQHandler+0x1d6>
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f8a3 	bl	80065b6 <UART_Transmit_IT>
    return;
 8006470:	e00f      	b.n	8006492 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <HAL_UART_IRQHandler+0x1f6>
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006482:	2b00      	cmp	r3, #0
 8006484:	d005      	beq.n	8006492 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f8e4 	bl	8006654 <UART_EndTransmit_IT>
    return;
 800648c:	bf00      	nop
 800648e:	e000      	b.n	8006492 <HAL_UART_IRQHandler+0x1f6>
    return;
 8006490:	bf00      	nop
  }
}
 8006492:	3720      	adds	r7, #32
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	0800658f 	.word	0x0800658f

0800649c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bc80      	pop	{r7}
 80064ac:	4770      	bx	lr

080064ae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b083      	sub	sp, #12
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064b6:	bf00      	nop
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bc80      	pop	{r7}
 80064be:	4770      	bx	lr

080064c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	4613      	mov	r3, r2
 80064ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064d0:	e02c      	b.n	800652c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064d8:	d028      	beq.n	800652c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d007      	beq.n	80064f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80064e0:	f7fc fb66 	bl	8002bb0 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	69ba      	ldr	r2, [r7, #24]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d21d      	bcs.n	800652c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80064fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695a      	ldr	r2, [r3, #20]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0201 	bic.w	r2, r2, #1
 800650e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2220      	movs	r2, #32
 8006514:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e00f      	b.n	800654c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4013      	ands	r3, r2
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	429a      	cmp	r2, r3
 800653a:	bf0c      	ite	eq
 800653c:	2301      	moveq	r3, #1
 800653e:	2300      	movne	r3, #0
 8006540:	b2db      	uxtb	r3, r3
 8006542:	461a      	mov	r2, r3
 8006544:	79fb      	ldrb	r3, [r7, #7]
 8006546:	429a      	cmp	r2, r3
 8006548:	d0c3      	beq.n	80064d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800656a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695a      	ldr	r2, [r3, #20]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0201 	bic.w	r2, r2, #1
 800657a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	bc80      	pop	{r7}
 800658c:	4770      	bx	lr

0800658e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b084      	sub	sp, #16
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2200      	movs	r2, #0
 80065a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f7ff ff80 	bl	80064ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b21      	cmp	r3, #33	; 0x21
 80065c8:	d13e      	bne.n	8006648 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d2:	d114      	bne.n	80065fe <UART_Transmit_IT+0x48>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d110      	bne.n	80065fe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	881b      	ldrh	r3, [r3, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a1b      	ldr	r3, [r3, #32]
 80065f6:	1c9a      	adds	r2, r3, #2
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	621a      	str	r2, [r3, #32]
 80065fc:	e008      	b.n	8006610 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	1c59      	adds	r1, r3, #1
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6211      	str	r1, [r2, #32]
 8006608:	781a      	ldrb	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006614:	b29b      	uxth	r3, r3
 8006616:	3b01      	subs	r3, #1
 8006618:	b29b      	uxth	r3, r3
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	4619      	mov	r1, r3
 800661e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10f      	bne.n	8006644 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006632:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006642:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006644:	2300      	movs	r3, #0
 8006646:	e000      	b.n	800664a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006648:	2302      	movs	r3, #2
  }
}
 800664a:	4618      	mov	r0, r3
 800664c:	3714      	adds	r7, #20
 800664e:	46bd      	mov	sp, r7
 8006650:	bc80      	pop	{r7}
 8006652:	4770      	bx	lr

08006654 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800666a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f7ff ff11 	bl	800649c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3708      	adds	r7, #8
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006692:	b2db      	uxtb	r3, r3
 8006694:	2b22      	cmp	r3, #34	; 0x22
 8006696:	d170      	bne.n	800677a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066a0:	d117      	bne.n	80066d2 <UART_Receive_IT+0x4e>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d113      	bne.n	80066d2 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ca:	1c9a      	adds	r2, r3, #2
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	629a      	str	r2, [r3, #40]	; 0x28
 80066d0:	e026      	b.n	8006720 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80066d8:	2300      	movs	r3, #0
 80066da:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066e4:	d007      	beq.n	80066f6 <UART_Receive_IT+0x72>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10a      	bne.n	8006704 <UART_Receive_IT+0x80>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	701a      	strb	r2, [r3, #0]
 8006702:	e008      	b.n	8006716 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	b2db      	uxtb	r3, r3
 800670c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006710:	b2da      	uxtb	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29b      	uxth	r3, r3
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	4619      	mov	r1, r3
 800672e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006730:	2b00      	cmp	r3, #0
 8006732:	d120      	bne.n	8006776 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0220 	bic.w	r2, r2, #32
 8006742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695a      	ldr	r2, [r3, #20]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0201 	bic.w	r2, r2, #1
 8006762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2220      	movs	r2, #32
 8006768:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f7fb fcc1 	bl	80020f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006772:	2300      	movs	r3, #0
 8006774:	e002      	b.n	800677c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	e000      	b.n	800677c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800677a:	2302      	movs	r3, #2
  }
}
 800677c:	4618      	mov	r0, r3
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689a      	ldr	r2, [r3, #8]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80067be:	f023 030c 	bic.w	r3, r3, #12
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6812      	ldr	r2, [r2, #0]
 80067c6:	68b9      	ldr	r1, [r7, #8]
 80067c8:	430b      	orrs	r3, r1
 80067ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	699a      	ldr	r2, [r3, #24]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a2c      	ldr	r2, [pc, #176]	; (8006898 <UART_SetConfig+0x114>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d103      	bne.n	80067f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067ec:	f7ff fa7e 	bl	8005cec <HAL_RCC_GetPCLK2Freq>
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	e002      	b.n	80067fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067f4:	f7ff fa66 	bl	8005cc4 <HAL_RCC_GetPCLK1Freq>
 80067f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4613      	mov	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	009a      	lsls	r2, r3, #2
 8006804:	441a      	add	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006810:	4a22      	ldr	r2, [pc, #136]	; (800689c <UART_SetConfig+0x118>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	0119      	lsls	r1, r3, #4
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4613      	mov	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4413      	add	r3, r2
 8006822:	009a      	lsls	r2, r3, #2
 8006824:	441a      	add	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006830:	4b1a      	ldr	r3, [pc, #104]	; (800689c <UART_SetConfig+0x118>)
 8006832:	fba3 0302 	umull	r0, r3, r3, r2
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	2064      	movs	r0, #100	; 0x64
 800683a:	fb00 f303 	mul.w	r3, r0, r3
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	3332      	adds	r3, #50	; 0x32
 8006844:	4a15      	ldr	r2, [pc, #84]	; (800689c <UART_SetConfig+0x118>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006850:	4419      	add	r1, r3
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	4613      	mov	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	009a      	lsls	r2, r3, #2
 800685c:	441a      	add	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	fbb2 f2f3 	udiv	r2, r2, r3
 8006868:	4b0c      	ldr	r3, [pc, #48]	; (800689c <UART_SetConfig+0x118>)
 800686a:	fba3 0302 	umull	r0, r3, r3, r2
 800686e:	095b      	lsrs	r3, r3, #5
 8006870:	2064      	movs	r0, #100	; 0x64
 8006872:	fb00 f303 	mul.w	r3, r0, r3
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	011b      	lsls	r3, r3, #4
 800687a:	3332      	adds	r3, #50	; 0x32
 800687c:	4a07      	ldr	r2, [pc, #28]	; (800689c <UART_SetConfig+0x118>)
 800687e:	fba2 2303 	umull	r2, r3, r2, r3
 8006882:	095b      	lsrs	r3, r3, #5
 8006884:	f003 020f 	and.w	r2, r3, #15
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	440a      	add	r2, r1
 800688e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006890:	bf00      	nop
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40013800 	.word	0x40013800
 800689c:	51eb851f 	.word	0x51eb851f

080068a0 <__errno>:
 80068a0:	4b01      	ldr	r3, [pc, #4]	; (80068a8 <__errno+0x8>)
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	20000010 	.word	0x20000010

080068ac <__libc_init_array>:
 80068ac:	b570      	push	{r4, r5, r6, lr}
 80068ae:	2500      	movs	r5, #0
 80068b0:	4e0c      	ldr	r6, [pc, #48]	; (80068e4 <__libc_init_array+0x38>)
 80068b2:	4c0d      	ldr	r4, [pc, #52]	; (80068e8 <__libc_init_array+0x3c>)
 80068b4:	1ba4      	subs	r4, r4, r6
 80068b6:	10a4      	asrs	r4, r4, #2
 80068b8:	42a5      	cmp	r5, r4
 80068ba:	d109      	bne.n	80068d0 <__libc_init_array+0x24>
 80068bc:	f003 f8c2 	bl	8009a44 <_init>
 80068c0:	2500      	movs	r5, #0
 80068c2:	4e0a      	ldr	r6, [pc, #40]	; (80068ec <__libc_init_array+0x40>)
 80068c4:	4c0a      	ldr	r4, [pc, #40]	; (80068f0 <__libc_init_array+0x44>)
 80068c6:	1ba4      	subs	r4, r4, r6
 80068c8:	10a4      	asrs	r4, r4, #2
 80068ca:	42a5      	cmp	r5, r4
 80068cc:	d105      	bne.n	80068da <__libc_init_array+0x2e>
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068d4:	4798      	blx	r3
 80068d6:	3501      	adds	r5, #1
 80068d8:	e7ee      	b.n	80068b8 <__libc_init_array+0xc>
 80068da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068de:	4798      	blx	r3
 80068e0:	3501      	adds	r5, #1
 80068e2:	e7f2      	b.n	80068ca <__libc_init_array+0x1e>
 80068e4:	08009e84 	.word	0x08009e84
 80068e8:	08009e84 	.word	0x08009e84
 80068ec:	08009e84 	.word	0x08009e84
 80068f0:	08009e88 	.word	0x08009e88

080068f4 <memset>:
 80068f4:	4603      	mov	r3, r0
 80068f6:	4402      	add	r2, r0
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d100      	bne.n	80068fe <memset+0xa>
 80068fc:	4770      	bx	lr
 80068fe:	f803 1b01 	strb.w	r1, [r3], #1
 8006902:	e7f9      	b.n	80068f8 <memset+0x4>

08006904 <_scanf_float>:
 8006904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006908:	469a      	mov	sl, r3
 800690a:	688b      	ldr	r3, [r1, #8]
 800690c:	4616      	mov	r6, r2
 800690e:	1e5a      	subs	r2, r3, #1
 8006910:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006914:	bf88      	it	hi
 8006916:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800691a:	b087      	sub	sp, #28
 800691c:	bf85      	ittet	hi
 800691e:	189b      	addhi	r3, r3, r2
 8006920:	9301      	strhi	r3, [sp, #4]
 8006922:	2300      	movls	r3, #0
 8006924:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006928:	4688      	mov	r8, r1
 800692a:	f04f 0b00 	mov.w	fp, #0
 800692e:	bf8c      	ite	hi
 8006930:	608b      	strhi	r3, [r1, #8]
 8006932:	9301      	strls	r3, [sp, #4]
 8006934:	680b      	ldr	r3, [r1, #0]
 8006936:	4607      	mov	r7, r0
 8006938:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800693c:	f848 3b1c 	str.w	r3, [r8], #28
 8006940:	460c      	mov	r4, r1
 8006942:	4645      	mov	r5, r8
 8006944:	465a      	mov	r2, fp
 8006946:	46d9      	mov	r9, fp
 8006948:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800694c:	f8cd b008 	str.w	fp, [sp, #8]
 8006950:	68a1      	ldr	r1, [r4, #8]
 8006952:	b181      	cbz	r1, 8006976 <_scanf_float+0x72>
 8006954:	6833      	ldr	r3, [r6, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	2b49      	cmp	r3, #73	; 0x49
 800695a:	d071      	beq.n	8006a40 <_scanf_float+0x13c>
 800695c:	d84d      	bhi.n	80069fa <_scanf_float+0xf6>
 800695e:	2b39      	cmp	r3, #57	; 0x39
 8006960:	d840      	bhi.n	80069e4 <_scanf_float+0xe0>
 8006962:	2b31      	cmp	r3, #49	; 0x31
 8006964:	f080 8088 	bcs.w	8006a78 <_scanf_float+0x174>
 8006968:	2b2d      	cmp	r3, #45	; 0x2d
 800696a:	f000 8090 	beq.w	8006a8e <_scanf_float+0x18a>
 800696e:	d815      	bhi.n	800699c <_scanf_float+0x98>
 8006970:	2b2b      	cmp	r3, #43	; 0x2b
 8006972:	f000 808c 	beq.w	8006a8e <_scanf_float+0x18a>
 8006976:	f1b9 0f00 	cmp.w	r9, #0
 800697a:	d003      	beq.n	8006984 <_scanf_float+0x80>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	3a01      	subs	r2, #1
 8006986:	2a01      	cmp	r2, #1
 8006988:	f200 80ea 	bhi.w	8006b60 <_scanf_float+0x25c>
 800698c:	4545      	cmp	r5, r8
 800698e:	f200 80dc 	bhi.w	8006b4a <_scanf_float+0x246>
 8006992:	2601      	movs	r6, #1
 8006994:	4630      	mov	r0, r6
 8006996:	b007      	add	sp, #28
 8006998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699c:	2b2e      	cmp	r3, #46	; 0x2e
 800699e:	f000 809f 	beq.w	8006ae0 <_scanf_float+0x1dc>
 80069a2:	2b30      	cmp	r3, #48	; 0x30
 80069a4:	d1e7      	bne.n	8006976 <_scanf_float+0x72>
 80069a6:	6820      	ldr	r0, [r4, #0]
 80069a8:	f410 7f80 	tst.w	r0, #256	; 0x100
 80069ac:	d064      	beq.n	8006a78 <_scanf_float+0x174>
 80069ae:	9b01      	ldr	r3, [sp, #4]
 80069b0:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80069b4:	6020      	str	r0, [r4, #0]
 80069b6:	f109 0901 	add.w	r9, r9, #1
 80069ba:	b11b      	cbz	r3, 80069c4 <_scanf_float+0xc0>
 80069bc:	3b01      	subs	r3, #1
 80069be:	3101      	adds	r1, #1
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	60a1      	str	r1, [r4, #8]
 80069c4:	68a3      	ldr	r3, [r4, #8]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	60a3      	str	r3, [r4, #8]
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	3301      	adds	r3, #1
 80069ce:	6123      	str	r3, [r4, #16]
 80069d0:	6873      	ldr	r3, [r6, #4]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	6073      	str	r3, [r6, #4]
 80069d8:	f340 80ac 	ble.w	8006b34 <_scanf_float+0x230>
 80069dc:	6833      	ldr	r3, [r6, #0]
 80069de:	3301      	adds	r3, #1
 80069e0:	6033      	str	r3, [r6, #0]
 80069e2:	e7b5      	b.n	8006950 <_scanf_float+0x4c>
 80069e4:	2b45      	cmp	r3, #69	; 0x45
 80069e6:	f000 8085 	beq.w	8006af4 <_scanf_float+0x1f0>
 80069ea:	2b46      	cmp	r3, #70	; 0x46
 80069ec:	d06a      	beq.n	8006ac4 <_scanf_float+0x1c0>
 80069ee:	2b41      	cmp	r3, #65	; 0x41
 80069f0:	d1c1      	bne.n	8006976 <_scanf_float+0x72>
 80069f2:	2a01      	cmp	r2, #1
 80069f4:	d1bf      	bne.n	8006976 <_scanf_float+0x72>
 80069f6:	2202      	movs	r2, #2
 80069f8:	e046      	b.n	8006a88 <_scanf_float+0x184>
 80069fa:	2b65      	cmp	r3, #101	; 0x65
 80069fc:	d07a      	beq.n	8006af4 <_scanf_float+0x1f0>
 80069fe:	d818      	bhi.n	8006a32 <_scanf_float+0x12e>
 8006a00:	2b54      	cmp	r3, #84	; 0x54
 8006a02:	d066      	beq.n	8006ad2 <_scanf_float+0x1ce>
 8006a04:	d811      	bhi.n	8006a2a <_scanf_float+0x126>
 8006a06:	2b4e      	cmp	r3, #78	; 0x4e
 8006a08:	d1b5      	bne.n	8006976 <_scanf_float+0x72>
 8006a0a:	2a00      	cmp	r2, #0
 8006a0c:	d146      	bne.n	8006a9c <_scanf_float+0x198>
 8006a0e:	f1b9 0f00 	cmp.w	r9, #0
 8006a12:	d145      	bne.n	8006aa0 <_scanf_float+0x19c>
 8006a14:	6821      	ldr	r1, [r4, #0]
 8006a16:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a1a:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a1e:	d13f      	bne.n	8006aa0 <_scanf_float+0x19c>
 8006a20:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a24:	6021      	str	r1, [r4, #0]
 8006a26:	2201      	movs	r2, #1
 8006a28:	e02e      	b.n	8006a88 <_scanf_float+0x184>
 8006a2a:	2b59      	cmp	r3, #89	; 0x59
 8006a2c:	d01e      	beq.n	8006a6c <_scanf_float+0x168>
 8006a2e:	2b61      	cmp	r3, #97	; 0x61
 8006a30:	e7de      	b.n	80069f0 <_scanf_float+0xec>
 8006a32:	2b6e      	cmp	r3, #110	; 0x6e
 8006a34:	d0e9      	beq.n	8006a0a <_scanf_float+0x106>
 8006a36:	d815      	bhi.n	8006a64 <_scanf_float+0x160>
 8006a38:	2b66      	cmp	r3, #102	; 0x66
 8006a3a:	d043      	beq.n	8006ac4 <_scanf_float+0x1c0>
 8006a3c:	2b69      	cmp	r3, #105	; 0x69
 8006a3e:	d19a      	bne.n	8006976 <_scanf_float+0x72>
 8006a40:	f1bb 0f00 	cmp.w	fp, #0
 8006a44:	d138      	bne.n	8006ab8 <_scanf_float+0x1b4>
 8006a46:	f1b9 0f00 	cmp.w	r9, #0
 8006a4a:	d197      	bne.n	800697c <_scanf_float+0x78>
 8006a4c:	6821      	ldr	r1, [r4, #0]
 8006a4e:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a52:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a56:	d195      	bne.n	8006984 <_scanf_float+0x80>
 8006a58:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a5c:	6021      	str	r1, [r4, #0]
 8006a5e:	f04f 0b01 	mov.w	fp, #1
 8006a62:	e011      	b.n	8006a88 <_scanf_float+0x184>
 8006a64:	2b74      	cmp	r3, #116	; 0x74
 8006a66:	d034      	beq.n	8006ad2 <_scanf_float+0x1ce>
 8006a68:	2b79      	cmp	r3, #121	; 0x79
 8006a6a:	d184      	bne.n	8006976 <_scanf_float+0x72>
 8006a6c:	f1bb 0f07 	cmp.w	fp, #7
 8006a70:	d181      	bne.n	8006976 <_scanf_float+0x72>
 8006a72:	f04f 0b08 	mov.w	fp, #8
 8006a76:	e007      	b.n	8006a88 <_scanf_float+0x184>
 8006a78:	eb12 0f0b 	cmn.w	r2, fp
 8006a7c:	f47f af7b 	bne.w	8006976 <_scanf_float+0x72>
 8006a80:	6821      	ldr	r1, [r4, #0]
 8006a82:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006a86:	6021      	str	r1, [r4, #0]
 8006a88:	702b      	strb	r3, [r5, #0]
 8006a8a:	3501      	adds	r5, #1
 8006a8c:	e79a      	b.n	80069c4 <_scanf_float+0xc0>
 8006a8e:	6821      	ldr	r1, [r4, #0]
 8006a90:	0608      	lsls	r0, r1, #24
 8006a92:	f57f af70 	bpl.w	8006976 <_scanf_float+0x72>
 8006a96:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a9a:	e7f4      	b.n	8006a86 <_scanf_float+0x182>
 8006a9c:	2a02      	cmp	r2, #2
 8006a9e:	d047      	beq.n	8006b30 <_scanf_float+0x22c>
 8006aa0:	f1bb 0f01 	cmp.w	fp, #1
 8006aa4:	d003      	beq.n	8006aae <_scanf_float+0x1aa>
 8006aa6:	f1bb 0f04 	cmp.w	fp, #4
 8006aaa:	f47f af64 	bne.w	8006976 <_scanf_float+0x72>
 8006aae:	f10b 0b01 	add.w	fp, fp, #1
 8006ab2:	fa5f fb8b 	uxtb.w	fp, fp
 8006ab6:	e7e7      	b.n	8006a88 <_scanf_float+0x184>
 8006ab8:	f1bb 0f03 	cmp.w	fp, #3
 8006abc:	d0f7      	beq.n	8006aae <_scanf_float+0x1aa>
 8006abe:	f1bb 0f05 	cmp.w	fp, #5
 8006ac2:	e7f2      	b.n	8006aaa <_scanf_float+0x1a6>
 8006ac4:	f1bb 0f02 	cmp.w	fp, #2
 8006ac8:	f47f af55 	bne.w	8006976 <_scanf_float+0x72>
 8006acc:	f04f 0b03 	mov.w	fp, #3
 8006ad0:	e7da      	b.n	8006a88 <_scanf_float+0x184>
 8006ad2:	f1bb 0f06 	cmp.w	fp, #6
 8006ad6:	f47f af4e 	bne.w	8006976 <_scanf_float+0x72>
 8006ada:	f04f 0b07 	mov.w	fp, #7
 8006ade:	e7d3      	b.n	8006a88 <_scanf_float+0x184>
 8006ae0:	6821      	ldr	r1, [r4, #0]
 8006ae2:	0588      	lsls	r0, r1, #22
 8006ae4:	f57f af47 	bpl.w	8006976 <_scanf_float+0x72>
 8006ae8:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006aec:	6021      	str	r1, [r4, #0]
 8006aee:	f8cd 9008 	str.w	r9, [sp, #8]
 8006af2:	e7c9      	b.n	8006a88 <_scanf_float+0x184>
 8006af4:	6821      	ldr	r1, [r4, #0]
 8006af6:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006afa:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006afe:	d006      	beq.n	8006b0e <_scanf_float+0x20a>
 8006b00:	0548      	lsls	r0, r1, #21
 8006b02:	f57f af38 	bpl.w	8006976 <_scanf_float+0x72>
 8006b06:	f1b9 0f00 	cmp.w	r9, #0
 8006b0a:	f43f af3b 	beq.w	8006984 <_scanf_float+0x80>
 8006b0e:	0588      	lsls	r0, r1, #22
 8006b10:	bf58      	it	pl
 8006b12:	9802      	ldrpl	r0, [sp, #8]
 8006b14:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b18:	bf58      	it	pl
 8006b1a:	eba9 0000 	subpl.w	r0, r9, r0
 8006b1e:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006b22:	bf58      	it	pl
 8006b24:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006b28:	6021      	str	r1, [r4, #0]
 8006b2a:	f04f 0900 	mov.w	r9, #0
 8006b2e:	e7ab      	b.n	8006a88 <_scanf_float+0x184>
 8006b30:	2203      	movs	r2, #3
 8006b32:	e7a9      	b.n	8006a88 <_scanf_float+0x184>
 8006b34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b38:	4631      	mov	r1, r6
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	9205      	str	r2, [sp, #20]
 8006b3e:	4798      	blx	r3
 8006b40:	9a05      	ldr	r2, [sp, #20]
 8006b42:	2800      	cmp	r0, #0
 8006b44:	f43f af04 	beq.w	8006950 <_scanf_float+0x4c>
 8006b48:	e715      	b.n	8006976 <_scanf_float+0x72>
 8006b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b4e:	4632      	mov	r2, r6
 8006b50:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006b54:	4638      	mov	r0, r7
 8006b56:	4798      	blx	r3
 8006b58:	6923      	ldr	r3, [r4, #16]
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	6123      	str	r3, [r4, #16]
 8006b5e:	e715      	b.n	800698c <_scanf_float+0x88>
 8006b60:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8006b64:	2b06      	cmp	r3, #6
 8006b66:	d80a      	bhi.n	8006b7e <_scanf_float+0x27a>
 8006b68:	f1bb 0f02 	cmp.w	fp, #2
 8006b6c:	d967      	bls.n	8006c3e <_scanf_float+0x33a>
 8006b6e:	f1ab 0b03 	sub.w	fp, fp, #3
 8006b72:	fa5f fb8b 	uxtb.w	fp, fp
 8006b76:	eba5 0b0b 	sub.w	fp, r5, fp
 8006b7a:	455d      	cmp	r5, fp
 8006b7c:	d14a      	bne.n	8006c14 <_scanf_float+0x310>
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	05da      	lsls	r2, r3, #23
 8006b82:	d51f      	bpl.n	8006bc4 <_scanf_float+0x2c0>
 8006b84:	055b      	lsls	r3, r3, #21
 8006b86:	d467      	bmi.n	8006c58 <_scanf_float+0x354>
 8006b88:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006b8c:	6923      	ldr	r3, [r4, #16]
 8006b8e:	2965      	cmp	r1, #101	; 0x65
 8006b90:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006b94:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8006b98:	6123      	str	r3, [r4, #16]
 8006b9a:	d00d      	beq.n	8006bb8 <_scanf_float+0x2b4>
 8006b9c:	2945      	cmp	r1, #69	; 0x45
 8006b9e:	d00b      	beq.n	8006bb8 <_scanf_float+0x2b4>
 8006ba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ba4:	4632      	mov	r2, r6
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	4798      	blx	r3
 8006baa:	6923      	ldr	r3, [r4, #16]
 8006bac:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	f1a5 0b02 	sub.w	fp, r5, #2
 8006bb6:	6123      	str	r3, [r4, #16]
 8006bb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bbc:	4632      	mov	r2, r6
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	4798      	blx	r3
 8006bc2:	465d      	mov	r5, fp
 8006bc4:	6826      	ldr	r6, [r4, #0]
 8006bc6:	f016 0610 	ands.w	r6, r6, #16
 8006bca:	d176      	bne.n	8006cba <_scanf_float+0x3b6>
 8006bcc:	702e      	strb	r6, [r5, #0]
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bd8:	d141      	bne.n	8006c5e <_scanf_float+0x35a>
 8006bda:	9b02      	ldr	r3, [sp, #8]
 8006bdc:	eba9 0303 	sub.w	r3, r9, r3
 8006be0:	425a      	negs	r2, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d148      	bne.n	8006c78 <_scanf_float+0x374>
 8006be6:	4641      	mov	r1, r8
 8006be8:	2200      	movs	r2, #0
 8006bea:	4638      	mov	r0, r7
 8006bec:	f000 fef0 	bl	80079d0 <_strtod_r>
 8006bf0:	6825      	ldr	r5, [r4, #0]
 8006bf2:	4680      	mov	r8, r0
 8006bf4:	f015 0f02 	tst.w	r5, #2
 8006bf8:	4689      	mov	r9, r1
 8006bfa:	f8da 3000 	ldr.w	r3, [sl]
 8006bfe:	d046      	beq.n	8006c8e <_scanf_float+0x38a>
 8006c00:	1d1a      	adds	r2, r3, #4
 8006c02:	f8ca 2000 	str.w	r2, [sl]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	e9c3 8900 	strd	r8, r9, [r3]
 8006c0c:	68e3      	ldr	r3, [r4, #12]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	60e3      	str	r3, [r4, #12]
 8006c12:	e6bf      	b.n	8006994 <_scanf_float+0x90>
 8006c14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c18:	4632      	mov	r2, r6
 8006c1a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c1e:	4638      	mov	r0, r7
 8006c20:	4798      	blx	r3
 8006c22:	6923      	ldr	r3, [r4, #16]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	e7a7      	b.n	8006b7a <_scanf_float+0x276>
 8006c2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c2e:	4632      	mov	r2, r6
 8006c30:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c34:	4638      	mov	r0, r7
 8006c36:	4798      	blx	r3
 8006c38:	6923      	ldr	r3, [r4, #16]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	6123      	str	r3, [r4, #16]
 8006c3e:	4545      	cmp	r5, r8
 8006c40:	d8f3      	bhi.n	8006c2a <_scanf_float+0x326>
 8006c42:	e6a6      	b.n	8006992 <_scanf_float+0x8e>
 8006c44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c48:	4632      	mov	r2, r6
 8006c4a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c4e:	4638      	mov	r0, r7
 8006c50:	4798      	blx	r3
 8006c52:	6923      	ldr	r3, [r4, #16]
 8006c54:	3b01      	subs	r3, #1
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	4545      	cmp	r5, r8
 8006c5a:	d8f3      	bhi.n	8006c44 <_scanf_float+0x340>
 8006c5c:	e699      	b.n	8006992 <_scanf_float+0x8e>
 8006c5e:	9b03      	ldr	r3, [sp, #12]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0c0      	beq.n	8006be6 <_scanf_float+0x2e2>
 8006c64:	9904      	ldr	r1, [sp, #16]
 8006c66:	230a      	movs	r3, #10
 8006c68:	4632      	mov	r2, r6
 8006c6a:	3101      	adds	r1, #1
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f000 ff3b 	bl	8007ae8 <_strtol_r>
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	9d04      	ldr	r5, [sp, #16]
 8006c76:	1ac2      	subs	r2, r0, r3
 8006c78:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c7c:	429d      	cmp	r5, r3
 8006c7e:	bf28      	it	cs
 8006c80:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006c84:	490e      	ldr	r1, [pc, #56]	; (8006cc0 <_scanf_float+0x3bc>)
 8006c86:	4628      	mov	r0, r5
 8006c88:	f000 f820 	bl	8006ccc <siprintf>
 8006c8c:	e7ab      	b.n	8006be6 <_scanf_float+0x2e2>
 8006c8e:	1d1f      	adds	r7, r3, #4
 8006c90:	f015 0504 	ands.w	r5, r5, #4
 8006c94:	f8ca 7000 	str.w	r7, [sl]
 8006c98:	d1b5      	bne.n	8006c06 <_scanf_float+0x302>
 8006c9a:	681f      	ldr	r7, [r3, #0]
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	f7f9 feb4 	bl	8000a0c <__aeabi_dcmpun>
 8006ca4:	b120      	cbz	r0, 8006cb0 <_scanf_float+0x3ac>
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	f000 f80c 	bl	8006cc4 <nanf>
 8006cac:	6038      	str	r0, [r7, #0]
 8006cae:	e7ad      	b.n	8006c0c <_scanf_float+0x308>
 8006cb0:	4640      	mov	r0, r8
 8006cb2:	4649      	mov	r1, r9
 8006cb4:	f7f9 ff08 	bl	8000ac8 <__aeabi_d2f>
 8006cb8:	e7f8      	b.n	8006cac <_scanf_float+0x3a8>
 8006cba:	2600      	movs	r6, #0
 8006cbc:	e66a      	b.n	8006994 <_scanf_float+0x90>
 8006cbe:	bf00      	nop
 8006cc0:	08009b60 	.word	0x08009b60

08006cc4 <nanf>:
 8006cc4:	4800      	ldr	r0, [pc, #0]	; (8006cc8 <nanf+0x4>)
 8006cc6:	4770      	bx	lr
 8006cc8:	7fc00000 	.word	0x7fc00000

08006ccc <siprintf>:
 8006ccc:	b40e      	push	{r1, r2, r3}
 8006cce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cd2:	b500      	push	{lr}
 8006cd4:	b09c      	sub	sp, #112	; 0x70
 8006cd6:	ab1d      	add	r3, sp, #116	; 0x74
 8006cd8:	9002      	str	r0, [sp, #8]
 8006cda:	9006      	str	r0, [sp, #24]
 8006cdc:	9107      	str	r1, [sp, #28]
 8006cde:	9104      	str	r1, [sp, #16]
 8006ce0:	4808      	ldr	r0, [pc, #32]	; (8006d04 <siprintf+0x38>)
 8006ce2:	4909      	ldr	r1, [pc, #36]	; (8006d08 <siprintf+0x3c>)
 8006ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce8:	9105      	str	r1, [sp, #20]
 8006cea:	6800      	ldr	r0, [r0, #0]
 8006cec:	a902      	add	r1, sp, #8
 8006cee:	9301      	str	r3, [sp, #4]
 8006cf0:	f001 ff20 	bl	8008b34 <_svfiprintf_r>
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	9b02      	ldr	r3, [sp, #8]
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	b01c      	add	sp, #112	; 0x70
 8006cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d00:	b003      	add	sp, #12
 8006d02:	4770      	bx	lr
 8006d04:	20000010 	.word	0x20000010
 8006d08:	ffff0208 	.word	0xffff0208

08006d0c <siscanf>:
 8006d0c:	b40e      	push	{r1, r2, r3}
 8006d0e:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006d12:	b530      	push	{r4, r5, lr}
 8006d14:	b09c      	sub	sp, #112	; 0x70
 8006d16:	ac1f      	add	r4, sp, #124	; 0x7c
 8006d18:	f854 5b04 	ldr.w	r5, [r4], #4
 8006d1c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006d20:	9002      	str	r0, [sp, #8]
 8006d22:	9006      	str	r0, [sp, #24]
 8006d24:	f7f9 fa14 	bl	8000150 <strlen>
 8006d28:	4b0b      	ldr	r3, [pc, #44]	; (8006d58 <siscanf+0x4c>)
 8006d2a:	9003      	str	r0, [sp, #12]
 8006d2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d2e:	2300      	movs	r3, #0
 8006d30:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d32:	9314      	str	r3, [sp, #80]	; 0x50
 8006d34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d38:	9007      	str	r0, [sp, #28]
 8006d3a:	4808      	ldr	r0, [pc, #32]	; (8006d5c <siscanf+0x50>)
 8006d3c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d40:	462a      	mov	r2, r5
 8006d42:	4623      	mov	r3, r4
 8006d44:	a902      	add	r1, sp, #8
 8006d46:	6800      	ldr	r0, [r0, #0]
 8006d48:	9401      	str	r4, [sp, #4]
 8006d4a:	f002 f845 	bl	8008dd8 <__ssvfiscanf_r>
 8006d4e:	b01c      	add	sp, #112	; 0x70
 8006d50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d54:	b003      	add	sp, #12
 8006d56:	4770      	bx	lr
 8006d58:	08006d61 	.word	0x08006d61
 8006d5c:	20000010 	.word	0x20000010

08006d60 <__seofread>:
 8006d60:	2000      	movs	r0, #0
 8006d62:	4770      	bx	lr

08006d64 <strncmp>:
 8006d64:	b510      	push	{r4, lr}
 8006d66:	b16a      	cbz	r2, 8006d84 <strncmp+0x20>
 8006d68:	3901      	subs	r1, #1
 8006d6a:	1884      	adds	r4, r0, r2
 8006d6c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006d70:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d103      	bne.n	8006d80 <strncmp+0x1c>
 8006d78:	42a0      	cmp	r0, r4
 8006d7a:	d001      	beq.n	8006d80 <strncmp+0x1c>
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1f5      	bne.n	8006d6c <strncmp+0x8>
 8006d80:	1a98      	subs	r0, r3, r2
 8006d82:	bd10      	pop	{r4, pc}
 8006d84:	4610      	mov	r0, r2
 8006d86:	e7fc      	b.n	8006d82 <strncmp+0x1e>

08006d88 <sulp>:
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	460f      	mov	r7, r1
 8006d8e:	4690      	mov	r8, r2
 8006d90:	f001 fce0 	bl	8008754 <__ulp>
 8006d94:	4604      	mov	r4, r0
 8006d96:	460d      	mov	r5, r1
 8006d98:	f1b8 0f00 	cmp.w	r8, #0
 8006d9c:	d011      	beq.n	8006dc2 <sulp+0x3a>
 8006d9e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006da2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	dd0b      	ble.n	8006dc2 <sulp+0x3a>
 8006daa:	2400      	movs	r4, #0
 8006dac:	051b      	lsls	r3, r3, #20
 8006dae:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006db2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006db6:	4622      	mov	r2, r4
 8006db8:	462b      	mov	r3, r5
 8006dba:	f7f9 fb8d 	bl	80004d8 <__aeabi_dmul>
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	460d      	mov	r5, r1
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	4629      	mov	r1, r5
 8006dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dca:	0000      	movs	r0, r0
 8006dcc:	0000      	movs	r0, r0
	...

08006dd0 <_strtod_l>:
 8006dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd4:	461f      	mov	r7, r3
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	b0a1      	sub	sp, #132	; 0x84
 8006dda:	4683      	mov	fp, r0
 8006ddc:	4638      	mov	r0, r7
 8006dde:	460e      	mov	r6, r1
 8006de0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006de2:	931c      	str	r3, [sp, #112]	; 0x70
 8006de4:	f001 f9cc 	bl	8008180 <__localeconv_l>
 8006de8:	4680      	mov	r8, r0
 8006dea:	6800      	ldr	r0, [r0, #0]
 8006dec:	f7f9 f9b0 	bl	8000150 <strlen>
 8006df0:	f04f 0900 	mov.w	r9, #0
 8006df4:	4604      	mov	r4, r0
 8006df6:	f04f 0a00 	mov.w	sl, #0
 8006dfa:	961b      	str	r6, [sp, #108]	; 0x6c
 8006dfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dfe:	781a      	ldrb	r2, [r3, #0]
 8006e00:	2a0d      	cmp	r2, #13
 8006e02:	d832      	bhi.n	8006e6a <_strtod_l+0x9a>
 8006e04:	2a09      	cmp	r2, #9
 8006e06:	d236      	bcs.n	8006e76 <_strtod_l+0xa6>
 8006e08:	2a00      	cmp	r2, #0
 8006e0a:	d03e      	beq.n	8006e8a <_strtod_l+0xba>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	930d      	str	r3, [sp, #52]	; 0x34
 8006e10:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006e12:	782b      	ldrb	r3, [r5, #0]
 8006e14:	2b30      	cmp	r3, #48	; 0x30
 8006e16:	f040 80ac 	bne.w	8006f72 <_strtod_l+0x1a2>
 8006e1a:	786b      	ldrb	r3, [r5, #1]
 8006e1c:	2b58      	cmp	r3, #88	; 0x58
 8006e1e:	d001      	beq.n	8006e24 <_strtod_l+0x54>
 8006e20:	2b78      	cmp	r3, #120	; 0x78
 8006e22:	d167      	bne.n	8006ef4 <_strtod_l+0x124>
 8006e24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e26:	9702      	str	r7, [sp, #8]
 8006e28:	9301      	str	r3, [sp, #4]
 8006e2a:	ab1c      	add	r3, sp, #112	; 0x70
 8006e2c:	9300      	str	r3, [sp, #0]
 8006e2e:	4a89      	ldr	r2, [pc, #548]	; (8007054 <_strtod_l+0x284>)
 8006e30:	ab1d      	add	r3, sp, #116	; 0x74
 8006e32:	a91b      	add	r1, sp, #108	; 0x6c
 8006e34:	4658      	mov	r0, fp
 8006e36:	f000 feb9 	bl	8007bac <__gethex>
 8006e3a:	f010 0407 	ands.w	r4, r0, #7
 8006e3e:	4606      	mov	r6, r0
 8006e40:	d005      	beq.n	8006e4e <_strtod_l+0x7e>
 8006e42:	2c06      	cmp	r4, #6
 8006e44:	d12b      	bne.n	8006e9e <_strtod_l+0xce>
 8006e46:	2300      	movs	r3, #0
 8006e48:	3501      	adds	r5, #1
 8006e4a:	951b      	str	r5, [sp, #108]	; 0x6c
 8006e4c:	930d      	str	r3, [sp, #52]	; 0x34
 8006e4e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f040 85a6 	bne.w	80079a2 <_strtod_l+0xbd2>
 8006e56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e58:	b1e3      	cbz	r3, 8006e94 <_strtod_l+0xc4>
 8006e5a:	464a      	mov	r2, r9
 8006e5c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8006e60:	4610      	mov	r0, r2
 8006e62:	4619      	mov	r1, r3
 8006e64:	b021      	add	sp, #132	; 0x84
 8006e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6a:	2a2b      	cmp	r2, #43	; 0x2b
 8006e6c:	d015      	beq.n	8006e9a <_strtod_l+0xca>
 8006e6e:	2a2d      	cmp	r2, #45	; 0x2d
 8006e70:	d004      	beq.n	8006e7c <_strtod_l+0xac>
 8006e72:	2a20      	cmp	r2, #32
 8006e74:	d1ca      	bne.n	8006e0c <_strtod_l+0x3c>
 8006e76:	3301      	adds	r3, #1
 8006e78:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e7a:	e7bf      	b.n	8006dfc <_strtod_l+0x2c>
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	920d      	str	r2, [sp, #52]	; 0x34
 8006e80:	1c5a      	adds	r2, r3, #1
 8006e82:	921b      	str	r2, [sp, #108]	; 0x6c
 8006e84:	785b      	ldrb	r3, [r3, #1]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1c2      	bne.n	8006e10 <_strtod_l+0x40>
 8006e8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e8c:	961b      	str	r6, [sp, #108]	; 0x6c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f040 8585 	bne.w	800799e <_strtod_l+0xbce>
 8006e94:	464a      	mov	r2, r9
 8006e96:	4653      	mov	r3, sl
 8006e98:	e7e2      	b.n	8006e60 <_strtod_l+0x90>
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	e7ef      	b.n	8006e7e <_strtod_l+0xae>
 8006e9e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006ea0:	b13a      	cbz	r2, 8006eb2 <_strtod_l+0xe2>
 8006ea2:	2135      	movs	r1, #53	; 0x35
 8006ea4:	a81e      	add	r0, sp, #120	; 0x78
 8006ea6:	f001 fd48 	bl	800893a <__copybits>
 8006eaa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006eac:	4658      	mov	r0, fp
 8006eae:	f001 f9ba 	bl	8008226 <_Bfree>
 8006eb2:	3c01      	subs	r4, #1
 8006eb4:	2c04      	cmp	r4, #4
 8006eb6:	d806      	bhi.n	8006ec6 <_strtod_l+0xf6>
 8006eb8:	e8df f004 	tbb	[pc, r4]
 8006ebc:	1714030a 	.word	0x1714030a
 8006ec0:	0a          	.byte	0x0a
 8006ec1:	00          	.byte	0x00
 8006ec2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8006ec6:	0731      	lsls	r1, r6, #28
 8006ec8:	d5c1      	bpl.n	8006e4e <_strtod_l+0x7e>
 8006eca:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8006ece:	e7be      	b.n	8006e4e <_strtod_l+0x7e>
 8006ed0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006ed2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8006ed6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006eda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ede:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8006ee2:	e7f0      	b.n	8006ec6 <_strtod_l+0xf6>
 8006ee4:	f8df a170 	ldr.w	sl, [pc, #368]	; 8007058 <_strtod_l+0x288>
 8006ee8:	e7ed      	b.n	8006ec6 <_strtod_l+0xf6>
 8006eea:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8006eee:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006ef2:	e7e8      	b.n	8006ec6 <_strtod_l+0xf6>
 8006ef4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ef6:	1c5a      	adds	r2, r3, #1
 8006ef8:	921b      	str	r2, [sp, #108]	; 0x6c
 8006efa:	785b      	ldrb	r3, [r3, #1]
 8006efc:	2b30      	cmp	r3, #48	; 0x30
 8006efe:	d0f9      	beq.n	8006ef4 <_strtod_l+0x124>
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0a4      	beq.n	8006e4e <_strtod_l+0x7e>
 8006f04:	2301      	movs	r3, #1
 8006f06:	2500      	movs	r5, #0
 8006f08:	220a      	movs	r2, #10
 8006f0a:	9307      	str	r3, [sp, #28]
 8006f0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f0e:	9506      	str	r5, [sp, #24]
 8006f10:	9308      	str	r3, [sp, #32]
 8006f12:	9504      	str	r5, [sp, #16]
 8006f14:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006f16:	7807      	ldrb	r7, [r0, #0]
 8006f18:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006f1c:	b2d9      	uxtb	r1, r3
 8006f1e:	2909      	cmp	r1, #9
 8006f20:	d929      	bls.n	8006f76 <_strtod_l+0x1a6>
 8006f22:	4622      	mov	r2, r4
 8006f24:	f8d8 1000 	ldr.w	r1, [r8]
 8006f28:	f7ff ff1c 	bl	8006d64 <strncmp>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d031      	beq.n	8006f94 <_strtod_l+0x1c4>
 8006f30:	2000      	movs	r0, #0
 8006f32:	463b      	mov	r3, r7
 8006f34:	4602      	mov	r2, r0
 8006f36:	9c04      	ldr	r4, [sp, #16]
 8006f38:	9005      	str	r0, [sp, #20]
 8006f3a:	2b65      	cmp	r3, #101	; 0x65
 8006f3c:	d001      	beq.n	8006f42 <_strtod_l+0x172>
 8006f3e:	2b45      	cmp	r3, #69	; 0x45
 8006f40:	d114      	bne.n	8006f6c <_strtod_l+0x19c>
 8006f42:	b924      	cbnz	r4, 8006f4e <_strtod_l+0x17e>
 8006f44:	b910      	cbnz	r0, 8006f4c <_strtod_l+0x17c>
 8006f46:	9b07      	ldr	r3, [sp, #28]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d09e      	beq.n	8006e8a <_strtod_l+0xba>
 8006f4c:	2400      	movs	r4, #0
 8006f4e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006f50:	1c73      	adds	r3, r6, #1
 8006f52:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f54:	7873      	ldrb	r3, [r6, #1]
 8006f56:	2b2b      	cmp	r3, #43	; 0x2b
 8006f58:	d078      	beq.n	800704c <_strtod_l+0x27c>
 8006f5a:	2b2d      	cmp	r3, #45	; 0x2d
 8006f5c:	d070      	beq.n	8007040 <_strtod_l+0x270>
 8006f5e:	f04f 0c00 	mov.w	ip, #0
 8006f62:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006f66:	2f09      	cmp	r7, #9
 8006f68:	d97c      	bls.n	8007064 <_strtod_l+0x294>
 8006f6a:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f6c:	f04f 0e00 	mov.w	lr, #0
 8006f70:	e09a      	b.n	80070a8 <_strtod_l+0x2d8>
 8006f72:	2300      	movs	r3, #0
 8006f74:	e7c7      	b.n	8006f06 <_strtod_l+0x136>
 8006f76:	9904      	ldr	r1, [sp, #16]
 8006f78:	3001      	adds	r0, #1
 8006f7a:	2908      	cmp	r1, #8
 8006f7c:	bfd7      	itett	le
 8006f7e:	9906      	ldrle	r1, [sp, #24]
 8006f80:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006f84:	fb02 3301 	mlale	r3, r2, r1, r3
 8006f88:	9306      	strle	r3, [sp, #24]
 8006f8a:	9b04      	ldr	r3, [sp, #16]
 8006f8c:	901b      	str	r0, [sp, #108]	; 0x6c
 8006f8e:	3301      	adds	r3, #1
 8006f90:	9304      	str	r3, [sp, #16]
 8006f92:	e7bf      	b.n	8006f14 <_strtod_l+0x144>
 8006f94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f96:	191a      	adds	r2, r3, r4
 8006f98:	921b      	str	r2, [sp, #108]	; 0x6c
 8006f9a:	9a04      	ldr	r2, [sp, #16]
 8006f9c:	5d1b      	ldrb	r3, [r3, r4]
 8006f9e:	2a00      	cmp	r2, #0
 8006fa0:	d037      	beq.n	8007012 <_strtod_l+0x242>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	9c04      	ldr	r4, [sp, #16]
 8006fa6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006faa:	2909      	cmp	r1, #9
 8006fac:	d913      	bls.n	8006fd6 <_strtod_l+0x206>
 8006fae:	2101      	movs	r1, #1
 8006fb0:	9105      	str	r1, [sp, #20]
 8006fb2:	e7c2      	b.n	8006f3a <_strtod_l+0x16a>
 8006fb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	1c5a      	adds	r2, r3, #1
 8006fba:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fbc:	785b      	ldrb	r3, [r3, #1]
 8006fbe:	2b30      	cmp	r3, #48	; 0x30
 8006fc0:	d0f8      	beq.n	8006fb4 <_strtod_l+0x1e4>
 8006fc2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006fc6:	2a08      	cmp	r2, #8
 8006fc8:	f200 84f0 	bhi.w	80079ac <_strtod_l+0xbdc>
 8006fcc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006fce:	9208      	str	r2, [sp, #32]
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006fda:	f100 0101 	add.w	r1, r0, #1
 8006fde:	d012      	beq.n	8007006 <_strtod_l+0x236>
 8006fe0:	440a      	add	r2, r1
 8006fe2:	270a      	movs	r7, #10
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	eb00 0c04 	add.w	ip, r0, r4
 8006fea:	458c      	cmp	ip, r1
 8006fec:	d113      	bne.n	8007016 <_strtod_l+0x246>
 8006fee:	1821      	adds	r1, r4, r0
 8006ff0:	2908      	cmp	r1, #8
 8006ff2:	f104 0401 	add.w	r4, r4, #1
 8006ff6:	4404      	add	r4, r0
 8006ff8:	dc19      	bgt.n	800702e <_strtod_l+0x25e>
 8006ffa:	210a      	movs	r1, #10
 8006ffc:	9b06      	ldr	r3, [sp, #24]
 8006ffe:	fb01 e303 	mla	r3, r1, r3, lr
 8007002:	9306      	str	r3, [sp, #24]
 8007004:	2100      	movs	r1, #0
 8007006:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007008:	1c58      	adds	r0, r3, #1
 800700a:	901b      	str	r0, [sp, #108]	; 0x6c
 800700c:	785b      	ldrb	r3, [r3, #1]
 800700e:	4608      	mov	r0, r1
 8007010:	e7c9      	b.n	8006fa6 <_strtod_l+0x1d6>
 8007012:	9804      	ldr	r0, [sp, #16]
 8007014:	e7d3      	b.n	8006fbe <_strtod_l+0x1ee>
 8007016:	2908      	cmp	r1, #8
 8007018:	f101 0101 	add.w	r1, r1, #1
 800701c:	dc03      	bgt.n	8007026 <_strtod_l+0x256>
 800701e:	9b06      	ldr	r3, [sp, #24]
 8007020:	437b      	muls	r3, r7
 8007022:	9306      	str	r3, [sp, #24]
 8007024:	e7e1      	b.n	8006fea <_strtod_l+0x21a>
 8007026:	2910      	cmp	r1, #16
 8007028:	bfd8      	it	le
 800702a:	437d      	mulle	r5, r7
 800702c:	e7dd      	b.n	8006fea <_strtod_l+0x21a>
 800702e:	2c10      	cmp	r4, #16
 8007030:	bfdc      	itt	le
 8007032:	210a      	movle	r1, #10
 8007034:	fb01 e505 	mlale	r5, r1, r5, lr
 8007038:	e7e4      	b.n	8007004 <_strtod_l+0x234>
 800703a:	2301      	movs	r3, #1
 800703c:	9305      	str	r3, [sp, #20]
 800703e:	e781      	b.n	8006f44 <_strtod_l+0x174>
 8007040:	f04f 0c01 	mov.w	ip, #1
 8007044:	1cb3      	adds	r3, r6, #2
 8007046:	931b      	str	r3, [sp, #108]	; 0x6c
 8007048:	78b3      	ldrb	r3, [r6, #2]
 800704a:	e78a      	b.n	8006f62 <_strtod_l+0x192>
 800704c:	f04f 0c00 	mov.w	ip, #0
 8007050:	e7f8      	b.n	8007044 <_strtod_l+0x274>
 8007052:	bf00      	nop
 8007054:	08009b74 	.word	0x08009b74
 8007058:	7ff00000 	.word	0x7ff00000
 800705c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800705e:	1c5f      	adds	r7, r3, #1
 8007060:	971b      	str	r7, [sp, #108]	; 0x6c
 8007062:	785b      	ldrb	r3, [r3, #1]
 8007064:	2b30      	cmp	r3, #48	; 0x30
 8007066:	d0f9      	beq.n	800705c <_strtod_l+0x28c>
 8007068:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800706c:	2f08      	cmp	r7, #8
 800706e:	f63f af7d 	bhi.w	8006f6c <_strtod_l+0x19c>
 8007072:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007076:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007078:	9309      	str	r3, [sp, #36]	; 0x24
 800707a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800707c:	1c5f      	adds	r7, r3, #1
 800707e:	971b      	str	r7, [sp, #108]	; 0x6c
 8007080:	785b      	ldrb	r3, [r3, #1]
 8007082:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007086:	f1b8 0f09 	cmp.w	r8, #9
 800708a:	d937      	bls.n	80070fc <_strtod_l+0x32c>
 800708c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800708e:	1a7f      	subs	r7, r7, r1
 8007090:	2f08      	cmp	r7, #8
 8007092:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007096:	dc37      	bgt.n	8007108 <_strtod_l+0x338>
 8007098:	45be      	cmp	lr, r7
 800709a:	bfa8      	it	ge
 800709c:	46be      	movge	lr, r7
 800709e:	f1bc 0f00 	cmp.w	ip, #0
 80070a2:	d001      	beq.n	80070a8 <_strtod_l+0x2d8>
 80070a4:	f1ce 0e00 	rsb	lr, lr, #0
 80070a8:	2c00      	cmp	r4, #0
 80070aa:	d151      	bne.n	8007150 <_strtod_l+0x380>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	f47f aece 	bne.w	8006e4e <_strtod_l+0x7e>
 80070b2:	9a07      	ldr	r2, [sp, #28]
 80070b4:	2a00      	cmp	r2, #0
 80070b6:	f47f aeca 	bne.w	8006e4e <_strtod_l+0x7e>
 80070ba:	9a05      	ldr	r2, [sp, #20]
 80070bc:	2a00      	cmp	r2, #0
 80070be:	f47f aee4 	bne.w	8006e8a <_strtod_l+0xba>
 80070c2:	2b4e      	cmp	r3, #78	; 0x4e
 80070c4:	d027      	beq.n	8007116 <_strtod_l+0x346>
 80070c6:	dc21      	bgt.n	800710c <_strtod_l+0x33c>
 80070c8:	2b49      	cmp	r3, #73	; 0x49
 80070ca:	f47f aede 	bne.w	8006e8a <_strtod_l+0xba>
 80070ce:	49a4      	ldr	r1, [pc, #656]	; (8007360 <_strtod_l+0x590>)
 80070d0:	a81b      	add	r0, sp, #108	; 0x6c
 80070d2:	f000 ff9f 	bl	8008014 <__match>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f43f aed7 	beq.w	8006e8a <_strtod_l+0xba>
 80070dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070de:	49a1      	ldr	r1, [pc, #644]	; (8007364 <_strtod_l+0x594>)
 80070e0:	3b01      	subs	r3, #1
 80070e2:	a81b      	add	r0, sp, #108	; 0x6c
 80070e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80070e6:	f000 ff95 	bl	8008014 <__match>
 80070ea:	b910      	cbnz	r0, 80070f2 <_strtod_l+0x322>
 80070ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070ee:	3301      	adds	r3, #1
 80070f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80070f2:	f8df a284 	ldr.w	sl, [pc, #644]	; 8007378 <_strtod_l+0x5a8>
 80070f6:	f04f 0900 	mov.w	r9, #0
 80070fa:	e6a8      	b.n	8006e4e <_strtod_l+0x7e>
 80070fc:	210a      	movs	r1, #10
 80070fe:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007102:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007106:	e7b8      	b.n	800707a <_strtod_l+0x2aa>
 8007108:	46be      	mov	lr, r7
 800710a:	e7c8      	b.n	800709e <_strtod_l+0x2ce>
 800710c:	2b69      	cmp	r3, #105	; 0x69
 800710e:	d0de      	beq.n	80070ce <_strtod_l+0x2fe>
 8007110:	2b6e      	cmp	r3, #110	; 0x6e
 8007112:	f47f aeba 	bne.w	8006e8a <_strtod_l+0xba>
 8007116:	4994      	ldr	r1, [pc, #592]	; (8007368 <_strtod_l+0x598>)
 8007118:	a81b      	add	r0, sp, #108	; 0x6c
 800711a:	f000 ff7b 	bl	8008014 <__match>
 800711e:	2800      	cmp	r0, #0
 8007120:	f43f aeb3 	beq.w	8006e8a <_strtod_l+0xba>
 8007124:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	2b28      	cmp	r3, #40	; 0x28
 800712a:	d10e      	bne.n	800714a <_strtod_l+0x37a>
 800712c:	aa1e      	add	r2, sp, #120	; 0x78
 800712e:	498f      	ldr	r1, [pc, #572]	; (800736c <_strtod_l+0x59c>)
 8007130:	a81b      	add	r0, sp, #108	; 0x6c
 8007132:	f000 ff83 	bl	800803c <__hexnan>
 8007136:	2805      	cmp	r0, #5
 8007138:	d107      	bne.n	800714a <_strtod_l+0x37a>
 800713a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800713c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8007140:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8007144:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8007148:	e681      	b.n	8006e4e <_strtod_l+0x7e>
 800714a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8007380 <_strtod_l+0x5b0>
 800714e:	e7d2      	b.n	80070f6 <_strtod_l+0x326>
 8007150:	ebae 0302 	sub.w	r3, lr, r2
 8007154:	9307      	str	r3, [sp, #28]
 8007156:	9b04      	ldr	r3, [sp, #16]
 8007158:	9806      	ldr	r0, [sp, #24]
 800715a:	2b00      	cmp	r3, #0
 800715c:	bf08      	it	eq
 800715e:	4623      	moveq	r3, r4
 8007160:	2c10      	cmp	r4, #16
 8007162:	9304      	str	r3, [sp, #16]
 8007164:	46a0      	mov	r8, r4
 8007166:	bfa8      	it	ge
 8007168:	f04f 0810 	movge.w	r8, #16
 800716c:	f7f9 f93a 	bl	80003e4 <__aeabi_ui2d>
 8007170:	2c09      	cmp	r4, #9
 8007172:	4681      	mov	r9, r0
 8007174:	468a      	mov	sl, r1
 8007176:	dc13      	bgt.n	80071a0 <_strtod_l+0x3d0>
 8007178:	9b07      	ldr	r3, [sp, #28]
 800717a:	2b00      	cmp	r3, #0
 800717c:	f43f ae67 	beq.w	8006e4e <_strtod_l+0x7e>
 8007180:	9b07      	ldr	r3, [sp, #28]
 8007182:	dd7e      	ble.n	8007282 <_strtod_l+0x4b2>
 8007184:	2b16      	cmp	r3, #22
 8007186:	dc65      	bgt.n	8007254 <_strtod_l+0x484>
 8007188:	4a79      	ldr	r2, [pc, #484]	; (8007370 <_strtod_l+0x5a0>)
 800718a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800718e:	464a      	mov	r2, r9
 8007190:	e9de 0100 	ldrd	r0, r1, [lr]
 8007194:	4653      	mov	r3, sl
 8007196:	f7f9 f99f 	bl	80004d8 <__aeabi_dmul>
 800719a:	4681      	mov	r9, r0
 800719c:	468a      	mov	sl, r1
 800719e:	e656      	b.n	8006e4e <_strtod_l+0x7e>
 80071a0:	4b73      	ldr	r3, [pc, #460]	; (8007370 <_strtod_l+0x5a0>)
 80071a2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80071a6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80071aa:	f7f9 f995 	bl	80004d8 <__aeabi_dmul>
 80071ae:	4606      	mov	r6, r0
 80071b0:	4628      	mov	r0, r5
 80071b2:	460f      	mov	r7, r1
 80071b4:	f7f9 f916 	bl	80003e4 <__aeabi_ui2d>
 80071b8:	4602      	mov	r2, r0
 80071ba:	460b      	mov	r3, r1
 80071bc:	4630      	mov	r0, r6
 80071be:	4639      	mov	r1, r7
 80071c0:	f7f8 ffd4 	bl	800016c <__adddf3>
 80071c4:	2c0f      	cmp	r4, #15
 80071c6:	4681      	mov	r9, r0
 80071c8:	468a      	mov	sl, r1
 80071ca:	ddd5      	ble.n	8007178 <_strtod_l+0x3a8>
 80071cc:	9b07      	ldr	r3, [sp, #28]
 80071ce:	eba4 0808 	sub.w	r8, r4, r8
 80071d2:	4498      	add	r8, r3
 80071d4:	f1b8 0f00 	cmp.w	r8, #0
 80071d8:	f340 809a 	ble.w	8007310 <_strtod_l+0x540>
 80071dc:	f018 030f 	ands.w	r3, r8, #15
 80071e0:	d00a      	beq.n	80071f8 <_strtod_l+0x428>
 80071e2:	4963      	ldr	r1, [pc, #396]	; (8007370 <_strtod_l+0x5a0>)
 80071e4:	464a      	mov	r2, r9
 80071e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071ee:	4653      	mov	r3, sl
 80071f0:	f7f9 f972 	bl	80004d8 <__aeabi_dmul>
 80071f4:	4681      	mov	r9, r0
 80071f6:	468a      	mov	sl, r1
 80071f8:	f038 080f 	bics.w	r8, r8, #15
 80071fc:	d077      	beq.n	80072ee <_strtod_l+0x51e>
 80071fe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007202:	dd4b      	ble.n	800729c <_strtod_l+0x4cc>
 8007204:	f04f 0800 	mov.w	r8, #0
 8007208:	f8cd 8010 	str.w	r8, [sp, #16]
 800720c:	f8cd 8020 	str.w	r8, [sp, #32]
 8007210:	f8cd 8018 	str.w	r8, [sp, #24]
 8007214:	2322      	movs	r3, #34	; 0x22
 8007216:	f04f 0900 	mov.w	r9, #0
 800721a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8007378 <_strtod_l+0x5a8>
 800721e:	f8cb 3000 	str.w	r3, [fp]
 8007222:	9b08      	ldr	r3, [sp, #32]
 8007224:	2b00      	cmp	r3, #0
 8007226:	f43f ae12 	beq.w	8006e4e <_strtod_l+0x7e>
 800722a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800722c:	4658      	mov	r0, fp
 800722e:	f000 fffa 	bl	8008226 <_Bfree>
 8007232:	9906      	ldr	r1, [sp, #24]
 8007234:	4658      	mov	r0, fp
 8007236:	f000 fff6 	bl	8008226 <_Bfree>
 800723a:	9904      	ldr	r1, [sp, #16]
 800723c:	4658      	mov	r0, fp
 800723e:	f000 fff2 	bl	8008226 <_Bfree>
 8007242:	9908      	ldr	r1, [sp, #32]
 8007244:	4658      	mov	r0, fp
 8007246:	f000 ffee 	bl	8008226 <_Bfree>
 800724a:	4641      	mov	r1, r8
 800724c:	4658      	mov	r0, fp
 800724e:	f000 ffea 	bl	8008226 <_Bfree>
 8007252:	e5fc      	b.n	8006e4e <_strtod_l+0x7e>
 8007254:	9a07      	ldr	r2, [sp, #28]
 8007256:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800725a:	4293      	cmp	r3, r2
 800725c:	dbb6      	blt.n	80071cc <_strtod_l+0x3fc>
 800725e:	4d44      	ldr	r5, [pc, #272]	; (8007370 <_strtod_l+0x5a0>)
 8007260:	f1c4 040f 	rsb	r4, r4, #15
 8007264:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007268:	464a      	mov	r2, r9
 800726a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800726e:	4653      	mov	r3, sl
 8007270:	f7f9 f932 	bl	80004d8 <__aeabi_dmul>
 8007274:	9b07      	ldr	r3, [sp, #28]
 8007276:	1b1c      	subs	r4, r3, r4
 8007278:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800727c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007280:	e789      	b.n	8007196 <_strtod_l+0x3c6>
 8007282:	f113 0f16 	cmn.w	r3, #22
 8007286:	dba1      	blt.n	80071cc <_strtod_l+0x3fc>
 8007288:	4a39      	ldr	r2, [pc, #228]	; (8007370 <_strtod_l+0x5a0>)
 800728a:	4648      	mov	r0, r9
 800728c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8007290:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007294:	4651      	mov	r1, sl
 8007296:	f7f9 fa49 	bl	800072c <__aeabi_ddiv>
 800729a:	e77e      	b.n	800719a <_strtod_l+0x3ca>
 800729c:	2300      	movs	r3, #0
 800729e:	4648      	mov	r0, r9
 80072a0:	4651      	mov	r1, sl
 80072a2:	461d      	mov	r5, r3
 80072a4:	4e33      	ldr	r6, [pc, #204]	; (8007374 <_strtod_l+0x5a4>)
 80072a6:	ea4f 1828 	mov.w	r8, r8, asr #4
 80072aa:	f1b8 0f01 	cmp.w	r8, #1
 80072ae:	dc21      	bgt.n	80072f4 <_strtod_l+0x524>
 80072b0:	b10b      	cbz	r3, 80072b6 <_strtod_l+0x4e6>
 80072b2:	4681      	mov	r9, r0
 80072b4:	468a      	mov	sl, r1
 80072b6:	4b2f      	ldr	r3, [pc, #188]	; (8007374 <_strtod_l+0x5a4>)
 80072b8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80072bc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80072c0:	464a      	mov	r2, r9
 80072c2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80072c6:	4653      	mov	r3, sl
 80072c8:	f7f9 f906 	bl	80004d8 <__aeabi_dmul>
 80072cc:	4b2a      	ldr	r3, [pc, #168]	; (8007378 <_strtod_l+0x5a8>)
 80072ce:	460a      	mov	r2, r1
 80072d0:	400b      	ands	r3, r1
 80072d2:	492a      	ldr	r1, [pc, #168]	; (800737c <_strtod_l+0x5ac>)
 80072d4:	4681      	mov	r9, r0
 80072d6:	428b      	cmp	r3, r1
 80072d8:	d894      	bhi.n	8007204 <_strtod_l+0x434>
 80072da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80072de:	428b      	cmp	r3, r1
 80072e0:	bf86      	itte	hi
 80072e2:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 80072e6:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8007384 <_strtod_l+0x5b4>
 80072ea:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80072ee:	2300      	movs	r3, #0
 80072f0:	9305      	str	r3, [sp, #20]
 80072f2:	e07b      	b.n	80073ec <_strtod_l+0x61c>
 80072f4:	f018 0f01 	tst.w	r8, #1
 80072f8:	d006      	beq.n	8007308 <_strtod_l+0x538>
 80072fa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	f7f9 f8e9 	bl	80004d8 <__aeabi_dmul>
 8007306:	2301      	movs	r3, #1
 8007308:	3501      	adds	r5, #1
 800730a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800730e:	e7cc      	b.n	80072aa <_strtod_l+0x4da>
 8007310:	d0ed      	beq.n	80072ee <_strtod_l+0x51e>
 8007312:	f1c8 0800 	rsb	r8, r8, #0
 8007316:	f018 020f 	ands.w	r2, r8, #15
 800731a:	d00a      	beq.n	8007332 <_strtod_l+0x562>
 800731c:	4b14      	ldr	r3, [pc, #80]	; (8007370 <_strtod_l+0x5a0>)
 800731e:	4648      	mov	r0, r9
 8007320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007324:	4651      	mov	r1, sl
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f7f9 f9ff 	bl	800072c <__aeabi_ddiv>
 800732e:	4681      	mov	r9, r0
 8007330:	468a      	mov	sl, r1
 8007332:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007336:	d0da      	beq.n	80072ee <_strtod_l+0x51e>
 8007338:	f1b8 0f1f 	cmp.w	r8, #31
 800733c:	dd24      	ble.n	8007388 <_strtod_l+0x5b8>
 800733e:	f04f 0800 	mov.w	r8, #0
 8007342:	f8cd 8010 	str.w	r8, [sp, #16]
 8007346:	f8cd 8020 	str.w	r8, [sp, #32]
 800734a:	f8cd 8018 	str.w	r8, [sp, #24]
 800734e:	2322      	movs	r3, #34	; 0x22
 8007350:	f04f 0900 	mov.w	r9, #0
 8007354:	f04f 0a00 	mov.w	sl, #0
 8007358:	f8cb 3000 	str.w	r3, [fp]
 800735c:	e761      	b.n	8007222 <_strtod_l+0x452>
 800735e:	bf00      	nop
 8007360:	08009b65 	.word	0x08009b65
 8007364:	08009b68 	.word	0x08009b68
 8007368:	08009b6e 	.word	0x08009b6e
 800736c:	08009b88 	.word	0x08009b88
 8007370:	08009c00 	.word	0x08009c00
 8007374:	08009bd8 	.word	0x08009bd8
 8007378:	7ff00000 	.word	0x7ff00000
 800737c:	7ca00000 	.word	0x7ca00000
 8007380:	fff80000 	.word	0xfff80000
 8007384:	7fefffff 	.word	0x7fefffff
 8007388:	f018 0310 	ands.w	r3, r8, #16
 800738c:	bf18      	it	ne
 800738e:	236a      	movne	r3, #106	; 0x6a
 8007390:	4648      	mov	r0, r9
 8007392:	9305      	str	r3, [sp, #20]
 8007394:	4651      	mov	r1, sl
 8007396:	2300      	movs	r3, #0
 8007398:	4da1      	ldr	r5, [pc, #644]	; (8007620 <_strtod_l+0x850>)
 800739a:	f1b8 0f00 	cmp.w	r8, #0
 800739e:	f300 8113 	bgt.w	80075c8 <_strtod_l+0x7f8>
 80073a2:	b10b      	cbz	r3, 80073a8 <_strtod_l+0x5d8>
 80073a4:	4681      	mov	r9, r0
 80073a6:	468a      	mov	sl, r1
 80073a8:	9b05      	ldr	r3, [sp, #20]
 80073aa:	b1bb      	cbz	r3, 80073dc <_strtod_l+0x60c>
 80073ac:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80073b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	4651      	mov	r1, sl
 80073b8:	dd10      	ble.n	80073dc <_strtod_l+0x60c>
 80073ba:	2b1f      	cmp	r3, #31
 80073bc:	f340 8110 	ble.w	80075e0 <_strtod_l+0x810>
 80073c0:	2b34      	cmp	r3, #52	; 0x34
 80073c2:	bfd8      	it	le
 80073c4:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80073c8:	f04f 0900 	mov.w	r9, #0
 80073cc:	bfcf      	iteee	gt
 80073ce:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80073d2:	3b20      	suble	r3, #32
 80073d4:	fa02 f303 	lslle.w	r3, r2, r3
 80073d8:	ea03 0a01 	andle.w	sl, r3, r1
 80073dc:	2200      	movs	r2, #0
 80073de:	2300      	movs	r3, #0
 80073e0:	4648      	mov	r0, r9
 80073e2:	4651      	mov	r1, sl
 80073e4:	f7f9 fae0 	bl	80009a8 <__aeabi_dcmpeq>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d1a8      	bne.n	800733e <_strtod_l+0x56e>
 80073ec:	9b06      	ldr	r3, [sp, #24]
 80073ee:	9a04      	ldr	r2, [sp, #16]
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	9908      	ldr	r1, [sp, #32]
 80073f4:	4623      	mov	r3, r4
 80073f6:	4658      	mov	r0, fp
 80073f8:	f000 ff67 	bl	80082ca <__s2b>
 80073fc:	9008      	str	r0, [sp, #32]
 80073fe:	2800      	cmp	r0, #0
 8007400:	f43f af00 	beq.w	8007204 <_strtod_l+0x434>
 8007404:	9a07      	ldr	r2, [sp, #28]
 8007406:	9b07      	ldr	r3, [sp, #28]
 8007408:	2a00      	cmp	r2, #0
 800740a:	f1c3 0300 	rsb	r3, r3, #0
 800740e:	bfa8      	it	ge
 8007410:	2300      	movge	r3, #0
 8007412:	f04f 0800 	mov.w	r8, #0
 8007416:	930e      	str	r3, [sp, #56]	; 0x38
 8007418:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800741c:	9316      	str	r3, [sp, #88]	; 0x58
 800741e:	f8cd 8010 	str.w	r8, [sp, #16]
 8007422:	9b08      	ldr	r3, [sp, #32]
 8007424:	4658      	mov	r0, fp
 8007426:	6859      	ldr	r1, [r3, #4]
 8007428:	f000 fec9 	bl	80081be <_Balloc>
 800742c:	9006      	str	r0, [sp, #24]
 800742e:	2800      	cmp	r0, #0
 8007430:	f43f aef0 	beq.w	8007214 <_strtod_l+0x444>
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	300c      	adds	r0, #12
 8007438:	691a      	ldr	r2, [r3, #16]
 800743a:	f103 010c 	add.w	r1, r3, #12
 800743e:	3202      	adds	r2, #2
 8007440:	0092      	lsls	r2, r2, #2
 8007442:	f000 feb1 	bl	80081a8 <memcpy>
 8007446:	ab1e      	add	r3, sp, #120	; 0x78
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	ab1d      	add	r3, sp, #116	; 0x74
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	464a      	mov	r2, r9
 8007450:	4653      	mov	r3, sl
 8007452:	4658      	mov	r0, fp
 8007454:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8007458:	f001 f9f2 	bl	8008840 <__d2b>
 800745c:	901c      	str	r0, [sp, #112]	; 0x70
 800745e:	2800      	cmp	r0, #0
 8007460:	f43f aed8 	beq.w	8007214 <_strtod_l+0x444>
 8007464:	2101      	movs	r1, #1
 8007466:	4658      	mov	r0, fp
 8007468:	f000 ffbb 	bl	80083e2 <__i2b>
 800746c:	9004      	str	r0, [sp, #16]
 800746e:	4603      	mov	r3, r0
 8007470:	2800      	cmp	r0, #0
 8007472:	f43f aecf 	beq.w	8007214 <_strtod_l+0x444>
 8007476:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007478:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800747a:	2d00      	cmp	r5, #0
 800747c:	bfab      	itete	ge
 800747e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007480:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007482:	18ee      	addge	r6, r5, r3
 8007484:	1b5c      	sublt	r4, r3, r5
 8007486:	9b05      	ldr	r3, [sp, #20]
 8007488:	bfa8      	it	ge
 800748a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800748c:	eba5 0503 	sub.w	r5, r5, r3
 8007490:	4415      	add	r5, r2
 8007492:	4b64      	ldr	r3, [pc, #400]	; (8007624 <_strtod_l+0x854>)
 8007494:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8007498:	bfb8      	it	lt
 800749a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800749c:	429d      	cmp	r5, r3
 800749e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80074a2:	f280 80af 	bge.w	8007604 <_strtod_l+0x834>
 80074a6:	1b5b      	subs	r3, r3, r5
 80074a8:	2b1f      	cmp	r3, #31
 80074aa:	eba2 0203 	sub.w	r2, r2, r3
 80074ae:	f04f 0701 	mov.w	r7, #1
 80074b2:	f300 809c 	bgt.w	80075ee <_strtod_l+0x81e>
 80074b6:	2500      	movs	r5, #0
 80074b8:	fa07 f303 	lsl.w	r3, r7, r3
 80074bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80074be:	18b7      	adds	r7, r6, r2
 80074c0:	9b05      	ldr	r3, [sp, #20]
 80074c2:	42be      	cmp	r6, r7
 80074c4:	4414      	add	r4, r2
 80074c6:	441c      	add	r4, r3
 80074c8:	4633      	mov	r3, r6
 80074ca:	bfa8      	it	ge
 80074cc:	463b      	movge	r3, r7
 80074ce:	42a3      	cmp	r3, r4
 80074d0:	bfa8      	it	ge
 80074d2:	4623      	movge	r3, r4
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	bfc2      	ittt	gt
 80074d8:	1aff      	subgt	r7, r7, r3
 80074da:	1ae4      	subgt	r4, r4, r3
 80074dc:	1af6      	subgt	r6, r6, r3
 80074de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074e0:	b1bb      	cbz	r3, 8007512 <_strtod_l+0x742>
 80074e2:	461a      	mov	r2, r3
 80074e4:	9904      	ldr	r1, [sp, #16]
 80074e6:	4658      	mov	r0, fp
 80074e8:	f001 f81a 	bl	8008520 <__pow5mult>
 80074ec:	9004      	str	r0, [sp, #16]
 80074ee:	2800      	cmp	r0, #0
 80074f0:	f43f ae90 	beq.w	8007214 <_strtod_l+0x444>
 80074f4:	4601      	mov	r1, r0
 80074f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80074f8:	4658      	mov	r0, fp
 80074fa:	f000 ff7b 	bl	80083f4 <__multiply>
 80074fe:	9009      	str	r0, [sp, #36]	; 0x24
 8007500:	2800      	cmp	r0, #0
 8007502:	f43f ae87 	beq.w	8007214 <_strtod_l+0x444>
 8007506:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007508:	4658      	mov	r0, fp
 800750a:	f000 fe8c 	bl	8008226 <_Bfree>
 800750e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007510:	931c      	str	r3, [sp, #112]	; 0x70
 8007512:	2f00      	cmp	r7, #0
 8007514:	dc7a      	bgt.n	800760c <_strtod_l+0x83c>
 8007516:	9b07      	ldr	r3, [sp, #28]
 8007518:	2b00      	cmp	r3, #0
 800751a:	dd08      	ble.n	800752e <_strtod_l+0x75e>
 800751c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800751e:	9906      	ldr	r1, [sp, #24]
 8007520:	4658      	mov	r0, fp
 8007522:	f000 fffd 	bl	8008520 <__pow5mult>
 8007526:	9006      	str	r0, [sp, #24]
 8007528:	2800      	cmp	r0, #0
 800752a:	f43f ae73 	beq.w	8007214 <_strtod_l+0x444>
 800752e:	2c00      	cmp	r4, #0
 8007530:	dd08      	ble.n	8007544 <_strtod_l+0x774>
 8007532:	4622      	mov	r2, r4
 8007534:	9906      	ldr	r1, [sp, #24]
 8007536:	4658      	mov	r0, fp
 8007538:	f001 f840 	bl	80085bc <__lshift>
 800753c:	9006      	str	r0, [sp, #24]
 800753e:	2800      	cmp	r0, #0
 8007540:	f43f ae68 	beq.w	8007214 <_strtod_l+0x444>
 8007544:	2e00      	cmp	r6, #0
 8007546:	dd08      	ble.n	800755a <_strtod_l+0x78a>
 8007548:	4632      	mov	r2, r6
 800754a:	9904      	ldr	r1, [sp, #16]
 800754c:	4658      	mov	r0, fp
 800754e:	f001 f835 	bl	80085bc <__lshift>
 8007552:	9004      	str	r0, [sp, #16]
 8007554:	2800      	cmp	r0, #0
 8007556:	f43f ae5d 	beq.w	8007214 <_strtod_l+0x444>
 800755a:	9a06      	ldr	r2, [sp, #24]
 800755c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800755e:	4658      	mov	r0, fp
 8007560:	f001 f89a 	bl	8008698 <__mdiff>
 8007564:	4680      	mov	r8, r0
 8007566:	2800      	cmp	r0, #0
 8007568:	f43f ae54 	beq.w	8007214 <_strtod_l+0x444>
 800756c:	2400      	movs	r4, #0
 800756e:	68c3      	ldr	r3, [r0, #12]
 8007570:	9904      	ldr	r1, [sp, #16]
 8007572:	60c4      	str	r4, [r0, #12]
 8007574:	930c      	str	r3, [sp, #48]	; 0x30
 8007576:	f001 f875 	bl	8008664 <__mcmp>
 800757a:	42a0      	cmp	r0, r4
 800757c:	da54      	bge.n	8007628 <_strtod_l+0x858>
 800757e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007580:	b9f3      	cbnz	r3, 80075c0 <_strtod_l+0x7f0>
 8007582:	f1b9 0f00 	cmp.w	r9, #0
 8007586:	d11b      	bne.n	80075c0 <_strtod_l+0x7f0>
 8007588:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800758c:	b9c3      	cbnz	r3, 80075c0 <_strtod_l+0x7f0>
 800758e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007592:	0d1b      	lsrs	r3, r3, #20
 8007594:	051b      	lsls	r3, r3, #20
 8007596:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800759a:	d911      	bls.n	80075c0 <_strtod_l+0x7f0>
 800759c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80075a0:	b91b      	cbnz	r3, 80075aa <_strtod_l+0x7da>
 80075a2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	dd0a      	ble.n	80075c0 <_strtod_l+0x7f0>
 80075aa:	4641      	mov	r1, r8
 80075ac:	2201      	movs	r2, #1
 80075ae:	4658      	mov	r0, fp
 80075b0:	f001 f804 	bl	80085bc <__lshift>
 80075b4:	9904      	ldr	r1, [sp, #16]
 80075b6:	4680      	mov	r8, r0
 80075b8:	f001 f854 	bl	8008664 <__mcmp>
 80075bc:	2800      	cmp	r0, #0
 80075be:	dc68      	bgt.n	8007692 <_strtod_l+0x8c2>
 80075c0:	9b05      	ldr	r3, [sp, #20]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d172      	bne.n	80076ac <_strtod_l+0x8dc>
 80075c6:	e630      	b.n	800722a <_strtod_l+0x45a>
 80075c8:	f018 0f01 	tst.w	r8, #1
 80075cc:	d004      	beq.n	80075d8 <_strtod_l+0x808>
 80075ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075d2:	f7f8 ff81 	bl	80004d8 <__aeabi_dmul>
 80075d6:	2301      	movs	r3, #1
 80075d8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80075dc:	3508      	adds	r5, #8
 80075de:	e6dc      	b.n	800739a <_strtod_l+0x5ca>
 80075e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075e4:	fa02 f303 	lsl.w	r3, r2, r3
 80075e8:	ea03 0909 	and.w	r9, r3, r9
 80075ec:	e6f6      	b.n	80073dc <_strtod_l+0x60c>
 80075ee:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80075f2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80075f6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80075fa:	35e2      	adds	r5, #226	; 0xe2
 80075fc:	fa07 f505 	lsl.w	r5, r7, r5
 8007600:	970f      	str	r7, [sp, #60]	; 0x3c
 8007602:	e75c      	b.n	80074be <_strtod_l+0x6ee>
 8007604:	2301      	movs	r3, #1
 8007606:	2500      	movs	r5, #0
 8007608:	930f      	str	r3, [sp, #60]	; 0x3c
 800760a:	e758      	b.n	80074be <_strtod_l+0x6ee>
 800760c:	463a      	mov	r2, r7
 800760e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007610:	4658      	mov	r0, fp
 8007612:	f000 ffd3 	bl	80085bc <__lshift>
 8007616:	901c      	str	r0, [sp, #112]	; 0x70
 8007618:	2800      	cmp	r0, #0
 800761a:	f47f af7c 	bne.w	8007516 <_strtod_l+0x746>
 800761e:	e5f9      	b.n	8007214 <_strtod_l+0x444>
 8007620:	08009ba0 	.word	0x08009ba0
 8007624:	fffffc02 	.word	0xfffffc02
 8007628:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800762c:	f040 8089 	bne.w	8007742 <_strtod_l+0x972>
 8007630:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007632:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8007636:	b342      	cbz	r2, 800768a <_strtod_l+0x8ba>
 8007638:	4aaf      	ldr	r2, [pc, #700]	; (80078f8 <_strtod_l+0xb28>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d156      	bne.n	80076ec <_strtod_l+0x91c>
 800763e:	9b05      	ldr	r3, [sp, #20]
 8007640:	4648      	mov	r0, r9
 8007642:	b1eb      	cbz	r3, 8007680 <_strtod_l+0x8b0>
 8007644:	4653      	mov	r3, sl
 8007646:	4aad      	ldr	r2, [pc, #692]	; (80078fc <_strtod_l+0xb2c>)
 8007648:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800764c:	401a      	ands	r2, r3
 800764e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007652:	d818      	bhi.n	8007686 <_strtod_l+0x8b6>
 8007654:	0d12      	lsrs	r2, r2, #20
 8007656:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800765a:	fa01 f303 	lsl.w	r3, r1, r3
 800765e:	4298      	cmp	r0, r3
 8007660:	d144      	bne.n	80076ec <_strtod_l+0x91c>
 8007662:	4ba7      	ldr	r3, [pc, #668]	; (8007900 <_strtod_l+0xb30>)
 8007664:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007666:	429a      	cmp	r2, r3
 8007668:	d102      	bne.n	8007670 <_strtod_l+0x8a0>
 800766a:	3001      	adds	r0, #1
 800766c:	f43f add2 	beq.w	8007214 <_strtod_l+0x444>
 8007670:	4ba2      	ldr	r3, [pc, #648]	; (80078fc <_strtod_l+0xb2c>)
 8007672:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007674:	f04f 0900 	mov.w	r9, #0
 8007678:	401a      	ands	r2, r3
 800767a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 800767e:	e79f      	b.n	80075c0 <_strtod_l+0x7f0>
 8007680:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007684:	e7eb      	b.n	800765e <_strtod_l+0x88e>
 8007686:	460b      	mov	r3, r1
 8007688:	e7e9      	b.n	800765e <_strtod_l+0x88e>
 800768a:	bb7b      	cbnz	r3, 80076ec <_strtod_l+0x91c>
 800768c:	f1b9 0f00 	cmp.w	r9, #0
 8007690:	d12c      	bne.n	80076ec <_strtod_l+0x91c>
 8007692:	9905      	ldr	r1, [sp, #20]
 8007694:	4653      	mov	r3, sl
 8007696:	4a99      	ldr	r2, [pc, #612]	; (80078fc <_strtod_l+0xb2c>)
 8007698:	b1f1      	cbz	r1, 80076d8 <_strtod_l+0x908>
 800769a:	ea02 010a 	and.w	r1, r2, sl
 800769e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80076a2:	dc19      	bgt.n	80076d8 <_strtod_l+0x908>
 80076a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80076a8:	f77f ae51 	ble.w	800734e <_strtod_l+0x57e>
 80076ac:	2300      	movs	r3, #0
 80076ae:	4a95      	ldr	r2, [pc, #596]	; (8007904 <_strtod_l+0xb34>)
 80076b0:	4648      	mov	r0, r9
 80076b2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80076b6:	4651      	mov	r1, sl
 80076b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80076bc:	f7f8 ff0c 	bl	80004d8 <__aeabi_dmul>
 80076c0:	4681      	mov	r9, r0
 80076c2:	468a      	mov	sl, r1
 80076c4:	2900      	cmp	r1, #0
 80076c6:	f47f adb0 	bne.w	800722a <_strtod_l+0x45a>
 80076ca:	2800      	cmp	r0, #0
 80076cc:	f47f adad 	bne.w	800722a <_strtod_l+0x45a>
 80076d0:	2322      	movs	r3, #34	; 0x22
 80076d2:	f8cb 3000 	str.w	r3, [fp]
 80076d6:	e5a8      	b.n	800722a <_strtod_l+0x45a>
 80076d8:	4013      	ands	r3, r2
 80076da:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80076de:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80076e2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80076e6:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80076ea:	e769      	b.n	80075c0 <_strtod_l+0x7f0>
 80076ec:	b19d      	cbz	r5, 8007716 <_strtod_l+0x946>
 80076ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f0:	421d      	tst	r5, r3
 80076f2:	f43f af65 	beq.w	80075c0 <_strtod_l+0x7f0>
 80076f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076f8:	9a05      	ldr	r2, [sp, #20]
 80076fa:	4648      	mov	r0, r9
 80076fc:	4651      	mov	r1, sl
 80076fe:	b173      	cbz	r3, 800771e <_strtod_l+0x94e>
 8007700:	f7ff fb42 	bl	8006d88 <sulp>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800770c:	f7f8 fd2e 	bl	800016c <__adddf3>
 8007710:	4681      	mov	r9, r0
 8007712:	468a      	mov	sl, r1
 8007714:	e754      	b.n	80075c0 <_strtod_l+0x7f0>
 8007716:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007718:	ea13 0f09 	tst.w	r3, r9
 800771c:	e7e9      	b.n	80076f2 <_strtod_l+0x922>
 800771e:	f7ff fb33 	bl	8006d88 <sulp>
 8007722:	4602      	mov	r2, r0
 8007724:	460b      	mov	r3, r1
 8007726:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800772a:	f7f8 fd1d 	bl	8000168 <__aeabi_dsub>
 800772e:	2200      	movs	r2, #0
 8007730:	2300      	movs	r3, #0
 8007732:	4681      	mov	r9, r0
 8007734:	468a      	mov	sl, r1
 8007736:	f7f9 f937 	bl	80009a8 <__aeabi_dcmpeq>
 800773a:	2800      	cmp	r0, #0
 800773c:	f47f ae07 	bne.w	800734e <_strtod_l+0x57e>
 8007740:	e73e      	b.n	80075c0 <_strtod_l+0x7f0>
 8007742:	9904      	ldr	r1, [sp, #16]
 8007744:	4640      	mov	r0, r8
 8007746:	f001 f8ca 	bl	80088de <__ratio>
 800774a:	2200      	movs	r2, #0
 800774c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007750:	4606      	mov	r6, r0
 8007752:	460f      	mov	r7, r1
 8007754:	f7f9 f93c 	bl	80009d0 <__aeabi_dcmple>
 8007758:	2800      	cmp	r0, #0
 800775a:	d075      	beq.n	8007848 <_strtod_l+0xa78>
 800775c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800775e:	2b00      	cmp	r3, #0
 8007760:	d047      	beq.n	80077f2 <_strtod_l+0xa22>
 8007762:	2600      	movs	r6, #0
 8007764:	4f68      	ldr	r7, [pc, #416]	; (8007908 <_strtod_l+0xb38>)
 8007766:	4d68      	ldr	r5, [pc, #416]	; (8007908 <_strtod_l+0xb38>)
 8007768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800776e:	0d1b      	lsrs	r3, r3, #20
 8007770:	051b      	lsls	r3, r3, #20
 8007772:	930f      	str	r3, [sp, #60]	; 0x3c
 8007774:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007776:	4b65      	ldr	r3, [pc, #404]	; (800790c <_strtod_l+0xb3c>)
 8007778:	429a      	cmp	r2, r3
 800777a:	f040 80cf 	bne.w	800791c <_strtod_l+0xb4c>
 800777e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007782:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007788:	4648      	mov	r0, r9
 800778a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 800778e:	4651      	mov	r1, sl
 8007790:	f000 ffe0 	bl	8008754 <__ulp>
 8007794:	4602      	mov	r2, r0
 8007796:	460b      	mov	r3, r1
 8007798:	4630      	mov	r0, r6
 800779a:	4639      	mov	r1, r7
 800779c:	f7f8 fe9c 	bl	80004d8 <__aeabi_dmul>
 80077a0:	464a      	mov	r2, r9
 80077a2:	4653      	mov	r3, sl
 80077a4:	f7f8 fce2 	bl	800016c <__adddf3>
 80077a8:	460b      	mov	r3, r1
 80077aa:	4954      	ldr	r1, [pc, #336]	; (80078fc <_strtod_l+0xb2c>)
 80077ac:	4a58      	ldr	r2, [pc, #352]	; (8007910 <_strtod_l+0xb40>)
 80077ae:	4019      	ands	r1, r3
 80077b0:	4291      	cmp	r1, r2
 80077b2:	4681      	mov	r9, r0
 80077b4:	d95e      	bls.n	8007874 <_strtod_l+0xaa4>
 80077b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077b8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80077bc:	4293      	cmp	r3, r2
 80077be:	d103      	bne.n	80077c8 <_strtod_l+0x9f8>
 80077c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c2:	3301      	adds	r3, #1
 80077c4:	f43f ad26 	beq.w	8007214 <_strtod_l+0x444>
 80077c8:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80077cc:	f8df a130 	ldr.w	sl, [pc, #304]	; 8007900 <_strtod_l+0xb30>
 80077d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80077d2:	4658      	mov	r0, fp
 80077d4:	f000 fd27 	bl	8008226 <_Bfree>
 80077d8:	9906      	ldr	r1, [sp, #24]
 80077da:	4658      	mov	r0, fp
 80077dc:	f000 fd23 	bl	8008226 <_Bfree>
 80077e0:	9904      	ldr	r1, [sp, #16]
 80077e2:	4658      	mov	r0, fp
 80077e4:	f000 fd1f 	bl	8008226 <_Bfree>
 80077e8:	4641      	mov	r1, r8
 80077ea:	4658      	mov	r0, fp
 80077ec:	f000 fd1b 	bl	8008226 <_Bfree>
 80077f0:	e617      	b.n	8007422 <_strtod_l+0x652>
 80077f2:	f1b9 0f00 	cmp.w	r9, #0
 80077f6:	d119      	bne.n	800782c <_strtod_l+0xa5c>
 80077f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077fe:	b9e3      	cbnz	r3, 800783a <_strtod_l+0xa6a>
 8007800:	2200      	movs	r2, #0
 8007802:	4b41      	ldr	r3, [pc, #260]	; (8007908 <_strtod_l+0xb38>)
 8007804:	4630      	mov	r0, r6
 8007806:	4639      	mov	r1, r7
 8007808:	f7f9 f8d8 	bl	80009bc <__aeabi_dcmplt>
 800780c:	b9c8      	cbnz	r0, 8007842 <_strtod_l+0xa72>
 800780e:	2200      	movs	r2, #0
 8007810:	4b40      	ldr	r3, [pc, #256]	; (8007914 <_strtod_l+0xb44>)
 8007812:	4630      	mov	r0, r6
 8007814:	4639      	mov	r1, r7
 8007816:	f7f8 fe5f 	bl	80004d8 <__aeabi_dmul>
 800781a:	4604      	mov	r4, r0
 800781c:	460d      	mov	r5, r1
 800781e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007822:	9418      	str	r4, [sp, #96]	; 0x60
 8007824:	9319      	str	r3, [sp, #100]	; 0x64
 8007826:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800782a:	e79d      	b.n	8007768 <_strtod_l+0x998>
 800782c:	f1b9 0f01 	cmp.w	r9, #1
 8007830:	d103      	bne.n	800783a <_strtod_l+0xa6a>
 8007832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007834:	2b00      	cmp	r3, #0
 8007836:	f43f ad8a 	beq.w	800734e <_strtod_l+0x57e>
 800783a:	2600      	movs	r6, #0
 800783c:	4f36      	ldr	r7, [pc, #216]	; (8007918 <_strtod_l+0xb48>)
 800783e:	2400      	movs	r4, #0
 8007840:	e791      	b.n	8007766 <_strtod_l+0x996>
 8007842:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007844:	4d33      	ldr	r5, [pc, #204]	; (8007914 <_strtod_l+0xb44>)
 8007846:	e7ea      	b.n	800781e <_strtod_l+0xa4e>
 8007848:	4b32      	ldr	r3, [pc, #200]	; (8007914 <_strtod_l+0xb44>)
 800784a:	2200      	movs	r2, #0
 800784c:	4630      	mov	r0, r6
 800784e:	4639      	mov	r1, r7
 8007850:	f7f8 fe42 	bl	80004d8 <__aeabi_dmul>
 8007854:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007856:	4604      	mov	r4, r0
 8007858:	460d      	mov	r5, r1
 800785a:	b933      	cbnz	r3, 800786a <_strtod_l+0xa9a>
 800785c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007860:	9010      	str	r0, [sp, #64]	; 0x40
 8007862:	9311      	str	r3, [sp, #68]	; 0x44
 8007864:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007868:	e77e      	b.n	8007768 <_strtod_l+0x998>
 800786a:	4602      	mov	r2, r0
 800786c:	460b      	mov	r3, r1
 800786e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007872:	e7f7      	b.n	8007864 <_strtod_l+0xa94>
 8007874:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8007878:	9b05      	ldr	r3, [sp, #20]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1a8      	bne.n	80077d0 <_strtod_l+0xa00>
 800787e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007882:	0d1b      	lsrs	r3, r3, #20
 8007884:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007886:	051b      	lsls	r3, r3, #20
 8007888:	429a      	cmp	r2, r3
 800788a:	4656      	mov	r6, sl
 800788c:	d1a0      	bne.n	80077d0 <_strtod_l+0xa00>
 800788e:	4629      	mov	r1, r5
 8007890:	4620      	mov	r0, r4
 8007892:	f7f9 f8d1 	bl	8000a38 <__aeabi_d2iz>
 8007896:	f7f8 fdb5 	bl	8000404 <__aeabi_i2d>
 800789a:	460b      	mov	r3, r1
 800789c:	4602      	mov	r2, r0
 800789e:	4629      	mov	r1, r5
 80078a0:	4620      	mov	r0, r4
 80078a2:	f7f8 fc61 	bl	8000168 <__aeabi_dsub>
 80078a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a8:	4604      	mov	r4, r0
 80078aa:	460d      	mov	r5, r1
 80078ac:	b933      	cbnz	r3, 80078bc <_strtod_l+0xaec>
 80078ae:	f1b9 0f00 	cmp.w	r9, #0
 80078b2:	d103      	bne.n	80078bc <_strtod_l+0xaec>
 80078b4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80078b8:	2e00      	cmp	r6, #0
 80078ba:	d06a      	beq.n	8007992 <_strtod_l+0xbc2>
 80078bc:	a30a      	add	r3, pc, #40	; (adr r3, 80078e8 <_strtod_l+0xb18>)
 80078be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c2:	4620      	mov	r0, r4
 80078c4:	4629      	mov	r1, r5
 80078c6:	f7f9 f879 	bl	80009bc <__aeabi_dcmplt>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f47f acad 	bne.w	800722a <_strtod_l+0x45a>
 80078d0:	a307      	add	r3, pc, #28	; (adr r3, 80078f0 <_strtod_l+0xb20>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	4620      	mov	r0, r4
 80078d8:	4629      	mov	r1, r5
 80078da:	f7f9 f88d 	bl	80009f8 <__aeabi_dcmpgt>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f43f af76 	beq.w	80077d0 <_strtod_l+0xa00>
 80078e4:	e4a1      	b.n	800722a <_strtod_l+0x45a>
 80078e6:	bf00      	nop
 80078e8:	94a03595 	.word	0x94a03595
 80078ec:	3fdfffff 	.word	0x3fdfffff
 80078f0:	35afe535 	.word	0x35afe535
 80078f4:	3fe00000 	.word	0x3fe00000
 80078f8:	000fffff 	.word	0x000fffff
 80078fc:	7ff00000 	.word	0x7ff00000
 8007900:	7fefffff 	.word	0x7fefffff
 8007904:	39500000 	.word	0x39500000
 8007908:	3ff00000 	.word	0x3ff00000
 800790c:	7fe00000 	.word	0x7fe00000
 8007910:	7c9fffff 	.word	0x7c9fffff
 8007914:	3fe00000 	.word	0x3fe00000
 8007918:	bff00000 	.word	0xbff00000
 800791c:	9b05      	ldr	r3, [sp, #20]
 800791e:	b313      	cbz	r3, 8007966 <_strtod_l+0xb96>
 8007920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007922:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007926:	d81e      	bhi.n	8007966 <_strtod_l+0xb96>
 8007928:	a325      	add	r3, pc, #148	; (adr r3, 80079c0 <_strtod_l+0xbf0>)
 800792a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792e:	4620      	mov	r0, r4
 8007930:	4629      	mov	r1, r5
 8007932:	f7f9 f84d 	bl	80009d0 <__aeabi_dcmple>
 8007936:	b190      	cbz	r0, 800795e <_strtod_l+0xb8e>
 8007938:	4629      	mov	r1, r5
 800793a:	4620      	mov	r0, r4
 800793c:	f7f9 f8a4 	bl	8000a88 <__aeabi_d2uiz>
 8007940:	2800      	cmp	r0, #0
 8007942:	bf08      	it	eq
 8007944:	2001      	moveq	r0, #1
 8007946:	f7f8 fd4d 	bl	80003e4 <__aeabi_ui2d>
 800794a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800794c:	4604      	mov	r4, r0
 800794e:	460d      	mov	r5, r1
 8007950:	b9d3      	cbnz	r3, 8007988 <_strtod_l+0xbb8>
 8007952:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007956:	9012      	str	r0, [sp, #72]	; 0x48
 8007958:	9313      	str	r3, [sp, #76]	; 0x4c
 800795a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800795e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007960:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007964:	1a9f      	subs	r7, r3, r2
 8007966:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800796a:	f000 fef3 	bl	8008754 <__ulp>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	4630      	mov	r0, r6
 8007974:	4639      	mov	r1, r7
 8007976:	f7f8 fdaf 	bl	80004d8 <__aeabi_dmul>
 800797a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800797e:	f7f8 fbf5 	bl	800016c <__adddf3>
 8007982:	4681      	mov	r9, r0
 8007984:	468a      	mov	sl, r1
 8007986:	e777      	b.n	8007878 <_strtod_l+0xaa8>
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007990:	e7e3      	b.n	800795a <_strtod_l+0xb8a>
 8007992:	a30d      	add	r3, pc, #52	; (adr r3, 80079c8 <_strtod_l+0xbf8>)
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	f7f9 f810 	bl	80009bc <__aeabi_dcmplt>
 800799c:	e79f      	b.n	80078de <_strtod_l+0xb0e>
 800799e:	2300      	movs	r3, #0
 80079a0:	930d      	str	r3, [sp, #52]	; 0x34
 80079a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80079a6:	6013      	str	r3, [r2, #0]
 80079a8:	f7ff ba55 	b.w	8006e56 <_strtod_l+0x86>
 80079ac:	2b65      	cmp	r3, #101	; 0x65
 80079ae:	f04f 0200 	mov.w	r2, #0
 80079b2:	f43f ab42 	beq.w	800703a <_strtod_l+0x26a>
 80079b6:	2101      	movs	r1, #1
 80079b8:	4614      	mov	r4, r2
 80079ba:	9105      	str	r1, [sp, #20]
 80079bc:	f7ff babf 	b.w	8006f3e <_strtod_l+0x16e>
 80079c0:	ffc00000 	.word	0xffc00000
 80079c4:	41dfffff 	.word	0x41dfffff
 80079c8:	94a03595 	.word	0x94a03595
 80079cc:	3fcfffff 	.word	0x3fcfffff

080079d0 <_strtod_r>:
 80079d0:	4b05      	ldr	r3, [pc, #20]	; (80079e8 <_strtod_r+0x18>)
 80079d2:	b410      	push	{r4}
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4c05      	ldr	r4, [pc, #20]	; (80079ec <_strtod_r+0x1c>)
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bf08      	it	eq
 80079de:	4623      	moveq	r3, r4
 80079e0:	bc10      	pop	{r4}
 80079e2:	f7ff b9f5 	b.w	8006dd0 <_strtod_l>
 80079e6:	bf00      	nop
 80079e8:	20000010 	.word	0x20000010
 80079ec:	20000074 	.word	0x20000074

080079f0 <_strtol_l.isra.0>:
 80079f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f4:	4680      	mov	r8, r0
 80079f6:	4689      	mov	r9, r1
 80079f8:	4692      	mov	sl, r2
 80079fa:	461e      	mov	r6, r3
 80079fc:	460f      	mov	r7, r1
 80079fe:	463d      	mov	r5, r7
 8007a00:	9808      	ldr	r0, [sp, #32]
 8007a02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a06:	f000 fba9 	bl	800815c <__locale_ctype_ptr_l>
 8007a0a:	4420      	add	r0, r4
 8007a0c:	7843      	ldrb	r3, [r0, #1]
 8007a0e:	f013 0308 	ands.w	r3, r3, #8
 8007a12:	d132      	bne.n	8007a7a <_strtol_l.isra.0+0x8a>
 8007a14:	2c2d      	cmp	r4, #45	; 0x2d
 8007a16:	d132      	bne.n	8007a7e <_strtol_l.isra.0+0x8e>
 8007a18:	2201      	movs	r2, #1
 8007a1a:	787c      	ldrb	r4, [r7, #1]
 8007a1c:	1cbd      	adds	r5, r7, #2
 8007a1e:	2e00      	cmp	r6, #0
 8007a20:	d05d      	beq.n	8007ade <_strtol_l.isra.0+0xee>
 8007a22:	2e10      	cmp	r6, #16
 8007a24:	d109      	bne.n	8007a3a <_strtol_l.isra.0+0x4a>
 8007a26:	2c30      	cmp	r4, #48	; 0x30
 8007a28:	d107      	bne.n	8007a3a <_strtol_l.isra.0+0x4a>
 8007a2a:	782b      	ldrb	r3, [r5, #0]
 8007a2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a30:	2b58      	cmp	r3, #88	; 0x58
 8007a32:	d14f      	bne.n	8007ad4 <_strtol_l.isra.0+0xe4>
 8007a34:	2610      	movs	r6, #16
 8007a36:	786c      	ldrb	r4, [r5, #1]
 8007a38:	3502      	adds	r5, #2
 8007a3a:	2a00      	cmp	r2, #0
 8007a3c:	bf14      	ite	ne
 8007a3e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007a42:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007a46:	2700      	movs	r7, #0
 8007a48:	fbb1 fcf6 	udiv	ip, r1, r6
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007a52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007a56:	2b09      	cmp	r3, #9
 8007a58:	d817      	bhi.n	8007a8a <_strtol_l.isra.0+0x9a>
 8007a5a:	461c      	mov	r4, r3
 8007a5c:	42a6      	cmp	r6, r4
 8007a5e:	dd23      	ble.n	8007aa8 <_strtol_l.isra.0+0xb8>
 8007a60:	1c7b      	adds	r3, r7, #1
 8007a62:	d007      	beq.n	8007a74 <_strtol_l.isra.0+0x84>
 8007a64:	4584      	cmp	ip, r0
 8007a66:	d31c      	bcc.n	8007aa2 <_strtol_l.isra.0+0xb2>
 8007a68:	d101      	bne.n	8007a6e <_strtol_l.isra.0+0x7e>
 8007a6a:	45a6      	cmp	lr, r4
 8007a6c:	db19      	blt.n	8007aa2 <_strtol_l.isra.0+0xb2>
 8007a6e:	2701      	movs	r7, #1
 8007a70:	fb00 4006 	mla	r0, r0, r6, r4
 8007a74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a78:	e7eb      	b.n	8007a52 <_strtol_l.isra.0+0x62>
 8007a7a:	462f      	mov	r7, r5
 8007a7c:	e7bf      	b.n	80079fe <_strtol_l.isra.0+0xe>
 8007a7e:	2c2b      	cmp	r4, #43	; 0x2b
 8007a80:	bf04      	itt	eq
 8007a82:	1cbd      	addeq	r5, r7, #2
 8007a84:	787c      	ldrbeq	r4, [r7, #1]
 8007a86:	461a      	mov	r2, r3
 8007a88:	e7c9      	b.n	8007a1e <_strtol_l.isra.0+0x2e>
 8007a8a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007a8e:	2b19      	cmp	r3, #25
 8007a90:	d801      	bhi.n	8007a96 <_strtol_l.isra.0+0xa6>
 8007a92:	3c37      	subs	r4, #55	; 0x37
 8007a94:	e7e2      	b.n	8007a5c <_strtol_l.isra.0+0x6c>
 8007a96:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007a9a:	2b19      	cmp	r3, #25
 8007a9c:	d804      	bhi.n	8007aa8 <_strtol_l.isra.0+0xb8>
 8007a9e:	3c57      	subs	r4, #87	; 0x57
 8007aa0:	e7dc      	b.n	8007a5c <_strtol_l.isra.0+0x6c>
 8007aa2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007aa6:	e7e5      	b.n	8007a74 <_strtol_l.isra.0+0x84>
 8007aa8:	1c7b      	adds	r3, r7, #1
 8007aaa:	d108      	bne.n	8007abe <_strtol_l.isra.0+0xce>
 8007aac:	2322      	movs	r3, #34	; 0x22
 8007aae:	4608      	mov	r0, r1
 8007ab0:	f8c8 3000 	str.w	r3, [r8]
 8007ab4:	f1ba 0f00 	cmp.w	sl, #0
 8007ab8:	d107      	bne.n	8007aca <_strtol_l.isra.0+0xda>
 8007aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007abe:	b102      	cbz	r2, 8007ac2 <_strtol_l.isra.0+0xd2>
 8007ac0:	4240      	negs	r0, r0
 8007ac2:	f1ba 0f00 	cmp.w	sl, #0
 8007ac6:	d0f8      	beq.n	8007aba <_strtol_l.isra.0+0xca>
 8007ac8:	b10f      	cbz	r7, 8007ace <_strtol_l.isra.0+0xde>
 8007aca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8007ace:	f8ca 9000 	str.w	r9, [sl]
 8007ad2:	e7f2      	b.n	8007aba <_strtol_l.isra.0+0xca>
 8007ad4:	2430      	movs	r4, #48	; 0x30
 8007ad6:	2e00      	cmp	r6, #0
 8007ad8:	d1af      	bne.n	8007a3a <_strtol_l.isra.0+0x4a>
 8007ada:	2608      	movs	r6, #8
 8007adc:	e7ad      	b.n	8007a3a <_strtol_l.isra.0+0x4a>
 8007ade:	2c30      	cmp	r4, #48	; 0x30
 8007ae0:	d0a3      	beq.n	8007a2a <_strtol_l.isra.0+0x3a>
 8007ae2:	260a      	movs	r6, #10
 8007ae4:	e7a9      	b.n	8007a3a <_strtol_l.isra.0+0x4a>
	...

08007ae8 <_strtol_r>:
 8007ae8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007aea:	4c06      	ldr	r4, [pc, #24]	; (8007b04 <_strtol_r+0x1c>)
 8007aec:	4d06      	ldr	r5, [pc, #24]	; (8007b08 <_strtol_r+0x20>)
 8007aee:	6824      	ldr	r4, [r4, #0]
 8007af0:	6a24      	ldr	r4, [r4, #32]
 8007af2:	2c00      	cmp	r4, #0
 8007af4:	bf08      	it	eq
 8007af6:	462c      	moveq	r4, r5
 8007af8:	9400      	str	r4, [sp, #0]
 8007afa:	f7ff ff79 	bl	80079f0 <_strtol_l.isra.0>
 8007afe:	b003      	add	sp, #12
 8007b00:	bd30      	pop	{r4, r5, pc}
 8007b02:	bf00      	nop
 8007b04:	20000010 	.word	0x20000010
 8007b08:	20000074 	.word	0x20000074

08007b0c <rshift>:
 8007b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b0e:	6906      	ldr	r6, [r0, #16]
 8007b10:	114b      	asrs	r3, r1, #5
 8007b12:	429e      	cmp	r6, r3
 8007b14:	f100 0414 	add.w	r4, r0, #20
 8007b18:	dd31      	ble.n	8007b7e <rshift+0x72>
 8007b1a:	f011 011f 	ands.w	r1, r1, #31
 8007b1e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007b22:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007b26:	d108      	bne.n	8007b3a <rshift+0x2e>
 8007b28:	4621      	mov	r1, r4
 8007b2a:	42b2      	cmp	r2, r6
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	d211      	bcs.n	8007b54 <rshift+0x48>
 8007b30:	f852 3b04 	ldr.w	r3, [r2], #4
 8007b34:	f841 3b04 	str.w	r3, [r1], #4
 8007b38:	e7f7      	b.n	8007b2a <rshift+0x1e>
 8007b3a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007b3e:	4623      	mov	r3, r4
 8007b40:	f1c1 0c20 	rsb	ip, r1, #32
 8007b44:	40cd      	lsrs	r5, r1
 8007b46:	3204      	adds	r2, #4
 8007b48:	42b2      	cmp	r2, r6
 8007b4a:	4617      	mov	r7, r2
 8007b4c:	d30d      	bcc.n	8007b6a <rshift+0x5e>
 8007b4e:	601d      	str	r5, [r3, #0]
 8007b50:	b105      	cbz	r5, 8007b54 <rshift+0x48>
 8007b52:	3304      	adds	r3, #4
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	eba3 0204 	sub.w	r2, r3, r4
 8007b5a:	bf08      	it	eq
 8007b5c:	2300      	moveq	r3, #0
 8007b5e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007b62:	6102      	str	r2, [r0, #16]
 8007b64:	bf08      	it	eq
 8007b66:	6143      	streq	r3, [r0, #20]
 8007b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b6a:	683f      	ldr	r7, [r7, #0]
 8007b6c:	fa07 f70c 	lsl.w	r7, r7, ip
 8007b70:	433d      	orrs	r5, r7
 8007b72:	f843 5b04 	str.w	r5, [r3], #4
 8007b76:	f852 5b04 	ldr.w	r5, [r2], #4
 8007b7a:	40cd      	lsrs	r5, r1
 8007b7c:	e7e4      	b.n	8007b48 <rshift+0x3c>
 8007b7e:	4623      	mov	r3, r4
 8007b80:	e7e8      	b.n	8007b54 <rshift+0x48>

08007b82 <__hexdig_fun>:
 8007b82:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007b86:	2b09      	cmp	r3, #9
 8007b88:	d802      	bhi.n	8007b90 <__hexdig_fun+0xe>
 8007b8a:	3820      	subs	r0, #32
 8007b8c:	b2c0      	uxtb	r0, r0
 8007b8e:	4770      	bx	lr
 8007b90:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007b94:	2b05      	cmp	r3, #5
 8007b96:	d801      	bhi.n	8007b9c <__hexdig_fun+0x1a>
 8007b98:	3847      	subs	r0, #71	; 0x47
 8007b9a:	e7f7      	b.n	8007b8c <__hexdig_fun+0xa>
 8007b9c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007ba0:	2b05      	cmp	r3, #5
 8007ba2:	d801      	bhi.n	8007ba8 <__hexdig_fun+0x26>
 8007ba4:	3827      	subs	r0, #39	; 0x27
 8007ba6:	e7f1      	b.n	8007b8c <__hexdig_fun+0xa>
 8007ba8:	2000      	movs	r0, #0
 8007baa:	4770      	bx	lr

08007bac <__gethex>:
 8007bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb0:	b08b      	sub	sp, #44	; 0x2c
 8007bb2:	9002      	str	r0, [sp, #8]
 8007bb4:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007bb6:	468a      	mov	sl, r1
 8007bb8:	4690      	mov	r8, r2
 8007bba:	9306      	str	r3, [sp, #24]
 8007bbc:	f000 fae0 	bl	8008180 <__localeconv_l>
 8007bc0:	6803      	ldr	r3, [r0, #0]
 8007bc2:	f04f 0b00 	mov.w	fp, #0
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	9303      	str	r3, [sp, #12]
 8007bca:	f7f8 fac1 	bl	8000150 <strlen>
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	9001      	str	r0, [sp, #4]
 8007bd2:	4403      	add	r3, r0
 8007bd4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007bd8:	9307      	str	r3, [sp, #28]
 8007bda:	f8da 3000 	ldr.w	r3, [sl]
 8007bde:	3302      	adds	r3, #2
 8007be0:	461f      	mov	r7, r3
 8007be2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007be6:	2830      	cmp	r0, #48	; 0x30
 8007be8:	d06c      	beq.n	8007cc4 <__gethex+0x118>
 8007bea:	f7ff ffca 	bl	8007b82 <__hexdig_fun>
 8007bee:	4604      	mov	r4, r0
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	d16a      	bne.n	8007cca <__gethex+0x11e>
 8007bf4:	9a01      	ldr	r2, [sp, #4]
 8007bf6:	9903      	ldr	r1, [sp, #12]
 8007bf8:	4638      	mov	r0, r7
 8007bfa:	f7ff f8b3 	bl	8006d64 <strncmp>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	d166      	bne.n	8007cd0 <__gethex+0x124>
 8007c02:	9b01      	ldr	r3, [sp, #4]
 8007c04:	5cf8      	ldrb	r0, [r7, r3]
 8007c06:	18fe      	adds	r6, r7, r3
 8007c08:	f7ff ffbb 	bl	8007b82 <__hexdig_fun>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	d062      	beq.n	8007cd6 <__gethex+0x12a>
 8007c10:	4633      	mov	r3, r6
 8007c12:	7818      	ldrb	r0, [r3, #0]
 8007c14:	461f      	mov	r7, r3
 8007c16:	2830      	cmp	r0, #48	; 0x30
 8007c18:	f103 0301 	add.w	r3, r3, #1
 8007c1c:	d0f9      	beq.n	8007c12 <__gethex+0x66>
 8007c1e:	f7ff ffb0 	bl	8007b82 <__hexdig_fun>
 8007c22:	fab0 f580 	clz	r5, r0
 8007c26:	4634      	mov	r4, r6
 8007c28:	f04f 0b01 	mov.w	fp, #1
 8007c2c:	096d      	lsrs	r5, r5, #5
 8007c2e:	463a      	mov	r2, r7
 8007c30:	4616      	mov	r6, r2
 8007c32:	7830      	ldrb	r0, [r6, #0]
 8007c34:	3201      	adds	r2, #1
 8007c36:	f7ff ffa4 	bl	8007b82 <__hexdig_fun>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d1f8      	bne.n	8007c30 <__gethex+0x84>
 8007c3e:	9a01      	ldr	r2, [sp, #4]
 8007c40:	9903      	ldr	r1, [sp, #12]
 8007c42:	4630      	mov	r0, r6
 8007c44:	f7ff f88e 	bl	8006d64 <strncmp>
 8007c48:	b950      	cbnz	r0, 8007c60 <__gethex+0xb4>
 8007c4a:	b954      	cbnz	r4, 8007c62 <__gethex+0xb6>
 8007c4c:	9b01      	ldr	r3, [sp, #4]
 8007c4e:	18f4      	adds	r4, r6, r3
 8007c50:	4622      	mov	r2, r4
 8007c52:	4616      	mov	r6, r2
 8007c54:	7830      	ldrb	r0, [r6, #0]
 8007c56:	3201      	adds	r2, #1
 8007c58:	f7ff ff93 	bl	8007b82 <__hexdig_fun>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d1f8      	bne.n	8007c52 <__gethex+0xa6>
 8007c60:	b10c      	cbz	r4, 8007c66 <__gethex+0xba>
 8007c62:	1ba4      	subs	r4, r4, r6
 8007c64:	00a4      	lsls	r4, r4, #2
 8007c66:	7833      	ldrb	r3, [r6, #0]
 8007c68:	2b50      	cmp	r3, #80	; 0x50
 8007c6a:	d001      	beq.n	8007c70 <__gethex+0xc4>
 8007c6c:	2b70      	cmp	r3, #112	; 0x70
 8007c6e:	d140      	bne.n	8007cf2 <__gethex+0x146>
 8007c70:	7873      	ldrb	r3, [r6, #1]
 8007c72:	2b2b      	cmp	r3, #43	; 0x2b
 8007c74:	d031      	beq.n	8007cda <__gethex+0x12e>
 8007c76:	2b2d      	cmp	r3, #45	; 0x2d
 8007c78:	d033      	beq.n	8007ce2 <__gethex+0x136>
 8007c7a:	f04f 0900 	mov.w	r9, #0
 8007c7e:	1c71      	adds	r1, r6, #1
 8007c80:	7808      	ldrb	r0, [r1, #0]
 8007c82:	f7ff ff7e 	bl	8007b82 <__hexdig_fun>
 8007c86:	1e43      	subs	r3, r0, #1
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b18      	cmp	r3, #24
 8007c8c:	d831      	bhi.n	8007cf2 <__gethex+0x146>
 8007c8e:	f1a0 0210 	sub.w	r2, r0, #16
 8007c92:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c96:	f7ff ff74 	bl	8007b82 <__hexdig_fun>
 8007c9a:	1e43      	subs	r3, r0, #1
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	2b18      	cmp	r3, #24
 8007ca0:	d922      	bls.n	8007ce8 <__gethex+0x13c>
 8007ca2:	f1b9 0f00 	cmp.w	r9, #0
 8007ca6:	d000      	beq.n	8007caa <__gethex+0xfe>
 8007ca8:	4252      	negs	r2, r2
 8007caa:	4414      	add	r4, r2
 8007cac:	f8ca 1000 	str.w	r1, [sl]
 8007cb0:	b30d      	cbz	r5, 8007cf6 <__gethex+0x14a>
 8007cb2:	f1bb 0f00 	cmp.w	fp, #0
 8007cb6:	bf0c      	ite	eq
 8007cb8:	2706      	moveq	r7, #6
 8007cba:	2700      	movne	r7, #0
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	b00b      	add	sp, #44	; 0x2c
 8007cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc4:	f10b 0b01 	add.w	fp, fp, #1
 8007cc8:	e78a      	b.n	8007be0 <__gethex+0x34>
 8007cca:	2500      	movs	r5, #0
 8007ccc:	462c      	mov	r4, r5
 8007cce:	e7ae      	b.n	8007c2e <__gethex+0x82>
 8007cd0:	463e      	mov	r6, r7
 8007cd2:	2501      	movs	r5, #1
 8007cd4:	e7c7      	b.n	8007c66 <__gethex+0xba>
 8007cd6:	4604      	mov	r4, r0
 8007cd8:	e7fb      	b.n	8007cd2 <__gethex+0x126>
 8007cda:	f04f 0900 	mov.w	r9, #0
 8007cde:	1cb1      	adds	r1, r6, #2
 8007ce0:	e7ce      	b.n	8007c80 <__gethex+0xd4>
 8007ce2:	f04f 0901 	mov.w	r9, #1
 8007ce6:	e7fa      	b.n	8007cde <__gethex+0x132>
 8007ce8:	230a      	movs	r3, #10
 8007cea:	fb03 0202 	mla	r2, r3, r2, r0
 8007cee:	3a10      	subs	r2, #16
 8007cf0:	e7cf      	b.n	8007c92 <__gethex+0xe6>
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	e7da      	b.n	8007cac <__gethex+0x100>
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	1bf3      	subs	r3, r6, r7
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	2b07      	cmp	r3, #7
 8007cfe:	dc49      	bgt.n	8007d94 <__gethex+0x1e8>
 8007d00:	9802      	ldr	r0, [sp, #8]
 8007d02:	f000 fa5c 	bl	80081be <_Balloc>
 8007d06:	f04f 0b00 	mov.w	fp, #0
 8007d0a:	4605      	mov	r5, r0
 8007d0c:	46da      	mov	sl, fp
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	f100 0914 	add.w	r9, r0, #20
 8007d14:	f1c3 0301 	rsb	r3, r3, #1
 8007d18:	f8cd 9010 	str.w	r9, [sp, #16]
 8007d1c:	9308      	str	r3, [sp, #32]
 8007d1e:	42b7      	cmp	r7, r6
 8007d20:	d33b      	bcc.n	8007d9a <__gethex+0x1ee>
 8007d22:	9804      	ldr	r0, [sp, #16]
 8007d24:	f840 ab04 	str.w	sl, [r0], #4
 8007d28:	eba0 0009 	sub.w	r0, r0, r9
 8007d2c:	1080      	asrs	r0, r0, #2
 8007d2e:	6128      	str	r0, [r5, #16]
 8007d30:	0147      	lsls	r7, r0, #5
 8007d32:	4650      	mov	r0, sl
 8007d34:	f000 fb07 	bl	8008346 <__hi0bits>
 8007d38:	f8d8 6000 	ldr.w	r6, [r8]
 8007d3c:	1a3f      	subs	r7, r7, r0
 8007d3e:	42b7      	cmp	r7, r6
 8007d40:	dd64      	ble.n	8007e0c <__gethex+0x260>
 8007d42:	1bbf      	subs	r7, r7, r6
 8007d44:	4639      	mov	r1, r7
 8007d46:	4628      	mov	r0, r5
 8007d48:	f000 fe11 	bl	800896e <__any_on>
 8007d4c:	4682      	mov	sl, r0
 8007d4e:	b178      	cbz	r0, 8007d70 <__gethex+0x1c4>
 8007d50:	f04f 0a01 	mov.w	sl, #1
 8007d54:	1e7b      	subs	r3, r7, #1
 8007d56:	1159      	asrs	r1, r3, #5
 8007d58:	f003 021f 	and.w	r2, r3, #31
 8007d5c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007d60:	fa0a f202 	lsl.w	r2, sl, r2
 8007d64:	420a      	tst	r2, r1
 8007d66:	d003      	beq.n	8007d70 <__gethex+0x1c4>
 8007d68:	4553      	cmp	r3, sl
 8007d6a:	dc46      	bgt.n	8007dfa <__gethex+0x24e>
 8007d6c:	f04f 0a02 	mov.w	sl, #2
 8007d70:	4639      	mov	r1, r7
 8007d72:	4628      	mov	r0, r5
 8007d74:	f7ff feca 	bl	8007b0c <rshift>
 8007d78:	443c      	add	r4, r7
 8007d7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d7e:	42a3      	cmp	r3, r4
 8007d80:	da52      	bge.n	8007e28 <__gethex+0x27c>
 8007d82:	4629      	mov	r1, r5
 8007d84:	9802      	ldr	r0, [sp, #8]
 8007d86:	f000 fa4e 	bl	8008226 <_Bfree>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d8e:	27a3      	movs	r7, #163	; 0xa3
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	e793      	b.n	8007cbc <__gethex+0x110>
 8007d94:	3101      	adds	r1, #1
 8007d96:	105b      	asrs	r3, r3, #1
 8007d98:	e7b0      	b.n	8007cfc <__gethex+0x150>
 8007d9a:	1e73      	subs	r3, r6, #1
 8007d9c:	9305      	str	r3, [sp, #20]
 8007d9e:	9a07      	ldr	r2, [sp, #28]
 8007da0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d018      	beq.n	8007dda <__gethex+0x22e>
 8007da8:	f1bb 0f20 	cmp.w	fp, #32
 8007dac:	d107      	bne.n	8007dbe <__gethex+0x212>
 8007dae:	9b04      	ldr	r3, [sp, #16]
 8007db0:	f8c3 a000 	str.w	sl, [r3]
 8007db4:	f04f 0a00 	mov.w	sl, #0
 8007db8:	46d3      	mov	fp, sl
 8007dba:	3304      	adds	r3, #4
 8007dbc:	9304      	str	r3, [sp, #16]
 8007dbe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007dc2:	f7ff fede 	bl	8007b82 <__hexdig_fun>
 8007dc6:	f000 000f 	and.w	r0, r0, #15
 8007dca:	fa00 f00b 	lsl.w	r0, r0, fp
 8007dce:	ea4a 0a00 	orr.w	sl, sl, r0
 8007dd2:	f10b 0b04 	add.w	fp, fp, #4
 8007dd6:	9b05      	ldr	r3, [sp, #20]
 8007dd8:	e00d      	b.n	8007df6 <__gethex+0x24a>
 8007dda:	9b05      	ldr	r3, [sp, #20]
 8007ddc:	9a08      	ldr	r2, [sp, #32]
 8007dde:	4413      	add	r3, r2
 8007de0:	42bb      	cmp	r3, r7
 8007de2:	d3e1      	bcc.n	8007da8 <__gethex+0x1fc>
 8007de4:	4618      	mov	r0, r3
 8007de6:	9a01      	ldr	r2, [sp, #4]
 8007de8:	9903      	ldr	r1, [sp, #12]
 8007dea:	9309      	str	r3, [sp, #36]	; 0x24
 8007dec:	f7fe ffba 	bl	8006d64 <strncmp>
 8007df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1d8      	bne.n	8007da8 <__gethex+0x1fc>
 8007df6:	461e      	mov	r6, r3
 8007df8:	e791      	b.n	8007d1e <__gethex+0x172>
 8007dfa:	1eb9      	subs	r1, r7, #2
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	f000 fdb6 	bl	800896e <__any_on>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	d0b2      	beq.n	8007d6c <__gethex+0x1c0>
 8007e06:	f04f 0a03 	mov.w	sl, #3
 8007e0a:	e7b1      	b.n	8007d70 <__gethex+0x1c4>
 8007e0c:	da09      	bge.n	8007e22 <__gethex+0x276>
 8007e0e:	1bf7      	subs	r7, r6, r7
 8007e10:	4629      	mov	r1, r5
 8007e12:	463a      	mov	r2, r7
 8007e14:	9802      	ldr	r0, [sp, #8]
 8007e16:	f000 fbd1 	bl	80085bc <__lshift>
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	1be4      	subs	r4, r4, r7
 8007e1e:	f100 0914 	add.w	r9, r0, #20
 8007e22:	f04f 0a00 	mov.w	sl, #0
 8007e26:	e7a8      	b.n	8007d7a <__gethex+0x1ce>
 8007e28:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007e2c:	42a0      	cmp	r0, r4
 8007e2e:	dd6b      	ble.n	8007f08 <__gethex+0x35c>
 8007e30:	1b04      	subs	r4, r0, r4
 8007e32:	42a6      	cmp	r6, r4
 8007e34:	dc2e      	bgt.n	8007e94 <__gethex+0x2e8>
 8007e36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	d022      	beq.n	8007e84 <__gethex+0x2d8>
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d024      	beq.n	8007e8c <__gethex+0x2e0>
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d115      	bne.n	8007e72 <__gethex+0x2c6>
 8007e46:	42a6      	cmp	r6, r4
 8007e48:	d113      	bne.n	8007e72 <__gethex+0x2c6>
 8007e4a:	2e01      	cmp	r6, #1
 8007e4c:	dc0b      	bgt.n	8007e66 <__gethex+0x2ba>
 8007e4e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007e52:	9a06      	ldr	r2, [sp, #24]
 8007e54:	2762      	movs	r7, #98	; 0x62
 8007e56:	6013      	str	r3, [r2, #0]
 8007e58:	2301      	movs	r3, #1
 8007e5a:	612b      	str	r3, [r5, #16]
 8007e5c:	f8c9 3000 	str.w	r3, [r9]
 8007e60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e62:	601d      	str	r5, [r3, #0]
 8007e64:	e72a      	b.n	8007cbc <__gethex+0x110>
 8007e66:	1e71      	subs	r1, r6, #1
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f000 fd80 	bl	800896e <__any_on>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d1ed      	bne.n	8007e4e <__gethex+0x2a2>
 8007e72:	4629      	mov	r1, r5
 8007e74:	9802      	ldr	r0, [sp, #8]
 8007e76:	f000 f9d6 	bl	8008226 <_Bfree>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e7e:	2750      	movs	r7, #80	; 0x50
 8007e80:	6013      	str	r3, [r2, #0]
 8007e82:	e71b      	b.n	8007cbc <__gethex+0x110>
 8007e84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0e1      	beq.n	8007e4e <__gethex+0x2a2>
 8007e8a:	e7f2      	b.n	8007e72 <__gethex+0x2c6>
 8007e8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1dd      	bne.n	8007e4e <__gethex+0x2a2>
 8007e92:	e7ee      	b.n	8007e72 <__gethex+0x2c6>
 8007e94:	1e67      	subs	r7, r4, #1
 8007e96:	f1ba 0f00 	cmp.w	sl, #0
 8007e9a:	d132      	bne.n	8007f02 <__gethex+0x356>
 8007e9c:	b127      	cbz	r7, 8007ea8 <__gethex+0x2fc>
 8007e9e:	4639      	mov	r1, r7
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	f000 fd64 	bl	800896e <__any_on>
 8007ea6:	4682      	mov	sl, r0
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	117a      	asrs	r2, r7, #5
 8007eac:	f007 071f 	and.w	r7, r7, #31
 8007eb0:	fa03 f707 	lsl.w	r7, r3, r7
 8007eb4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007eb8:	4621      	mov	r1, r4
 8007eba:	421f      	tst	r7, r3
 8007ebc:	f04f 0702 	mov.w	r7, #2
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	bf18      	it	ne
 8007ec4:	f04a 0a02 	orrne.w	sl, sl, #2
 8007ec8:	1b36      	subs	r6, r6, r4
 8007eca:	f7ff fe1f 	bl	8007b0c <rshift>
 8007ece:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007ed2:	f1ba 0f00 	cmp.w	sl, #0
 8007ed6:	d048      	beq.n	8007f6a <__gethex+0x3be>
 8007ed8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d015      	beq.n	8007f0c <__gethex+0x360>
 8007ee0:	2b03      	cmp	r3, #3
 8007ee2:	d017      	beq.n	8007f14 <__gethex+0x368>
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d109      	bne.n	8007efc <__gethex+0x350>
 8007ee8:	f01a 0f02 	tst.w	sl, #2
 8007eec:	d006      	beq.n	8007efc <__gethex+0x350>
 8007eee:	f8d9 3000 	ldr.w	r3, [r9]
 8007ef2:	ea4a 0a03 	orr.w	sl, sl, r3
 8007ef6:	f01a 0f01 	tst.w	sl, #1
 8007efa:	d10e      	bne.n	8007f1a <__gethex+0x36e>
 8007efc:	f047 0710 	orr.w	r7, r7, #16
 8007f00:	e033      	b.n	8007f6a <__gethex+0x3be>
 8007f02:	f04f 0a01 	mov.w	sl, #1
 8007f06:	e7cf      	b.n	8007ea8 <__gethex+0x2fc>
 8007f08:	2701      	movs	r7, #1
 8007f0a:	e7e2      	b.n	8007ed2 <__gethex+0x326>
 8007f0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f0e:	f1c3 0301 	rsb	r3, r3, #1
 8007f12:	9315      	str	r3, [sp, #84]	; 0x54
 8007f14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0f0      	beq.n	8007efc <__gethex+0x350>
 8007f1a:	f04f 0c00 	mov.w	ip, #0
 8007f1e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007f22:	f105 0314 	add.w	r3, r5, #20
 8007f26:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007f2a:	eb03 010a 	add.w	r1, r3, sl
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f34:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007f38:	d01c      	beq.n	8007f74 <__gethex+0x3c8>
 8007f3a:	3201      	adds	r2, #1
 8007f3c:	6002      	str	r2, [r0, #0]
 8007f3e:	2f02      	cmp	r7, #2
 8007f40:	f105 0314 	add.w	r3, r5, #20
 8007f44:	d138      	bne.n	8007fb8 <__gethex+0x40c>
 8007f46:	f8d8 2000 	ldr.w	r2, [r8]
 8007f4a:	3a01      	subs	r2, #1
 8007f4c:	42b2      	cmp	r2, r6
 8007f4e:	d10a      	bne.n	8007f66 <__gethex+0x3ba>
 8007f50:	2201      	movs	r2, #1
 8007f52:	1171      	asrs	r1, r6, #5
 8007f54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f58:	f006 061f 	and.w	r6, r6, #31
 8007f5c:	fa02 f606 	lsl.w	r6, r2, r6
 8007f60:	421e      	tst	r6, r3
 8007f62:	bf18      	it	ne
 8007f64:	4617      	movne	r7, r2
 8007f66:	f047 0720 	orr.w	r7, r7, #32
 8007f6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f6c:	601d      	str	r5, [r3, #0]
 8007f6e:	9b06      	ldr	r3, [sp, #24]
 8007f70:	601c      	str	r4, [r3, #0]
 8007f72:	e6a3      	b.n	8007cbc <__gethex+0x110>
 8007f74:	4299      	cmp	r1, r3
 8007f76:	f843 cc04 	str.w	ip, [r3, #-4]
 8007f7a:	d8d8      	bhi.n	8007f2e <__gethex+0x382>
 8007f7c:	68ab      	ldr	r3, [r5, #8]
 8007f7e:	4599      	cmp	r9, r3
 8007f80:	db12      	blt.n	8007fa8 <__gethex+0x3fc>
 8007f82:	6869      	ldr	r1, [r5, #4]
 8007f84:	9802      	ldr	r0, [sp, #8]
 8007f86:	3101      	adds	r1, #1
 8007f88:	f000 f919 	bl	80081be <_Balloc>
 8007f8c:	4683      	mov	fp, r0
 8007f8e:	692a      	ldr	r2, [r5, #16]
 8007f90:	f105 010c 	add.w	r1, r5, #12
 8007f94:	3202      	adds	r2, #2
 8007f96:	0092      	lsls	r2, r2, #2
 8007f98:	300c      	adds	r0, #12
 8007f9a:	f000 f905 	bl	80081a8 <memcpy>
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	9802      	ldr	r0, [sp, #8]
 8007fa2:	f000 f940 	bl	8008226 <_Bfree>
 8007fa6:	465d      	mov	r5, fp
 8007fa8:	692b      	ldr	r3, [r5, #16]
 8007faa:	1c5a      	adds	r2, r3, #1
 8007fac:	612a      	str	r2, [r5, #16]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007fb4:	615a      	str	r2, [r3, #20]
 8007fb6:	e7c2      	b.n	8007f3e <__gethex+0x392>
 8007fb8:	692a      	ldr	r2, [r5, #16]
 8007fba:	454a      	cmp	r2, r9
 8007fbc:	dd0b      	ble.n	8007fd6 <__gethex+0x42a>
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	4628      	mov	r0, r5
 8007fc2:	f7ff fda3 	bl	8007b0c <rshift>
 8007fc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007fca:	3401      	adds	r4, #1
 8007fcc:	42a3      	cmp	r3, r4
 8007fce:	f6ff aed8 	blt.w	8007d82 <__gethex+0x1d6>
 8007fd2:	2701      	movs	r7, #1
 8007fd4:	e7c7      	b.n	8007f66 <__gethex+0x3ba>
 8007fd6:	f016 061f 	ands.w	r6, r6, #31
 8007fda:	d0fa      	beq.n	8007fd2 <__gethex+0x426>
 8007fdc:	449a      	add	sl, r3
 8007fde:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007fe2:	f000 f9b0 	bl	8008346 <__hi0bits>
 8007fe6:	f1c6 0620 	rsb	r6, r6, #32
 8007fea:	42b0      	cmp	r0, r6
 8007fec:	dbe7      	blt.n	8007fbe <__gethex+0x412>
 8007fee:	e7f0      	b.n	8007fd2 <__gethex+0x426>

08007ff0 <L_shift>:
 8007ff0:	f1c2 0208 	rsb	r2, r2, #8
 8007ff4:	0092      	lsls	r2, r2, #2
 8007ff6:	b570      	push	{r4, r5, r6, lr}
 8007ff8:	f1c2 0620 	rsb	r6, r2, #32
 8007ffc:	6843      	ldr	r3, [r0, #4]
 8007ffe:	6804      	ldr	r4, [r0, #0]
 8008000:	fa03 f506 	lsl.w	r5, r3, r6
 8008004:	432c      	orrs	r4, r5
 8008006:	40d3      	lsrs	r3, r2
 8008008:	6004      	str	r4, [r0, #0]
 800800a:	f840 3f04 	str.w	r3, [r0, #4]!
 800800e:	4288      	cmp	r0, r1
 8008010:	d3f4      	bcc.n	8007ffc <L_shift+0xc>
 8008012:	bd70      	pop	{r4, r5, r6, pc}

08008014 <__match>:
 8008014:	b530      	push	{r4, r5, lr}
 8008016:	6803      	ldr	r3, [r0, #0]
 8008018:	3301      	adds	r3, #1
 800801a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800801e:	b914      	cbnz	r4, 8008026 <__match+0x12>
 8008020:	6003      	str	r3, [r0, #0]
 8008022:	2001      	movs	r0, #1
 8008024:	bd30      	pop	{r4, r5, pc}
 8008026:	f813 2b01 	ldrb.w	r2, [r3], #1
 800802a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800802e:	2d19      	cmp	r5, #25
 8008030:	bf98      	it	ls
 8008032:	3220      	addls	r2, #32
 8008034:	42a2      	cmp	r2, r4
 8008036:	d0f0      	beq.n	800801a <__match+0x6>
 8008038:	2000      	movs	r0, #0
 800803a:	e7f3      	b.n	8008024 <__match+0x10>

0800803c <__hexnan>:
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008040:	2500      	movs	r5, #0
 8008042:	680b      	ldr	r3, [r1, #0]
 8008044:	4682      	mov	sl, r0
 8008046:	115f      	asrs	r7, r3, #5
 8008048:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800804c:	f013 031f 	ands.w	r3, r3, #31
 8008050:	bf18      	it	ne
 8008052:	3704      	addne	r7, #4
 8008054:	1f3e      	subs	r6, r7, #4
 8008056:	4690      	mov	r8, r2
 8008058:	46b1      	mov	r9, r6
 800805a:	4634      	mov	r4, r6
 800805c:	46ab      	mov	fp, r5
 800805e:	b087      	sub	sp, #28
 8008060:	6801      	ldr	r1, [r0, #0]
 8008062:	9301      	str	r3, [sp, #4]
 8008064:	f847 5c04 	str.w	r5, [r7, #-4]
 8008068:	9502      	str	r5, [sp, #8]
 800806a:	784a      	ldrb	r2, [r1, #1]
 800806c:	1c4b      	adds	r3, r1, #1
 800806e:	9303      	str	r3, [sp, #12]
 8008070:	b342      	cbz	r2, 80080c4 <__hexnan+0x88>
 8008072:	4610      	mov	r0, r2
 8008074:	9105      	str	r1, [sp, #20]
 8008076:	9204      	str	r2, [sp, #16]
 8008078:	f7ff fd83 	bl	8007b82 <__hexdig_fun>
 800807c:	2800      	cmp	r0, #0
 800807e:	d143      	bne.n	8008108 <__hexnan+0xcc>
 8008080:	9a04      	ldr	r2, [sp, #16]
 8008082:	9905      	ldr	r1, [sp, #20]
 8008084:	2a20      	cmp	r2, #32
 8008086:	d818      	bhi.n	80080ba <__hexnan+0x7e>
 8008088:	9b02      	ldr	r3, [sp, #8]
 800808a:	459b      	cmp	fp, r3
 800808c:	dd13      	ble.n	80080b6 <__hexnan+0x7a>
 800808e:	454c      	cmp	r4, r9
 8008090:	d206      	bcs.n	80080a0 <__hexnan+0x64>
 8008092:	2d07      	cmp	r5, #7
 8008094:	dc04      	bgt.n	80080a0 <__hexnan+0x64>
 8008096:	462a      	mov	r2, r5
 8008098:	4649      	mov	r1, r9
 800809a:	4620      	mov	r0, r4
 800809c:	f7ff ffa8 	bl	8007ff0 <L_shift>
 80080a0:	4544      	cmp	r4, r8
 80080a2:	d944      	bls.n	800812e <__hexnan+0xf2>
 80080a4:	2300      	movs	r3, #0
 80080a6:	f1a4 0904 	sub.w	r9, r4, #4
 80080aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80080ae:	461d      	mov	r5, r3
 80080b0:	464c      	mov	r4, r9
 80080b2:	f8cd b008 	str.w	fp, [sp, #8]
 80080b6:	9903      	ldr	r1, [sp, #12]
 80080b8:	e7d7      	b.n	800806a <__hexnan+0x2e>
 80080ba:	2a29      	cmp	r2, #41	; 0x29
 80080bc:	d14a      	bne.n	8008154 <__hexnan+0x118>
 80080be:	3102      	adds	r1, #2
 80080c0:	f8ca 1000 	str.w	r1, [sl]
 80080c4:	f1bb 0f00 	cmp.w	fp, #0
 80080c8:	d044      	beq.n	8008154 <__hexnan+0x118>
 80080ca:	454c      	cmp	r4, r9
 80080cc:	d206      	bcs.n	80080dc <__hexnan+0xa0>
 80080ce:	2d07      	cmp	r5, #7
 80080d0:	dc04      	bgt.n	80080dc <__hexnan+0xa0>
 80080d2:	462a      	mov	r2, r5
 80080d4:	4649      	mov	r1, r9
 80080d6:	4620      	mov	r0, r4
 80080d8:	f7ff ff8a 	bl	8007ff0 <L_shift>
 80080dc:	4544      	cmp	r4, r8
 80080de:	d928      	bls.n	8008132 <__hexnan+0xf6>
 80080e0:	4643      	mov	r3, r8
 80080e2:	f854 2b04 	ldr.w	r2, [r4], #4
 80080e6:	42a6      	cmp	r6, r4
 80080e8:	f843 2b04 	str.w	r2, [r3], #4
 80080ec:	d2f9      	bcs.n	80080e2 <__hexnan+0xa6>
 80080ee:	2200      	movs	r2, #0
 80080f0:	f843 2b04 	str.w	r2, [r3], #4
 80080f4:	429e      	cmp	r6, r3
 80080f6:	d2fb      	bcs.n	80080f0 <__hexnan+0xb4>
 80080f8:	6833      	ldr	r3, [r6, #0]
 80080fa:	b91b      	cbnz	r3, 8008104 <__hexnan+0xc8>
 80080fc:	4546      	cmp	r6, r8
 80080fe:	d127      	bne.n	8008150 <__hexnan+0x114>
 8008100:	2301      	movs	r3, #1
 8008102:	6033      	str	r3, [r6, #0]
 8008104:	2005      	movs	r0, #5
 8008106:	e026      	b.n	8008156 <__hexnan+0x11a>
 8008108:	3501      	adds	r5, #1
 800810a:	2d08      	cmp	r5, #8
 800810c:	f10b 0b01 	add.w	fp, fp, #1
 8008110:	dd06      	ble.n	8008120 <__hexnan+0xe4>
 8008112:	4544      	cmp	r4, r8
 8008114:	d9cf      	bls.n	80080b6 <__hexnan+0x7a>
 8008116:	2300      	movs	r3, #0
 8008118:	2501      	movs	r5, #1
 800811a:	f844 3c04 	str.w	r3, [r4, #-4]
 800811e:	3c04      	subs	r4, #4
 8008120:	6822      	ldr	r2, [r4, #0]
 8008122:	f000 000f 	and.w	r0, r0, #15
 8008126:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800812a:	6020      	str	r0, [r4, #0]
 800812c:	e7c3      	b.n	80080b6 <__hexnan+0x7a>
 800812e:	2508      	movs	r5, #8
 8008130:	e7c1      	b.n	80080b6 <__hexnan+0x7a>
 8008132:	9b01      	ldr	r3, [sp, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d0df      	beq.n	80080f8 <__hexnan+0xbc>
 8008138:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800813c:	f1c3 0320 	rsb	r3, r3, #32
 8008140:	fa22 f303 	lsr.w	r3, r2, r3
 8008144:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008148:	401a      	ands	r2, r3
 800814a:	f847 2c04 	str.w	r2, [r7, #-4]
 800814e:	e7d3      	b.n	80080f8 <__hexnan+0xbc>
 8008150:	3e04      	subs	r6, #4
 8008152:	e7d1      	b.n	80080f8 <__hexnan+0xbc>
 8008154:	2004      	movs	r0, #4
 8008156:	b007      	add	sp, #28
 8008158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800815c <__locale_ctype_ptr_l>:
 800815c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008160:	4770      	bx	lr
	...

08008164 <__locale_ctype_ptr>:
 8008164:	4b04      	ldr	r3, [pc, #16]	; (8008178 <__locale_ctype_ptr+0x14>)
 8008166:	4a05      	ldr	r2, [pc, #20]	; (800817c <__locale_ctype_ptr+0x18>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	2b00      	cmp	r3, #0
 800816e:	bf08      	it	eq
 8008170:	4613      	moveq	r3, r2
 8008172:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008176:	4770      	bx	lr
 8008178:	20000010 	.word	0x20000010
 800817c:	20000074 	.word	0x20000074

08008180 <__localeconv_l>:
 8008180:	30f0      	adds	r0, #240	; 0xf0
 8008182:	4770      	bx	lr

08008184 <__ascii_mbtowc>:
 8008184:	b082      	sub	sp, #8
 8008186:	b901      	cbnz	r1, 800818a <__ascii_mbtowc+0x6>
 8008188:	a901      	add	r1, sp, #4
 800818a:	b142      	cbz	r2, 800819e <__ascii_mbtowc+0x1a>
 800818c:	b14b      	cbz	r3, 80081a2 <__ascii_mbtowc+0x1e>
 800818e:	7813      	ldrb	r3, [r2, #0]
 8008190:	600b      	str	r3, [r1, #0]
 8008192:	7812      	ldrb	r2, [r2, #0]
 8008194:	1c10      	adds	r0, r2, #0
 8008196:	bf18      	it	ne
 8008198:	2001      	movne	r0, #1
 800819a:	b002      	add	sp, #8
 800819c:	4770      	bx	lr
 800819e:	4610      	mov	r0, r2
 80081a0:	e7fb      	b.n	800819a <__ascii_mbtowc+0x16>
 80081a2:	f06f 0001 	mvn.w	r0, #1
 80081a6:	e7f8      	b.n	800819a <__ascii_mbtowc+0x16>

080081a8 <memcpy>:
 80081a8:	b510      	push	{r4, lr}
 80081aa:	1e43      	subs	r3, r0, #1
 80081ac:	440a      	add	r2, r1
 80081ae:	4291      	cmp	r1, r2
 80081b0:	d100      	bne.n	80081b4 <memcpy+0xc>
 80081b2:	bd10      	pop	{r4, pc}
 80081b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081bc:	e7f7      	b.n	80081ae <memcpy+0x6>

080081be <_Balloc>:
 80081be:	b570      	push	{r4, r5, r6, lr}
 80081c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081c2:	4604      	mov	r4, r0
 80081c4:	460e      	mov	r6, r1
 80081c6:	b93d      	cbnz	r5, 80081d8 <_Balloc+0x1a>
 80081c8:	2010      	movs	r0, #16
 80081ca:	f001 fb49 	bl	8009860 <malloc>
 80081ce:	6260      	str	r0, [r4, #36]	; 0x24
 80081d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081d4:	6005      	str	r5, [r0, #0]
 80081d6:	60c5      	str	r5, [r0, #12]
 80081d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80081da:	68eb      	ldr	r3, [r5, #12]
 80081dc:	b183      	cbz	r3, 8008200 <_Balloc+0x42>
 80081de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80081e6:	b9b8      	cbnz	r0, 8008218 <_Balloc+0x5a>
 80081e8:	2101      	movs	r1, #1
 80081ea:	fa01 f506 	lsl.w	r5, r1, r6
 80081ee:	1d6a      	adds	r2, r5, #5
 80081f0:	0092      	lsls	r2, r2, #2
 80081f2:	4620      	mov	r0, r4
 80081f4:	f000 fbdc 	bl	80089b0 <_calloc_r>
 80081f8:	b160      	cbz	r0, 8008214 <_Balloc+0x56>
 80081fa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80081fe:	e00e      	b.n	800821e <_Balloc+0x60>
 8008200:	2221      	movs	r2, #33	; 0x21
 8008202:	2104      	movs	r1, #4
 8008204:	4620      	mov	r0, r4
 8008206:	f000 fbd3 	bl	80089b0 <_calloc_r>
 800820a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800820c:	60e8      	str	r0, [r5, #12]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1e4      	bne.n	80081de <_Balloc+0x20>
 8008214:	2000      	movs	r0, #0
 8008216:	bd70      	pop	{r4, r5, r6, pc}
 8008218:	6802      	ldr	r2, [r0, #0]
 800821a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800821e:	2300      	movs	r3, #0
 8008220:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008224:	e7f7      	b.n	8008216 <_Balloc+0x58>

08008226 <_Bfree>:
 8008226:	b570      	push	{r4, r5, r6, lr}
 8008228:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800822a:	4606      	mov	r6, r0
 800822c:	460d      	mov	r5, r1
 800822e:	b93c      	cbnz	r4, 8008240 <_Bfree+0x1a>
 8008230:	2010      	movs	r0, #16
 8008232:	f001 fb15 	bl	8009860 <malloc>
 8008236:	6270      	str	r0, [r6, #36]	; 0x24
 8008238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800823c:	6004      	str	r4, [r0, #0]
 800823e:	60c4      	str	r4, [r0, #12]
 8008240:	b13d      	cbz	r5, 8008252 <_Bfree+0x2c>
 8008242:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008244:	686a      	ldr	r2, [r5, #4]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800824c:	6029      	str	r1, [r5, #0]
 800824e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008252:	bd70      	pop	{r4, r5, r6, pc}

08008254 <__multadd>:
 8008254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008258:	461f      	mov	r7, r3
 800825a:	4606      	mov	r6, r0
 800825c:	460c      	mov	r4, r1
 800825e:	2300      	movs	r3, #0
 8008260:	690d      	ldr	r5, [r1, #16]
 8008262:	f101 0c14 	add.w	ip, r1, #20
 8008266:	f8dc 0000 	ldr.w	r0, [ip]
 800826a:	3301      	adds	r3, #1
 800826c:	b281      	uxth	r1, r0
 800826e:	fb02 7101 	mla	r1, r2, r1, r7
 8008272:	0c00      	lsrs	r0, r0, #16
 8008274:	0c0f      	lsrs	r7, r1, #16
 8008276:	fb02 7000 	mla	r0, r2, r0, r7
 800827a:	b289      	uxth	r1, r1
 800827c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008280:	429d      	cmp	r5, r3
 8008282:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008286:	f84c 1b04 	str.w	r1, [ip], #4
 800828a:	dcec      	bgt.n	8008266 <__multadd+0x12>
 800828c:	b1d7      	cbz	r7, 80082c4 <__multadd+0x70>
 800828e:	68a3      	ldr	r3, [r4, #8]
 8008290:	42ab      	cmp	r3, r5
 8008292:	dc12      	bgt.n	80082ba <__multadd+0x66>
 8008294:	6861      	ldr	r1, [r4, #4]
 8008296:	4630      	mov	r0, r6
 8008298:	3101      	adds	r1, #1
 800829a:	f7ff ff90 	bl	80081be <_Balloc>
 800829e:	4680      	mov	r8, r0
 80082a0:	6922      	ldr	r2, [r4, #16]
 80082a2:	f104 010c 	add.w	r1, r4, #12
 80082a6:	3202      	adds	r2, #2
 80082a8:	0092      	lsls	r2, r2, #2
 80082aa:	300c      	adds	r0, #12
 80082ac:	f7ff ff7c 	bl	80081a8 <memcpy>
 80082b0:	4621      	mov	r1, r4
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ffb7 	bl	8008226 <_Bfree>
 80082b8:	4644      	mov	r4, r8
 80082ba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082be:	3501      	adds	r5, #1
 80082c0:	615f      	str	r7, [r3, #20]
 80082c2:	6125      	str	r5, [r4, #16]
 80082c4:	4620      	mov	r0, r4
 80082c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080082ca <__s2b>:
 80082ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082ce:	4615      	mov	r5, r2
 80082d0:	2209      	movs	r2, #9
 80082d2:	461f      	mov	r7, r3
 80082d4:	3308      	adds	r3, #8
 80082d6:	460c      	mov	r4, r1
 80082d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80082dc:	4606      	mov	r6, r0
 80082de:	2201      	movs	r2, #1
 80082e0:	2100      	movs	r1, #0
 80082e2:	429a      	cmp	r2, r3
 80082e4:	db20      	blt.n	8008328 <__s2b+0x5e>
 80082e6:	4630      	mov	r0, r6
 80082e8:	f7ff ff69 	bl	80081be <_Balloc>
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	2d09      	cmp	r5, #9
 80082f0:	6143      	str	r3, [r0, #20]
 80082f2:	f04f 0301 	mov.w	r3, #1
 80082f6:	6103      	str	r3, [r0, #16]
 80082f8:	dd19      	ble.n	800832e <__s2b+0x64>
 80082fa:	f104 0809 	add.w	r8, r4, #9
 80082fe:	46c1      	mov	r9, r8
 8008300:	442c      	add	r4, r5
 8008302:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008306:	4601      	mov	r1, r0
 8008308:	3b30      	subs	r3, #48	; 0x30
 800830a:	220a      	movs	r2, #10
 800830c:	4630      	mov	r0, r6
 800830e:	f7ff ffa1 	bl	8008254 <__multadd>
 8008312:	45a1      	cmp	r9, r4
 8008314:	d1f5      	bne.n	8008302 <__s2b+0x38>
 8008316:	eb08 0405 	add.w	r4, r8, r5
 800831a:	3c08      	subs	r4, #8
 800831c:	1b2d      	subs	r5, r5, r4
 800831e:	1963      	adds	r3, r4, r5
 8008320:	42bb      	cmp	r3, r7
 8008322:	db07      	blt.n	8008334 <__s2b+0x6a>
 8008324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008328:	0052      	lsls	r2, r2, #1
 800832a:	3101      	adds	r1, #1
 800832c:	e7d9      	b.n	80082e2 <__s2b+0x18>
 800832e:	340a      	adds	r4, #10
 8008330:	2509      	movs	r5, #9
 8008332:	e7f3      	b.n	800831c <__s2b+0x52>
 8008334:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008338:	4601      	mov	r1, r0
 800833a:	3b30      	subs	r3, #48	; 0x30
 800833c:	220a      	movs	r2, #10
 800833e:	4630      	mov	r0, r6
 8008340:	f7ff ff88 	bl	8008254 <__multadd>
 8008344:	e7eb      	b.n	800831e <__s2b+0x54>

08008346 <__hi0bits>:
 8008346:	0c02      	lsrs	r2, r0, #16
 8008348:	0412      	lsls	r2, r2, #16
 800834a:	4603      	mov	r3, r0
 800834c:	b9b2      	cbnz	r2, 800837c <__hi0bits+0x36>
 800834e:	0403      	lsls	r3, r0, #16
 8008350:	2010      	movs	r0, #16
 8008352:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008356:	bf04      	itt	eq
 8008358:	021b      	lsleq	r3, r3, #8
 800835a:	3008      	addeq	r0, #8
 800835c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008360:	bf04      	itt	eq
 8008362:	011b      	lsleq	r3, r3, #4
 8008364:	3004      	addeq	r0, #4
 8008366:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800836a:	bf04      	itt	eq
 800836c:	009b      	lsleq	r3, r3, #2
 800836e:	3002      	addeq	r0, #2
 8008370:	2b00      	cmp	r3, #0
 8008372:	db06      	blt.n	8008382 <__hi0bits+0x3c>
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	d503      	bpl.n	8008380 <__hi0bits+0x3a>
 8008378:	3001      	adds	r0, #1
 800837a:	4770      	bx	lr
 800837c:	2000      	movs	r0, #0
 800837e:	e7e8      	b.n	8008352 <__hi0bits+0xc>
 8008380:	2020      	movs	r0, #32
 8008382:	4770      	bx	lr

08008384 <__lo0bits>:
 8008384:	6803      	ldr	r3, [r0, #0]
 8008386:	4601      	mov	r1, r0
 8008388:	f013 0207 	ands.w	r2, r3, #7
 800838c:	d00b      	beq.n	80083a6 <__lo0bits+0x22>
 800838e:	07da      	lsls	r2, r3, #31
 8008390:	d423      	bmi.n	80083da <__lo0bits+0x56>
 8008392:	0798      	lsls	r0, r3, #30
 8008394:	bf49      	itett	mi
 8008396:	085b      	lsrmi	r3, r3, #1
 8008398:	089b      	lsrpl	r3, r3, #2
 800839a:	2001      	movmi	r0, #1
 800839c:	600b      	strmi	r3, [r1, #0]
 800839e:	bf5c      	itt	pl
 80083a0:	600b      	strpl	r3, [r1, #0]
 80083a2:	2002      	movpl	r0, #2
 80083a4:	4770      	bx	lr
 80083a6:	b298      	uxth	r0, r3
 80083a8:	b9a8      	cbnz	r0, 80083d6 <__lo0bits+0x52>
 80083aa:	2010      	movs	r0, #16
 80083ac:	0c1b      	lsrs	r3, r3, #16
 80083ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80083b2:	bf04      	itt	eq
 80083b4:	0a1b      	lsreq	r3, r3, #8
 80083b6:	3008      	addeq	r0, #8
 80083b8:	071a      	lsls	r2, r3, #28
 80083ba:	bf04      	itt	eq
 80083bc:	091b      	lsreq	r3, r3, #4
 80083be:	3004      	addeq	r0, #4
 80083c0:	079a      	lsls	r2, r3, #30
 80083c2:	bf04      	itt	eq
 80083c4:	089b      	lsreq	r3, r3, #2
 80083c6:	3002      	addeq	r0, #2
 80083c8:	07da      	lsls	r2, r3, #31
 80083ca:	d402      	bmi.n	80083d2 <__lo0bits+0x4e>
 80083cc:	085b      	lsrs	r3, r3, #1
 80083ce:	d006      	beq.n	80083de <__lo0bits+0x5a>
 80083d0:	3001      	adds	r0, #1
 80083d2:	600b      	str	r3, [r1, #0]
 80083d4:	4770      	bx	lr
 80083d6:	4610      	mov	r0, r2
 80083d8:	e7e9      	b.n	80083ae <__lo0bits+0x2a>
 80083da:	2000      	movs	r0, #0
 80083dc:	4770      	bx	lr
 80083de:	2020      	movs	r0, #32
 80083e0:	4770      	bx	lr

080083e2 <__i2b>:
 80083e2:	b510      	push	{r4, lr}
 80083e4:	460c      	mov	r4, r1
 80083e6:	2101      	movs	r1, #1
 80083e8:	f7ff fee9 	bl	80081be <_Balloc>
 80083ec:	2201      	movs	r2, #1
 80083ee:	6144      	str	r4, [r0, #20]
 80083f0:	6102      	str	r2, [r0, #16]
 80083f2:	bd10      	pop	{r4, pc}

080083f4 <__multiply>:
 80083f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f8:	4614      	mov	r4, r2
 80083fa:	690a      	ldr	r2, [r1, #16]
 80083fc:	6923      	ldr	r3, [r4, #16]
 80083fe:	4688      	mov	r8, r1
 8008400:	429a      	cmp	r2, r3
 8008402:	bfbe      	ittt	lt
 8008404:	460b      	movlt	r3, r1
 8008406:	46a0      	movlt	r8, r4
 8008408:	461c      	movlt	r4, r3
 800840a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800840e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008416:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800841a:	eb07 0609 	add.w	r6, r7, r9
 800841e:	42b3      	cmp	r3, r6
 8008420:	bfb8      	it	lt
 8008422:	3101      	addlt	r1, #1
 8008424:	f7ff fecb 	bl	80081be <_Balloc>
 8008428:	f100 0514 	add.w	r5, r0, #20
 800842c:	462b      	mov	r3, r5
 800842e:	2200      	movs	r2, #0
 8008430:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008434:	4573      	cmp	r3, lr
 8008436:	d316      	bcc.n	8008466 <__multiply+0x72>
 8008438:	f104 0214 	add.w	r2, r4, #20
 800843c:	f108 0114 	add.w	r1, r8, #20
 8008440:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008444:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	9b00      	ldr	r3, [sp, #0]
 800844c:	9201      	str	r2, [sp, #4]
 800844e:	4293      	cmp	r3, r2
 8008450:	d80c      	bhi.n	800846c <__multiply+0x78>
 8008452:	2e00      	cmp	r6, #0
 8008454:	dd03      	ble.n	800845e <__multiply+0x6a>
 8008456:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800845a:	2b00      	cmp	r3, #0
 800845c:	d05d      	beq.n	800851a <__multiply+0x126>
 800845e:	6106      	str	r6, [r0, #16]
 8008460:	b003      	add	sp, #12
 8008462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008466:	f843 2b04 	str.w	r2, [r3], #4
 800846a:	e7e3      	b.n	8008434 <__multiply+0x40>
 800846c:	f8b2 b000 	ldrh.w	fp, [r2]
 8008470:	f1bb 0f00 	cmp.w	fp, #0
 8008474:	d023      	beq.n	80084be <__multiply+0xca>
 8008476:	4689      	mov	r9, r1
 8008478:	46ac      	mov	ip, r5
 800847a:	f04f 0800 	mov.w	r8, #0
 800847e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008482:	f8dc a000 	ldr.w	sl, [ip]
 8008486:	b2a3      	uxth	r3, r4
 8008488:	fa1f fa8a 	uxth.w	sl, sl
 800848c:	fb0b a303 	mla	r3, fp, r3, sl
 8008490:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008494:	f8dc 4000 	ldr.w	r4, [ip]
 8008498:	4443      	add	r3, r8
 800849a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800849e:	fb0b 840a 	mla	r4, fp, sl, r8
 80084a2:	46e2      	mov	sl, ip
 80084a4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80084ae:	454f      	cmp	r7, r9
 80084b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80084b4:	f84a 3b04 	str.w	r3, [sl], #4
 80084b8:	d82b      	bhi.n	8008512 <__multiply+0x11e>
 80084ba:	f8cc 8004 	str.w	r8, [ip, #4]
 80084be:	9b01      	ldr	r3, [sp, #4]
 80084c0:	3204      	adds	r2, #4
 80084c2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80084c6:	f1ba 0f00 	cmp.w	sl, #0
 80084ca:	d020      	beq.n	800850e <__multiply+0x11a>
 80084cc:	4689      	mov	r9, r1
 80084ce:	46a8      	mov	r8, r5
 80084d0:	f04f 0b00 	mov.w	fp, #0
 80084d4:	682b      	ldr	r3, [r5, #0]
 80084d6:	f8b9 c000 	ldrh.w	ip, [r9]
 80084da:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80084de:	b29b      	uxth	r3, r3
 80084e0:	fb0a 440c 	mla	r4, sl, ip, r4
 80084e4:	46c4      	mov	ip, r8
 80084e6:	445c      	add	r4, fp
 80084e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80084ec:	f84c 3b04 	str.w	r3, [ip], #4
 80084f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80084f4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80084f8:	0c1b      	lsrs	r3, r3, #16
 80084fa:	fb0a b303 	mla	r3, sl, r3, fp
 80084fe:	454f      	cmp	r7, r9
 8008500:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008504:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008508:	d805      	bhi.n	8008516 <__multiply+0x122>
 800850a:	f8c8 3004 	str.w	r3, [r8, #4]
 800850e:	3504      	adds	r5, #4
 8008510:	e79b      	b.n	800844a <__multiply+0x56>
 8008512:	46d4      	mov	ip, sl
 8008514:	e7b3      	b.n	800847e <__multiply+0x8a>
 8008516:	46e0      	mov	r8, ip
 8008518:	e7dd      	b.n	80084d6 <__multiply+0xe2>
 800851a:	3e01      	subs	r6, #1
 800851c:	e799      	b.n	8008452 <__multiply+0x5e>
	...

08008520 <__pow5mult>:
 8008520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008524:	4615      	mov	r5, r2
 8008526:	f012 0203 	ands.w	r2, r2, #3
 800852a:	4606      	mov	r6, r0
 800852c:	460f      	mov	r7, r1
 800852e:	d007      	beq.n	8008540 <__pow5mult+0x20>
 8008530:	4c21      	ldr	r4, [pc, #132]	; (80085b8 <__pow5mult+0x98>)
 8008532:	3a01      	subs	r2, #1
 8008534:	2300      	movs	r3, #0
 8008536:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800853a:	f7ff fe8b 	bl	8008254 <__multadd>
 800853e:	4607      	mov	r7, r0
 8008540:	10ad      	asrs	r5, r5, #2
 8008542:	d035      	beq.n	80085b0 <__pow5mult+0x90>
 8008544:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008546:	b93c      	cbnz	r4, 8008558 <__pow5mult+0x38>
 8008548:	2010      	movs	r0, #16
 800854a:	f001 f989 	bl	8009860 <malloc>
 800854e:	6270      	str	r0, [r6, #36]	; 0x24
 8008550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008554:	6004      	str	r4, [r0, #0]
 8008556:	60c4      	str	r4, [r0, #12]
 8008558:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800855c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008560:	b94c      	cbnz	r4, 8008576 <__pow5mult+0x56>
 8008562:	f240 2171 	movw	r1, #625	; 0x271
 8008566:	4630      	mov	r0, r6
 8008568:	f7ff ff3b 	bl	80083e2 <__i2b>
 800856c:	2300      	movs	r3, #0
 800856e:	4604      	mov	r4, r0
 8008570:	f8c8 0008 	str.w	r0, [r8, #8]
 8008574:	6003      	str	r3, [r0, #0]
 8008576:	f04f 0800 	mov.w	r8, #0
 800857a:	07eb      	lsls	r3, r5, #31
 800857c:	d50a      	bpl.n	8008594 <__pow5mult+0x74>
 800857e:	4639      	mov	r1, r7
 8008580:	4622      	mov	r2, r4
 8008582:	4630      	mov	r0, r6
 8008584:	f7ff ff36 	bl	80083f4 <__multiply>
 8008588:	4681      	mov	r9, r0
 800858a:	4639      	mov	r1, r7
 800858c:	4630      	mov	r0, r6
 800858e:	f7ff fe4a 	bl	8008226 <_Bfree>
 8008592:	464f      	mov	r7, r9
 8008594:	106d      	asrs	r5, r5, #1
 8008596:	d00b      	beq.n	80085b0 <__pow5mult+0x90>
 8008598:	6820      	ldr	r0, [r4, #0]
 800859a:	b938      	cbnz	r0, 80085ac <__pow5mult+0x8c>
 800859c:	4622      	mov	r2, r4
 800859e:	4621      	mov	r1, r4
 80085a0:	4630      	mov	r0, r6
 80085a2:	f7ff ff27 	bl	80083f4 <__multiply>
 80085a6:	6020      	str	r0, [r4, #0]
 80085a8:	f8c0 8000 	str.w	r8, [r0]
 80085ac:	4604      	mov	r4, r0
 80085ae:	e7e4      	b.n	800857a <__pow5mult+0x5a>
 80085b0:	4638      	mov	r0, r7
 80085b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085b6:	bf00      	nop
 80085b8:	08009cc8 	.word	0x08009cc8

080085bc <__lshift>:
 80085bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c0:	460c      	mov	r4, r1
 80085c2:	4607      	mov	r7, r0
 80085c4:	4616      	mov	r6, r2
 80085c6:	6923      	ldr	r3, [r4, #16]
 80085c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085cc:	eb0a 0903 	add.w	r9, sl, r3
 80085d0:	6849      	ldr	r1, [r1, #4]
 80085d2:	68a3      	ldr	r3, [r4, #8]
 80085d4:	f109 0501 	add.w	r5, r9, #1
 80085d8:	42ab      	cmp	r3, r5
 80085da:	db32      	blt.n	8008642 <__lshift+0x86>
 80085dc:	4638      	mov	r0, r7
 80085de:	f7ff fdee 	bl	80081be <_Balloc>
 80085e2:	2300      	movs	r3, #0
 80085e4:	4680      	mov	r8, r0
 80085e6:	461a      	mov	r2, r3
 80085e8:	f100 0114 	add.w	r1, r0, #20
 80085ec:	4553      	cmp	r3, sl
 80085ee:	db2b      	blt.n	8008648 <__lshift+0x8c>
 80085f0:	6920      	ldr	r0, [r4, #16]
 80085f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085f6:	f104 0314 	add.w	r3, r4, #20
 80085fa:	f016 021f 	ands.w	r2, r6, #31
 80085fe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008602:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008606:	d025      	beq.n	8008654 <__lshift+0x98>
 8008608:	2000      	movs	r0, #0
 800860a:	f1c2 0e20 	rsb	lr, r2, #32
 800860e:	468a      	mov	sl, r1
 8008610:	681e      	ldr	r6, [r3, #0]
 8008612:	4096      	lsls	r6, r2
 8008614:	4330      	orrs	r0, r6
 8008616:	f84a 0b04 	str.w	r0, [sl], #4
 800861a:	f853 0b04 	ldr.w	r0, [r3], #4
 800861e:	459c      	cmp	ip, r3
 8008620:	fa20 f00e 	lsr.w	r0, r0, lr
 8008624:	d814      	bhi.n	8008650 <__lshift+0x94>
 8008626:	6048      	str	r0, [r1, #4]
 8008628:	b108      	cbz	r0, 800862e <__lshift+0x72>
 800862a:	f109 0502 	add.w	r5, r9, #2
 800862e:	3d01      	subs	r5, #1
 8008630:	4638      	mov	r0, r7
 8008632:	f8c8 5010 	str.w	r5, [r8, #16]
 8008636:	4621      	mov	r1, r4
 8008638:	f7ff fdf5 	bl	8008226 <_Bfree>
 800863c:	4640      	mov	r0, r8
 800863e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008642:	3101      	adds	r1, #1
 8008644:	005b      	lsls	r3, r3, #1
 8008646:	e7c7      	b.n	80085d8 <__lshift+0x1c>
 8008648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800864c:	3301      	adds	r3, #1
 800864e:	e7cd      	b.n	80085ec <__lshift+0x30>
 8008650:	4651      	mov	r1, sl
 8008652:	e7dc      	b.n	800860e <__lshift+0x52>
 8008654:	3904      	subs	r1, #4
 8008656:	f853 2b04 	ldr.w	r2, [r3], #4
 800865a:	459c      	cmp	ip, r3
 800865c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008660:	d8f9      	bhi.n	8008656 <__lshift+0x9a>
 8008662:	e7e4      	b.n	800862e <__lshift+0x72>

08008664 <__mcmp>:
 8008664:	6903      	ldr	r3, [r0, #16]
 8008666:	690a      	ldr	r2, [r1, #16]
 8008668:	b530      	push	{r4, r5, lr}
 800866a:	1a9b      	subs	r3, r3, r2
 800866c:	d10c      	bne.n	8008688 <__mcmp+0x24>
 800866e:	0092      	lsls	r2, r2, #2
 8008670:	3014      	adds	r0, #20
 8008672:	3114      	adds	r1, #20
 8008674:	1884      	adds	r4, r0, r2
 8008676:	4411      	add	r1, r2
 8008678:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800867c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008680:	4295      	cmp	r5, r2
 8008682:	d003      	beq.n	800868c <__mcmp+0x28>
 8008684:	d305      	bcc.n	8008692 <__mcmp+0x2e>
 8008686:	2301      	movs	r3, #1
 8008688:	4618      	mov	r0, r3
 800868a:	bd30      	pop	{r4, r5, pc}
 800868c:	42a0      	cmp	r0, r4
 800868e:	d3f3      	bcc.n	8008678 <__mcmp+0x14>
 8008690:	e7fa      	b.n	8008688 <__mcmp+0x24>
 8008692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008696:	e7f7      	b.n	8008688 <__mcmp+0x24>

08008698 <__mdiff>:
 8008698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800869c:	460d      	mov	r5, r1
 800869e:	4607      	mov	r7, r0
 80086a0:	4611      	mov	r1, r2
 80086a2:	4628      	mov	r0, r5
 80086a4:	4614      	mov	r4, r2
 80086a6:	f7ff ffdd 	bl	8008664 <__mcmp>
 80086aa:	1e06      	subs	r6, r0, #0
 80086ac:	d108      	bne.n	80086c0 <__mdiff+0x28>
 80086ae:	4631      	mov	r1, r6
 80086b0:	4638      	mov	r0, r7
 80086b2:	f7ff fd84 	bl	80081be <_Balloc>
 80086b6:	2301      	movs	r3, #1
 80086b8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80086bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c0:	bfa4      	itt	ge
 80086c2:	4623      	movge	r3, r4
 80086c4:	462c      	movge	r4, r5
 80086c6:	4638      	mov	r0, r7
 80086c8:	6861      	ldr	r1, [r4, #4]
 80086ca:	bfa6      	itte	ge
 80086cc:	461d      	movge	r5, r3
 80086ce:	2600      	movge	r6, #0
 80086d0:	2601      	movlt	r6, #1
 80086d2:	f7ff fd74 	bl	80081be <_Balloc>
 80086d6:	f04f 0e00 	mov.w	lr, #0
 80086da:	60c6      	str	r6, [r0, #12]
 80086dc:	692b      	ldr	r3, [r5, #16]
 80086de:	6926      	ldr	r6, [r4, #16]
 80086e0:	f104 0214 	add.w	r2, r4, #20
 80086e4:	f105 0914 	add.w	r9, r5, #20
 80086e8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80086ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80086f0:	f100 0114 	add.w	r1, r0, #20
 80086f4:	f852 ab04 	ldr.w	sl, [r2], #4
 80086f8:	f859 5b04 	ldr.w	r5, [r9], #4
 80086fc:	fa1f f38a 	uxth.w	r3, sl
 8008700:	4473      	add	r3, lr
 8008702:	b2ac      	uxth	r4, r5
 8008704:	1b1b      	subs	r3, r3, r4
 8008706:	0c2c      	lsrs	r4, r5, #16
 8008708:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800870c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8008710:	b29b      	uxth	r3, r3
 8008712:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8008716:	45c8      	cmp	r8, r9
 8008718:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800871c:	4694      	mov	ip, r2
 800871e:	f841 4b04 	str.w	r4, [r1], #4
 8008722:	d8e7      	bhi.n	80086f4 <__mdiff+0x5c>
 8008724:	45bc      	cmp	ip, r7
 8008726:	d304      	bcc.n	8008732 <__mdiff+0x9a>
 8008728:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800872c:	b183      	cbz	r3, 8008750 <__mdiff+0xb8>
 800872e:	6106      	str	r6, [r0, #16]
 8008730:	e7c4      	b.n	80086bc <__mdiff+0x24>
 8008732:	f85c 4b04 	ldr.w	r4, [ip], #4
 8008736:	b2a2      	uxth	r2, r4
 8008738:	4472      	add	r2, lr
 800873a:	1413      	asrs	r3, r2, #16
 800873c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008740:	b292      	uxth	r2, r2
 8008742:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008746:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800874a:	f841 2b04 	str.w	r2, [r1], #4
 800874e:	e7e9      	b.n	8008724 <__mdiff+0x8c>
 8008750:	3e01      	subs	r6, #1
 8008752:	e7e9      	b.n	8008728 <__mdiff+0x90>

08008754 <__ulp>:
 8008754:	4b10      	ldr	r3, [pc, #64]	; (8008798 <__ulp+0x44>)
 8008756:	400b      	ands	r3, r1
 8008758:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800875c:	2b00      	cmp	r3, #0
 800875e:	dd02      	ble.n	8008766 <__ulp+0x12>
 8008760:	2000      	movs	r0, #0
 8008762:	4619      	mov	r1, r3
 8008764:	4770      	bx	lr
 8008766:	425b      	negs	r3, r3
 8008768:	151b      	asrs	r3, r3, #20
 800876a:	2b13      	cmp	r3, #19
 800876c:	f04f 0000 	mov.w	r0, #0
 8008770:	f04f 0100 	mov.w	r1, #0
 8008774:	dc04      	bgt.n	8008780 <__ulp+0x2c>
 8008776:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800877a:	fa42 f103 	asr.w	r1, r2, r3
 800877e:	4770      	bx	lr
 8008780:	2201      	movs	r2, #1
 8008782:	3b14      	subs	r3, #20
 8008784:	2b1e      	cmp	r3, #30
 8008786:	bfce      	itee	gt
 8008788:	4613      	movgt	r3, r2
 800878a:	f1c3 031f 	rsble	r3, r3, #31
 800878e:	fa02 f303 	lslle.w	r3, r2, r3
 8008792:	4618      	mov	r0, r3
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop
 8008798:	7ff00000 	.word	0x7ff00000

0800879c <__b2d>:
 800879c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087a0:	6907      	ldr	r7, [r0, #16]
 80087a2:	f100 0914 	add.w	r9, r0, #20
 80087a6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80087aa:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80087ae:	f1a7 0804 	sub.w	r8, r7, #4
 80087b2:	4630      	mov	r0, r6
 80087b4:	f7ff fdc7 	bl	8008346 <__hi0bits>
 80087b8:	f1c0 0320 	rsb	r3, r0, #32
 80087bc:	280a      	cmp	r0, #10
 80087be:	600b      	str	r3, [r1, #0]
 80087c0:	491e      	ldr	r1, [pc, #120]	; (800883c <__b2d+0xa0>)
 80087c2:	dc17      	bgt.n	80087f4 <__b2d+0x58>
 80087c4:	45c1      	cmp	r9, r8
 80087c6:	bf28      	it	cs
 80087c8:	2200      	movcs	r2, #0
 80087ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80087ce:	fa26 f30c 	lsr.w	r3, r6, ip
 80087d2:	bf38      	it	cc
 80087d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80087d8:	ea43 0501 	orr.w	r5, r3, r1
 80087dc:	f100 0315 	add.w	r3, r0, #21
 80087e0:	fa06 f303 	lsl.w	r3, r6, r3
 80087e4:	fa22 f20c 	lsr.w	r2, r2, ip
 80087e8:	ea43 0402 	orr.w	r4, r3, r2
 80087ec:	4620      	mov	r0, r4
 80087ee:	4629      	mov	r1, r5
 80087f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087f4:	45c1      	cmp	r9, r8
 80087f6:	bf3a      	itte	cc
 80087f8:	f1a7 0808 	subcc.w	r8, r7, #8
 80087fc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008800:	2200      	movcs	r2, #0
 8008802:	f1b0 030b 	subs.w	r3, r0, #11
 8008806:	d015      	beq.n	8008834 <__b2d+0x98>
 8008808:	409e      	lsls	r6, r3
 800880a:	f1c3 0720 	rsb	r7, r3, #32
 800880e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8008812:	fa22 f107 	lsr.w	r1, r2, r7
 8008816:	45c8      	cmp	r8, r9
 8008818:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800881c:	ea46 0501 	orr.w	r5, r6, r1
 8008820:	bf94      	ite	ls
 8008822:	2100      	movls	r1, #0
 8008824:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8008828:	fa02 f003 	lsl.w	r0, r2, r3
 800882c:	40f9      	lsrs	r1, r7
 800882e:	ea40 0401 	orr.w	r4, r0, r1
 8008832:	e7db      	b.n	80087ec <__b2d+0x50>
 8008834:	ea46 0501 	orr.w	r5, r6, r1
 8008838:	4614      	mov	r4, r2
 800883a:	e7d7      	b.n	80087ec <__b2d+0x50>
 800883c:	3ff00000 	.word	0x3ff00000

08008840 <__d2b>:
 8008840:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008844:	461c      	mov	r4, r3
 8008846:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800884a:	2101      	movs	r1, #1
 800884c:	4690      	mov	r8, r2
 800884e:	f7ff fcb6 	bl	80081be <_Balloc>
 8008852:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008856:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800885a:	4607      	mov	r7, r0
 800885c:	bb34      	cbnz	r4, 80088ac <__d2b+0x6c>
 800885e:	9201      	str	r2, [sp, #4]
 8008860:	f1b8 0200 	subs.w	r2, r8, #0
 8008864:	d027      	beq.n	80088b6 <__d2b+0x76>
 8008866:	a802      	add	r0, sp, #8
 8008868:	f840 2d08 	str.w	r2, [r0, #-8]!
 800886c:	f7ff fd8a 	bl	8008384 <__lo0bits>
 8008870:	9900      	ldr	r1, [sp, #0]
 8008872:	b1f0      	cbz	r0, 80088b2 <__d2b+0x72>
 8008874:	9a01      	ldr	r2, [sp, #4]
 8008876:	f1c0 0320 	rsb	r3, r0, #32
 800887a:	fa02 f303 	lsl.w	r3, r2, r3
 800887e:	430b      	orrs	r3, r1
 8008880:	40c2      	lsrs	r2, r0
 8008882:	617b      	str	r3, [r7, #20]
 8008884:	9201      	str	r2, [sp, #4]
 8008886:	9b01      	ldr	r3, [sp, #4]
 8008888:	2b00      	cmp	r3, #0
 800888a:	bf14      	ite	ne
 800888c:	2102      	movne	r1, #2
 800888e:	2101      	moveq	r1, #1
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	6139      	str	r1, [r7, #16]
 8008894:	b1c4      	cbz	r4, 80088c8 <__d2b+0x88>
 8008896:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800889a:	4404      	add	r4, r0
 800889c:	6034      	str	r4, [r6, #0]
 800889e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088a2:	6028      	str	r0, [r5, #0]
 80088a4:	4638      	mov	r0, r7
 80088a6:	b002      	add	sp, #8
 80088a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ac:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80088b0:	e7d5      	b.n	800885e <__d2b+0x1e>
 80088b2:	6179      	str	r1, [r7, #20]
 80088b4:	e7e7      	b.n	8008886 <__d2b+0x46>
 80088b6:	a801      	add	r0, sp, #4
 80088b8:	f7ff fd64 	bl	8008384 <__lo0bits>
 80088bc:	2101      	movs	r1, #1
 80088be:	9b01      	ldr	r3, [sp, #4]
 80088c0:	6139      	str	r1, [r7, #16]
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	3020      	adds	r0, #32
 80088c6:	e7e5      	b.n	8008894 <__d2b+0x54>
 80088c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088cc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80088d0:	6030      	str	r0, [r6, #0]
 80088d2:	6918      	ldr	r0, [r3, #16]
 80088d4:	f7ff fd37 	bl	8008346 <__hi0bits>
 80088d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80088dc:	e7e1      	b.n	80088a2 <__d2b+0x62>

080088de <__ratio>:
 80088de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e2:	4688      	mov	r8, r1
 80088e4:	4669      	mov	r1, sp
 80088e6:	4681      	mov	r9, r0
 80088e8:	f7ff ff58 	bl	800879c <__b2d>
 80088ec:	468b      	mov	fp, r1
 80088ee:	4606      	mov	r6, r0
 80088f0:	460f      	mov	r7, r1
 80088f2:	4640      	mov	r0, r8
 80088f4:	a901      	add	r1, sp, #4
 80088f6:	f7ff ff51 	bl	800879c <__b2d>
 80088fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008902:	460d      	mov	r5, r1
 8008904:	eba3 0c02 	sub.w	ip, r3, r2
 8008908:	e9dd 3200 	ldrd	r3, r2, [sp]
 800890c:	1a9b      	subs	r3, r3, r2
 800890e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008912:	2b00      	cmp	r3, #0
 8008914:	bfd5      	itete	le
 8008916:	460a      	movle	r2, r1
 8008918:	463a      	movgt	r2, r7
 800891a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800891e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008922:	bfd8      	it	le
 8008924:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8008928:	462b      	mov	r3, r5
 800892a:	4602      	mov	r2, r0
 800892c:	4659      	mov	r1, fp
 800892e:	4630      	mov	r0, r6
 8008930:	f7f7 fefc 	bl	800072c <__aeabi_ddiv>
 8008934:	b003      	add	sp, #12
 8008936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800893a <__copybits>:
 800893a:	3901      	subs	r1, #1
 800893c:	b510      	push	{r4, lr}
 800893e:	1149      	asrs	r1, r1, #5
 8008940:	6914      	ldr	r4, [r2, #16]
 8008942:	3101      	adds	r1, #1
 8008944:	f102 0314 	add.w	r3, r2, #20
 8008948:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800894c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008950:	42a3      	cmp	r3, r4
 8008952:	4602      	mov	r2, r0
 8008954:	d303      	bcc.n	800895e <__copybits+0x24>
 8008956:	2300      	movs	r3, #0
 8008958:	428a      	cmp	r2, r1
 800895a:	d305      	bcc.n	8008968 <__copybits+0x2e>
 800895c:	bd10      	pop	{r4, pc}
 800895e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008962:	f840 2b04 	str.w	r2, [r0], #4
 8008966:	e7f3      	b.n	8008950 <__copybits+0x16>
 8008968:	f842 3b04 	str.w	r3, [r2], #4
 800896c:	e7f4      	b.n	8008958 <__copybits+0x1e>

0800896e <__any_on>:
 800896e:	f100 0214 	add.w	r2, r0, #20
 8008972:	6900      	ldr	r0, [r0, #16]
 8008974:	114b      	asrs	r3, r1, #5
 8008976:	4298      	cmp	r0, r3
 8008978:	b510      	push	{r4, lr}
 800897a:	db11      	blt.n	80089a0 <__any_on+0x32>
 800897c:	dd0a      	ble.n	8008994 <__any_on+0x26>
 800897e:	f011 011f 	ands.w	r1, r1, #31
 8008982:	d007      	beq.n	8008994 <__any_on+0x26>
 8008984:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008988:	fa24 f001 	lsr.w	r0, r4, r1
 800898c:	fa00 f101 	lsl.w	r1, r0, r1
 8008990:	428c      	cmp	r4, r1
 8008992:	d10b      	bne.n	80089ac <__any_on+0x3e>
 8008994:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008998:	4293      	cmp	r3, r2
 800899a:	d803      	bhi.n	80089a4 <__any_on+0x36>
 800899c:	2000      	movs	r0, #0
 800899e:	bd10      	pop	{r4, pc}
 80089a0:	4603      	mov	r3, r0
 80089a2:	e7f7      	b.n	8008994 <__any_on+0x26>
 80089a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80089a8:	2900      	cmp	r1, #0
 80089aa:	d0f5      	beq.n	8008998 <__any_on+0x2a>
 80089ac:	2001      	movs	r0, #1
 80089ae:	e7f6      	b.n	800899e <__any_on+0x30>

080089b0 <_calloc_r>:
 80089b0:	b538      	push	{r3, r4, r5, lr}
 80089b2:	fb02 f401 	mul.w	r4, r2, r1
 80089b6:	4621      	mov	r1, r4
 80089b8:	f000 f808 	bl	80089cc <_malloc_r>
 80089bc:	4605      	mov	r5, r0
 80089be:	b118      	cbz	r0, 80089c8 <_calloc_r+0x18>
 80089c0:	4622      	mov	r2, r4
 80089c2:	2100      	movs	r1, #0
 80089c4:	f7fd ff96 	bl	80068f4 <memset>
 80089c8:	4628      	mov	r0, r5
 80089ca:	bd38      	pop	{r3, r4, r5, pc}

080089cc <_malloc_r>:
 80089cc:	b570      	push	{r4, r5, r6, lr}
 80089ce:	1ccd      	adds	r5, r1, #3
 80089d0:	f025 0503 	bic.w	r5, r5, #3
 80089d4:	3508      	adds	r5, #8
 80089d6:	2d0c      	cmp	r5, #12
 80089d8:	bf38      	it	cc
 80089da:	250c      	movcc	r5, #12
 80089dc:	2d00      	cmp	r5, #0
 80089de:	4606      	mov	r6, r0
 80089e0:	db01      	blt.n	80089e6 <_malloc_r+0x1a>
 80089e2:	42a9      	cmp	r1, r5
 80089e4:	d903      	bls.n	80089ee <_malloc_r+0x22>
 80089e6:	230c      	movs	r3, #12
 80089e8:	6033      	str	r3, [r6, #0]
 80089ea:	2000      	movs	r0, #0
 80089ec:	bd70      	pop	{r4, r5, r6, pc}
 80089ee:	f000 ff66 	bl	80098be <__malloc_lock>
 80089f2:	4a21      	ldr	r2, [pc, #132]	; (8008a78 <_malloc_r+0xac>)
 80089f4:	6814      	ldr	r4, [r2, #0]
 80089f6:	4621      	mov	r1, r4
 80089f8:	b991      	cbnz	r1, 8008a20 <_malloc_r+0x54>
 80089fa:	4c20      	ldr	r4, [pc, #128]	; (8008a7c <_malloc_r+0xb0>)
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	b91b      	cbnz	r3, 8008a08 <_malloc_r+0x3c>
 8008a00:	4630      	mov	r0, r6
 8008a02:	f000 fe19 	bl	8009638 <_sbrk_r>
 8008a06:	6020      	str	r0, [r4, #0]
 8008a08:	4629      	mov	r1, r5
 8008a0a:	4630      	mov	r0, r6
 8008a0c:	f000 fe14 	bl	8009638 <_sbrk_r>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	d124      	bne.n	8008a5e <_malloc_r+0x92>
 8008a14:	230c      	movs	r3, #12
 8008a16:	4630      	mov	r0, r6
 8008a18:	6033      	str	r3, [r6, #0]
 8008a1a:	f000 ff51 	bl	80098c0 <__malloc_unlock>
 8008a1e:	e7e4      	b.n	80089ea <_malloc_r+0x1e>
 8008a20:	680b      	ldr	r3, [r1, #0]
 8008a22:	1b5b      	subs	r3, r3, r5
 8008a24:	d418      	bmi.n	8008a58 <_malloc_r+0x8c>
 8008a26:	2b0b      	cmp	r3, #11
 8008a28:	d90f      	bls.n	8008a4a <_malloc_r+0x7e>
 8008a2a:	600b      	str	r3, [r1, #0]
 8008a2c:	18cc      	adds	r4, r1, r3
 8008a2e:	50cd      	str	r5, [r1, r3]
 8008a30:	4630      	mov	r0, r6
 8008a32:	f000 ff45 	bl	80098c0 <__malloc_unlock>
 8008a36:	f104 000b 	add.w	r0, r4, #11
 8008a3a:	1d23      	adds	r3, r4, #4
 8008a3c:	f020 0007 	bic.w	r0, r0, #7
 8008a40:	1ac3      	subs	r3, r0, r3
 8008a42:	d0d3      	beq.n	80089ec <_malloc_r+0x20>
 8008a44:	425a      	negs	r2, r3
 8008a46:	50e2      	str	r2, [r4, r3]
 8008a48:	e7d0      	b.n	80089ec <_malloc_r+0x20>
 8008a4a:	684b      	ldr	r3, [r1, #4]
 8008a4c:	428c      	cmp	r4, r1
 8008a4e:	bf16      	itet	ne
 8008a50:	6063      	strne	r3, [r4, #4]
 8008a52:	6013      	streq	r3, [r2, #0]
 8008a54:	460c      	movne	r4, r1
 8008a56:	e7eb      	b.n	8008a30 <_malloc_r+0x64>
 8008a58:	460c      	mov	r4, r1
 8008a5a:	6849      	ldr	r1, [r1, #4]
 8008a5c:	e7cc      	b.n	80089f8 <_malloc_r+0x2c>
 8008a5e:	1cc4      	adds	r4, r0, #3
 8008a60:	f024 0403 	bic.w	r4, r4, #3
 8008a64:	42a0      	cmp	r0, r4
 8008a66:	d005      	beq.n	8008a74 <_malloc_r+0xa8>
 8008a68:	1a21      	subs	r1, r4, r0
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	f000 fde4 	bl	8009638 <_sbrk_r>
 8008a70:	3001      	adds	r0, #1
 8008a72:	d0cf      	beq.n	8008a14 <_malloc_r+0x48>
 8008a74:	6025      	str	r5, [r4, #0]
 8008a76:	e7db      	b.n	8008a30 <_malloc_r+0x64>
 8008a78:	20000214 	.word	0x20000214
 8008a7c:	20000218 	.word	0x20000218

08008a80 <__ssputs_r>:
 8008a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a84:	688e      	ldr	r6, [r1, #8]
 8008a86:	4682      	mov	sl, r0
 8008a88:	429e      	cmp	r6, r3
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	4690      	mov	r8, r2
 8008a8e:	4699      	mov	r9, r3
 8008a90:	d837      	bhi.n	8008b02 <__ssputs_r+0x82>
 8008a92:	898a      	ldrh	r2, [r1, #12]
 8008a94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a98:	d031      	beq.n	8008afe <__ssputs_r+0x7e>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	6825      	ldr	r5, [r4, #0]
 8008a9e:	6909      	ldr	r1, [r1, #16]
 8008aa0:	1a6f      	subs	r7, r5, r1
 8008aa2:	6965      	ldr	r5, [r4, #20]
 8008aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008aa8:	fb95 f5f3 	sdiv	r5, r5, r3
 8008aac:	f109 0301 	add.w	r3, r9, #1
 8008ab0:	443b      	add	r3, r7
 8008ab2:	429d      	cmp	r5, r3
 8008ab4:	bf38      	it	cc
 8008ab6:	461d      	movcc	r5, r3
 8008ab8:	0553      	lsls	r3, r2, #21
 8008aba:	d530      	bpl.n	8008b1e <__ssputs_r+0x9e>
 8008abc:	4629      	mov	r1, r5
 8008abe:	f7ff ff85 	bl	80089cc <_malloc_r>
 8008ac2:	4606      	mov	r6, r0
 8008ac4:	b950      	cbnz	r0, 8008adc <__ssputs_r+0x5c>
 8008ac6:	230c      	movs	r3, #12
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008acc:	f8ca 3000 	str.w	r3, [sl]
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ad6:	81a3      	strh	r3, [r4, #12]
 8008ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008adc:	463a      	mov	r2, r7
 8008ade:	6921      	ldr	r1, [r4, #16]
 8008ae0:	f7ff fb62 	bl	80081a8 <memcpy>
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aee:	81a3      	strh	r3, [r4, #12]
 8008af0:	6126      	str	r6, [r4, #16]
 8008af2:	443e      	add	r6, r7
 8008af4:	6026      	str	r6, [r4, #0]
 8008af6:	464e      	mov	r6, r9
 8008af8:	6165      	str	r5, [r4, #20]
 8008afa:	1bed      	subs	r5, r5, r7
 8008afc:	60a5      	str	r5, [r4, #8]
 8008afe:	454e      	cmp	r6, r9
 8008b00:	d900      	bls.n	8008b04 <__ssputs_r+0x84>
 8008b02:	464e      	mov	r6, r9
 8008b04:	4632      	mov	r2, r6
 8008b06:	4641      	mov	r1, r8
 8008b08:	6820      	ldr	r0, [r4, #0]
 8008b0a:	f000 febf 	bl	800988c <memmove>
 8008b0e:	68a3      	ldr	r3, [r4, #8]
 8008b10:	2000      	movs	r0, #0
 8008b12:	1b9b      	subs	r3, r3, r6
 8008b14:	60a3      	str	r3, [r4, #8]
 8008b16:	6823      	ldr	r3, [r4, #0]
 8008b18:	441e      	add	r6, r3
 8008b1a:	6026      	str	r6, [r4, #0]
 8008b1c:	e7dc      	b.n	8008ad8 <__ssputs_r+0x58>
 8008b1e:	462a      	mov	r2, r5
 8008b20:	f000 ff1c 	bl	800995c <_realloc_r>
 8008b24:	4606      	mov	r6, r0
 8008b26:	2800      	cmp	r0, #0
 8008b28:	d1e2      	bne.n	8008af0 <__ssputs_r+0x70>
 8008b2a:	6921      	ldr	r1, [r4, #16]
 8008b2c:	4650      	mov	r0, sl
 8008b2e:	f000 fec9 	bl	80098c4 <_free_r>
 8008b32:	e7c8      	b.n	8008ac6 <__ssputs_r+0x46>

08008b34 <_svfiprintf_r>:
 8008b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b38:	461d      	mov	r5, r3
 8008b3a:	898b      	ldrh	r3, [r1, #12]
 8008b3c:	b09d      	sub	sp, #116	; 0x74
 8008b3e:	061f      	lsls	r7, r3, #24
 8008b40:	4680      	mov	r8, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	4616      	mov	r6, r2
 8008b46:	d50f      	bpl.n	8008b68 <_svfiprintf_r+0x34>
 8008b48:	690b      	ldr	r3, [r1, #16]
 8008b4a:	b96b      	cbnz	r3, 8008b68 <_svfiprintf_r+0x34>
 8008b4c:	2140      	movs	r1, #64	; 0x40
 8008b4e:	f7ff ff3d 	bl	80089cc <_malloc_r>
 8008b52:	6020      	str	r0, [r4, #0]
 8008b54:	6120      	str	r0, [r4, #16]
 8008b56:	b928      	cbnz	r0, 8008b64 <_svfiprintf_r+0x30>
 8008b58:	230c      	movs	r3, #12
 8008b5a:	f8c8 3000 	str.w	r3, [r8]
 8008b5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b62:	e0c8      	b.n	8008cf6 <_svfiprintf_r+0x1c2>
 8008b64:	2340      	movs	r3, #64	; 0x40
 8008b66:	6163      	str	r3, [r4, #20]
 8008b68:	2300      	movs	r3, #0
 8008b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b6c:	2320      	movs	r3, #32
 8008b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b72:	2330      	movs	r3, #48	; 0x30
 8008b74:	f04f 0b01 	mov.w	fp, #1
 8008b78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b7c:	9503      	str	r5, [sp, #12]
 8008b7e:	4637      	mov	r7, r6
 8008b80:	463d      	mov	r5, r7
 8008b82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008b86:	b10b      	cbz	r3, 8008b8c <_svfiprintf_r+0x58>
 8008b88:	2b25      	cmp	r3, #37	; 0x25
 8008b8a:	d13e      	bne.n	8008c0a <_svfiprintf_r+0xd6>
 8008b8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8008b90:	d00b      	beq.n	8008baa <_svfiprintf_r+0x76>
 8008b92:	4653      	mov	r3, sl
 8008b94:	4632      	mov	r2, r6
 8008b96:	4621      	mov	r1, r4
 8008b98:	4640      	mov	r0, r8
 8008b9a:	f7ff ff71 	bl	8008a80 <__ssputs_r>
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	f000 80a4 	beq.w	8008cec <_svfiprintf_r+0x1b8>
 8008ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba6:	4453      	add	r3, sl
 8008ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8008baa:	783b      	ldrb	r3, [r7, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 809d 	beq.w	8008cec <_svfiprintf_r+0x1b8>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bbc:	9304      	str	r3, [sp, #16]
 8008bbe:	9307      	str	r3, [sp, #28]
 8008bc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bc4:	931a      	str	r3, [sp, #104]	; 0x68
 8008bc6:	462f      	mov	r7, r5
 8008bc8:	2205      	movs	r2, #5
 8008bca:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008bce:	4850      	ldr	r0, [pc, #320]	; (8008d10 <_svfiprintf_r+0x1dc>)
 8008bd0:	f000 fe4e 	bl	8009870 <memchr>
 8008bd4:	9b04      	ldr	r3, [sp, #16]
 8008bd6:	b9d0      	cbnz	r0, 8008c0e <_svfiprintf_r+0xda>
 8008bd8:	06d9      	lsls	r1, r3, #27
 8008bda:	bf44      	itt	mi
 8008bdc:	2220      	movmi	r2, #32
 8008bde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008be2:	071a      	lsls	r2, r3, #28
 8008be4:	bf44      	itt	mi
 8008be6:	222b      	movmi	r2, #43	; 0x2b
 8008be8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008bec:	782a      	ldrb	r2, [r5, #0]
 8008bee:	2a2a      	cmp	r2, #42	; 0x2a
 8008bf0:	d015      	beq.n	8008c1e <_svfiprintf_r+0xea>
 8008bf2:	462f      	mov	r7, r5
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	250a      	movs	r5, #10
 8008bf8:	9a07      	ldr	r2, [sp, #28]
 8008bfa:	4639      	mov	r1, r7
 8008bfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c00:	3b30      	subs	r3, #48	; 0x30
 8008c02:	2b09      	cmp	r3, #9
 8008c04:	d94d      	bls.n	8008ca2 <_svfiprintf_r+0x16e>
 8008c06:	b1b8      	cbz	r0, 8008c38 <_svfiprintf_r+0x104>
 8008c08:	e00f      	b.n	8008c2a <_svfiprintf_r+0xf6>
 8008c0a:	462f      	mov	r7, r5
 8008c0c:	e7b8      	b.n	8008b80 <_svfiprintf_r+0x4c>
 8008c0e:	4a40      	ldr	r2, [pc, #256]	; (8008d10 <_svfiprintf_r+0x1dc>)
 8008c10:	463d      	mov	r5, r7
 8008c12:	1a80      	subs	r0, r0, r2
 8008c14:	fa0b f000 	lsl.w	r0, fp, r0
 8008c18:	4318      	orrs	r0, r3
 8008c1a:	9004      	str	r0, [sp, #16]
 8008c1c:	e7d3      	b.n	8008bc6 <_svfiprintf_r+0x92>
 8008c1e:	9a03      	ldr	r2, [sp, #12]
 8008c20:	1d11      	adds	r1, r2, #4
 8008c22:	6812      	ldr	r2, [r2, #0]
 8008c24:	9103      	str	r1, [sp, #12]
 8008c26:	2a00      	cmp	r2, #0
 8008c28:	db01      	blt.n	8008c2e <_svfiprintf_r+0xfa>
 8008c2a:	9207      	str	r2, [sp, #28]
 8008c2c:	e004      	b.n	8008c38 <_svfiprintf_r+0x104>
 8008c2e:	4252      	negs	r2, r2
 8008c30:	f043 0302 	orr.w	r3, r3, #2
 8008c34:	9207      	str	r2, [sp, #28]
 8008c36:	9304      	str	r3, [sp, #16]
 8008c38:	783b      	ldrb	r3, [r7, #0]
 8008c3a:	2b2e      	cmp	r3, #46	; 0x2e
 8008c3c:	d10c      	bne.n	8008c58 <_svfiprintf_r+0x124>
 8008c3e:	787b      	ldrb	r3, [r7, #1]
 8008c40:	2b2a      	cmp	r3, #42	; 0x2a
 8008c42:	d133      	bne.n	8008cac <_svfiprintf_r+0x178>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	3702      	adds	r7, #2
 8008c48:	1d1a      	adds	r2, r3, #4
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	9203      	str	r2, [sp, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	bfb8      	it	lt
 8008c52:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008c56:	9305      	str	r3, [sp, #20]
 8008c58:	4d2e      	ldr	r5, [pc, #184]	; (8008d14 <_svfiprintf_r+0x1e0>)
 8008c5a:	2203      	movs	r2, #3
 8008c5c:	7839      	ldrb	r1, [r7, #0]
 8008c5e:	4628      	mov	r0, r5
 8008c60:	f000 fe06 	bl	8009870 <memchr>
 8008c64:	b138      	cbz	r0, 8008c76 <_svfiprintf_r+0x142>
 8008c66:	2340      	movs	r3, #64	; 0x40
 8008c68:	1b40      	subs	r0, r0, r5
 8008c6a:	fa03 f000 	lsl.w	r0, r3, r0
 8008c6e:	9b04      	ldr	r3, [sp, #16]
 8008c70:	3701      	adds	r7, #1
 8008c72:	4303      	orrs	r3, r0
 8008c74:	9304      	str	r3, [sp, #16]
 8008c76:	7839      	ldrb	r1, [r7, #0]
 8008c78:	2206      	movs	r2, #6
 8008c7a:	4827      	ldr	r0, [pc, #156]	; (8008d18 <_svfiprintf_r+0x1e4>)
 8008c7c:	1c7e      	adds	r6, r7, #1
 8008c7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c82:	f000 fdf5 	bl	8009870 <memchr>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	d038      	beq.n	8008cfc <_svfiprintf_r+0x1c8>
 8008c8a:	4b24      	ldr	r3, [pc, #144]	; (8008d1c <_svfiprintf_r+0x1e8>)
 8008c8c:	bb13      	cbnz	r3, 8008cd4 <_svfiprintf_r+0x1a0>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	3307      	adds	r3, #7
 8008c92:	f023 0307 	bic.w	r3, r3, #7
 8008c96:	3308      	adds	r3, #8
 8008c98:	9303      	str	r3, [sp, #12]
 8008c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c9c:	444b      	add	r3, r9
 8008c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008ca0:	e76d      	b.n	8008b7e <_svfiprintf_r+0x4a>
 8008ca2:	fb05 3202 	mla	r2, r5, r2, r3
 8008ca6:	2001      	movs	r0, #1
 8008ca8:	460f      	mov	r7, r1
 8008caa:	e7a6      	b.n	8008bfa <_svfiprintf_r+0xc6>
 8008cac:	2300      	movs	r3, #0
 8008cae:	250a      	movs	r5, #10
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	3701      	adds	r7, #1
 8008cb4:	9305      	str	r3, [sp, #20]
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cbc:	3a30      	subs	r2, #48	; 0x30
 8008cbe:	2a09      	cmp	r2, #9
 8008cc0:	d903      	bls.n	8008cca <_svfiprintf_r+0x196>
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d0c8      	beq.n	8008c58 <_svfiprintf_r+0x124>
 8008cc6:	9105      	str	r1, [sp, #20]
 8008cc8:	e7c6      	b.n	8008c58 <_svfiprintf_r+0x124>
 8008cca:	fb05 2101 	mla	r1, r5, r1, r2
 8008cce:	2301      	movs	r3, #1
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	e7f0      	b.n	8008cb6 <_svfiprintf_r+0x182>
 8008cd4:	ab03      	add	r3, sp, #12
 8008cd6:	9300      	str	r3, [sp, #0]
 8008cd8:	4622      	mov	r2, r4
 8008cda:	4b11      	ldr	r3, [pc, #68]	; (8008d20 <_svfiprintf_r+0x1ec>)
 8008cdc:	a904      	add	r1, sp, #16
 8008cde:	4640      	mov	r0, r8
 8008ce0:	f3af 8000 	nop.w
 8008ce4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008ce8:	4681      	mov	r9, r0
 8008cea:	d1d6      	bne.n	8008c9a <_svfiprintf_r+0x166>
 8008cec:	89a3      	ldrh	r3, [r4, #12]
 8008cee:	065b      	lsls	r3, r3, #25
 8008cf0:	f53f af35 	bmi.w	8008b5e <_svfiprintf_r+0x2a>
 8008cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cf6:	b01d      	add	sp, #116	; 0x74
 8008cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfc:	ab03      	add	r3, sp, #12
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	4622      	mov	r2, r4
 8008d02:	4b07      	ldr	r3, [pc, #28]	; (8008d20 <_svfiprintf_r+0x1ec>)
 8008d04:	a904      	add	r1, sp, #16
 8008d06:	4640      	mov	r0, r8
 8008d08:	f000 fa2c 	bl	8009164 <_printf_i>
 8008d0c:	e7ea      	b.n	8008ce4 <_svfiprintf_r+0x1b0>
 8008d0e:	bf00      	nop
 8008d10:	08009cd4 	.word	0x08009cd4
 8008d14:	08009cda 	.word	0x08009cda
 8008d18:	08009cde 	.word	0x08009cde
 8008d1c:	00000000 	.word	0x00000000
 8008d20:	08008a81 	.word	0x08008a81

08008d24 <_sungetc_r>:
 8008d24:	b538      	push	{r3, r4, r5, lr}
 8008d26:	1c4b      	adds	r3, r1, #1
 8008d28:	4614      	mov	r4, r2
 8008d2a:	d103      	bne.n	8008d34 <_sungetc_r+0x10>
 8008d2c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008d30:	4628      	mov	r0, r5
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	8993      	ldrh	r3, [r2, #12]
 8008d36:	b2cd      	uxtb	r5, r1
 8008d38:	f023 0320 	bic.w	r3, r3, #32
 8008d3c:	8193      	strh	r3, [r2, #12]
 8008d3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d40:	6852      	ldr	r2, [r2, #4]
 8008d42:	b18b      	cbz	r3, 8008d68 <_sungetc_r+0x44>
 8008d44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008d46:	4293      	cmp	r3, r2
 8008d48:	dd08      	ble.n	8008d5c <_sungetc_r+0x38>
 8008d4a:	6823      	ldr	r3, [r4, #0]
 8008d4c:	1e5a      	subs	r2, r3, #1
 8008d4e:	6022      	str	r2, [r4, #0]
 8008d50:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008d54:	6863      	ldr	r3, [r4, #4]
 8008d56:	3301      	adds	r3, #1
 8008d58:	6063      	str	r3, [r4, #4]
 8008d5a:	e7e9      	b.n	8008d30 <_sungetc_r+0xc>
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	f000 fd39 	bl	80097d4 <__submore>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d0f1      	beq.n	8008d4a <_sungetc_r+0x26>
 8008d66:	e7e1      	b.n	8008d2c <_sungetc_r+0x8>
 8008d68:	6921      	ldr	r1, [r4, #16]
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	b151      	cbz	r1, 8008d84 <_sungetc_r+0x60>
 8008d6e:	4299      	cmp	r1, r3
 8008d70:	d208      	bcs.n	8008d84 <_sungetc_r+0x60>
 8008d72:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008d76:	42a9      	cmp	r1, r5
 8008d78:	d104      	bne.n	8008d84 <_sungetc_r+0x60>
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	3201      	adds	r2, #1
 8008d7e:	6023      	str	r3, [r4, #0]
 8008d80:	6062      	str	r2, [r4, #4]
 8008d82:	e7d5      	b.n	8008d30 <_sungetc_r+0xc>
 8008d84:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008d88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8008d8e:	2303      	movs	r3, #3
 8008d90:	63a3      	str	r3, [r4, #56]	; 0x38
 8008d92:	4623      	mov	r3, r4
 8008d94:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008d98:	6023      	str	r3, [r4, #0]
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e7dc      	b.n	8008d58 <_sungetc_r+0x34>

08008d9e <__ssrefill_r>:
 8008d9e:	b510      	push	{r4, lr}
 8008da0:	460c      	mov	r4, r1
 8008da2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008da4:	b169      	cbz	r1, 8008dc2 <__ssrefill_r+0x24>
 8008da6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008daa:	4299      	cmp	r1, r3
 8008dac:	d001      	beq.n	8008db2 <__ssrefill_r+0x14>
 8008dae:	f000 fd89 	bl	80098c4 <_free_r>
 8008db2:	2000      	movs	r0, #0
 8008db4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008db6:	6360      	str	r0, [r4, #52]	; 0x34
 8008db8:	6063      	str	r3, [r4, #4]
 8008dba:	b113      	cbz	r3, 8008dc2 <__ssrefill_r+0x24>
 8008dbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008dbe:	6023      	str	r3, [r4, #0]
 8008dc0:	bd10      	pop	{r4, pc}
 8008dc2:	6923      	ldr	r3, [r4, #16]
 8008dc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008dc8:	6023      	str	r3, [r4, #0]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6063      	str	r3, [r4, #4]
 8008dce:	89a3      	ldrh	r3, [r4, #12]
 8008dd0:	f043 0320 	orr.w	r3, r3, #32
 8008dd4:	81a3      	strh	r3, [r4, #12]
 8008dd6:	e7f3      	b.n	8008dc0 <__ssrefill_r+0x22>

08008dd8 <__ssvfiscanf_r>:
 8008dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ddc:	460c      	mov	r4, r1
 8008dde:	2100      	movs	r1, #0
 8008de0:	4606      	mov	r6, r0
 8008de2:	4692      	mov	sl, r2
 8008de4:	270a      	movs	r7, #10
 8008de6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008dea:	9144      	str	r1, [sp, #272]	; 0x110
 8008dec:	9145      	str	r1, [sp, #276]	; 0x114
 8008dee:	499e      	ldr	r1, [pc, #632]	; (8009068 <__ssvfiscanf_r+0x290>)
 8008df0:	f10d 0804 	add.w	r8, sp, #4
 8008df4:	91a0      	str	r1, [sp, #640]	; 0x280
 8008df6:	499d      	ldr	r1, [pc, #628]	; (800906c <__ssvfiscanf_r+0x294>)
 8008df8:	f8df 9274 	ldr.w	r9, [pc, #628]	; 8009070 <__ssvfiscanf_r+0x298>
 8008dfc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008e00:	91a1      	str	r1, [sp, #644]	; 0x284
 8008e02:	9300      	str	r3, [sp, #0]
 8008e04:	f89a 3000 	ldrb.w	r3, [sl]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 812a 	beq.w	8009062 <__ssvfiscanf_r+0x28a>
 8008e0e:	4655      	mov	r5, sl
 8008e10:	f7ff f9a8 	bl	8008164 <__locale_ctype_ptr>
 8008e14:	f815 bb01 	ldrb.w	fp, [r5], #1
 8008e18:	4458      	add	r0, fp
 8008e1a:	7843      	ldrb	r3, [r0, #1]
 8008e1c:	f013 0308 	ands.w	r3, r3, #8
 8008e20:	d01c      	beq.n	8008e5c <__ssvfiscanf_r+0x84>
 8008e22:	6863      	ldr	r3, [r4, #4]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dd12      	ble.n	8008e4e <__ssvfiscanf_r+0x76>
 8008e28:	f7ff f99c 	bl	8008164 <__locale_ctype_ptr>
 8008e2c:	6823      	ldr	r3, [r4, #0]
 8008e2e:	781a      	ldrb	r2, [r3, #0]
 8008e30:	4410      	add	r0, r2
 8008e32:	7842      	ldrb	r2, [r0, #1]
 8008e34:	0712      	lsls	r2, r2, #28
 8008e36:	d401      	bmi.n	8008e3c <__ssvfiscanf_r+0x64>
 8008e38:	46aa      	mov	sl, r5
 8008e3a:	e7e3      	b.n	8008e04 <__ssvfiscanf_r+0x2c>
 8008e3c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008e3e:	3301      	adds	r3, #1
 8008e40:	3201      	adds	r2, #1
 8008e42:	9245      	str	r2, [sp, #276]	; 0x114
 8008e44:	6862      	ldr	r2, [r4, #4]
 8008e46:	6023      	str	r3, [r4, #0]
 8008e48:	3a01      	subs	r2, #1
 8008e4a:	6062      	str	r2, [r4, #4]
 8008e4c:	e7e9      	b.n	8008e22 <__ssvfiscanf_r+0x4a>
 8008e4e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008e50:	4621      	mov	r1, r4
 8008e52:	4630      	mov	r0, r6
 8008e54:	4798      	blx	r3
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d0e6      	beq.n	8008e28 <__ssvfiscanf_r+0x50>
 8008e5a:	e7ed      	b.n	8008e38 <__ssvfiscanf_r+0x60>
 8008e5c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8008e60:	f040 8082 	bne.w	8008f68 <__ssvfiscanf_r+0x190>
 8008e64:	9343      	str	r3, [sp, #268]	; 0x10c
 8008e66:	9341      	str	r3, [sp, #260]	; 0x104
 8008e68:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008e6c:	2b2a      	cmp	r3, #42	; 0x2a
 8008e6e:	d103      	bne.n	8008e78 <__ssvfiscanf_r+0xa0>
 8008e70:	2310      	movs	r3, #16
 8008e72:	f10a 0502 	add.w	r5, sl, #2
 8008e76:	9341      	str	r3, [sp, #260]	; 0x104
 8008e78:	46aa      	mov	sl, r5
 8008e7a:	f815 1b01 	ldrb.w	r1, [r5], #1
 8008e7e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008e82:	2a09      	cmp	r2, #9
 8008e84:	d922      	bls.n	8008ecc <__ssvfiscanf_r+0xf4>
 8008e86:	2203      	movs	r2, #3
 8008e88:	4879      	ldr	r0, [pc, #484]	; (8009070 <__ssvfiscanf_r+0x298>)
 8008e8a:	f000 fcf1 	bl	8009870 <memchr>
 8008e8e:	b138      	cbz	r0, 8008ea0 <__ssvfiscanf_r+0xc8>
 8008e90:	eba0 0309 	sub.w	r3, r0, r9
 8008e94:	2001      	movs	r0, #1
 8008e96:	46aa      	mov	sl, r5
 8008e98:	4098      	lsls	r0, r3
 8008e9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008e9c:	4318      	orrs	r0, r3
 8008e9e:	9041      	str	r0, [sp, #260]	; 0x104
 8008ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea4:	f10a 0501 	add.w	r5, sl, #1
 8008ea8:	2b67      	cmp	r3, #103	; 0x67
 8008eaa:	d82b      	bhi.n	8008f04 <__ssvfiscanf_r+0x12c>
 8008eac:	2b65      	cmp	r3, #101	; 0x65
 8008eae:	f080 809f 	bcs.w	8008ff0 <__ssvfiscanf_r+0x218>
 8008eb2:	2b47      	cmp	r3, #71	; 0x47
 8008eb4:	d810      	bhi.n	8008ed8 <__ssvfiscanf_r+0x100>
 8008eb6:	2b45      	cmp	r3, #69	; 0x45
 8008eb8:	f080 809a 	bcs.w	8008ff0 <__ssvfiscanf_r+0x218>
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d06c      	beq.n	8008f9a <__ssvfiscanf_r+0x1c2>
 8008ec0:	2b25      	cmp	r3, #37	; 0x25
 8008ec2:	d051      	beq.n	8008f68 <__ssvfiscanf_r+0x190>
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	9742      	str	r7, [sp, #264]	; 0x108
 8008ec8:	9347      	str	r3, [sp, #284]	; 0x11c
 8008eca:	e027      	b.n	8008f1c <__ssvfiscanf_r+0x144>
 8008ecc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008ece:	fb07 1303 	mla	r3, r7, r3, r1
 8008ed2:	3b30      	subs	r3, #48	; 0x30
 8008ed4:	9343      	str	r3, [sp, #268]	; 0x10c
 8008ed6:	e7cf      	b.n	8008e78 <__ssvfiscanf_r+0xa0>
 8008ed8:	2b5b      	cmp	r3, #91	; 0x5b
 8008eda:	d06a      	beq.n	8008fb2 <__ssvfiscanf_r+0x1da>
 8008edc:	d80c      	bhi.n	8008ef8 <__ssvfiscanf_r+0x120>
 8008ede:	2b58      	cmp	r3, #88	; 0x58
 8008ee0:	d1f0      	bne.n	8008ec4 <__ssvfiscanf_r+0xec>
 8008ee2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ee8:	9241      	str	r2, [sp, #260]	; 0x104
 8008eea:	2210      	movs	r2, #16
 8008eec:	9242      	str	r2, [sp, #264]	; 0x108
 8008eee:	2b6e      	cmp	r3, #110	; 0x6e
 8008ef0:	bf8c      	ite	hi
 8008ef2:	2304      	movhi	r3, #4
 8008ef4:	2303      	movls	r3, #3
 8008ef6:	e010      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008ef8:	2b63      	cmp	r3, #99	; 0x63
 8008efa:	d065      	beq.n	8008fc8 <__ssvfiscanf_r+0x1f0>
 8008efc:	2b64      	cmp	r3, #100	; 0x64
 8008efe:	d1e1      	bne.n	8008ec4 <__ssvfiscanf_r+0xec>
 8008f00:	9742      	str	r7, [sp, #264]	; 0x108
 8008f02:	e7f4      	b.n	8008eee <__ssvfiscanf_r+0x116>
 8008f04:	2b70      	cmp	r3, #112	; 0x70
 8008f06:	d04b      	beq.n	8008fa0 <__ssvfiscanf_r+0x1c8>
 8008f08:	d826      	bhi.n	8008f58 <__ssvfiscanf_r+0x180>
 8008f0a:	2b6e      	cmp	r3, #110	; 0x6e
 8008f0c:	d062      	beq.n	8008fd4 <__ssvfiscanf_r+0x1fc>
 8008f0e:	d84c      	bhi.n	8008faa <__ssvfiscanf_r+0x1d2>
 8008f10:	2b69      	cmp	r3, #105	; 0x69
 8008f12:	d1d7      	bne.n	8008ec4 <__ssvfiscanf_r+0xec>
 8008f14:	2300      	movs	r3, #0
 8008f16:	9342      	str	r3, [sp, #264]	; 0x108
 8008f18:	2303      	movs	r3, #3
 8008f1a:	9347      	str	r3, [sp, #284]	; 0x11c
 8008f1c:	6863      	ldr	r3, [r4, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	dd68      	ble.n	8008ff4 <__ssvfiscanf_r+0x21c>
 8008f22:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008f24:	0659      	lsls	r1, r3, #25
 8008f26:	d407      	bmi.n	8008f38 <__ssvfiscanf_r+0x160>
 8008f28:	f7ff f91c 	bl	8008164 <__locale_ctype_ptr>
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	781a      	ldrb	r2, [r3, #0]
 8008f30:	4410      	add	r0, r2
 8008f32:	7842      	ldrb	r2, [r0, #1]
 8008f34:	0712      	lsls	r2, r2, #28
 8008f36:	d464      	bmi.n	8009002 <__ssvfiscanf_r+0x22a>
 8008f38:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008f3a:	2b02      	cmp	r3, #2
 8008f3c:	dc73      	bgt.n	8009026 <__ssvfiscanf_r+0x24e>
 8008f3e:	466b      	mov	r3, sp
 8008f40:	4622      	mov	r2, r4
 8008f42:	a941      	add	r1, sp, #260	; 0x104
 8008f44:	4630      	mov	r0, r6
 8008f46:	f000 fa1f 	bl	8009388 <_scanf_chars>
 8008f4a:	2801      	cmp	r0, #1
 8008f4c:	f000 8089 	beq.w	8009062 <__ssvfiscanf_r+0x28a>
 8008f50:	2802      	cmp	r0, #2
 8008f52:	f47f af71 	bne.w	8008e38 <__ssvfiscanf_r+0x60>
 8008f56:	e01d      	b.n	8008f94 <__ssvfiscanf_r+0x1bc>
 8008f58:	2b75      	cmp	r3, #117	; 0x75
 8008f5a:	d0d1      	beq.n	8008f00 <__ssvfiscanf_r+0x128>
 8008f5c:	2b78      	cmp	r3, #120	; 0x78
 8008f5e:	d0c0      	beq.n	8008ee2 <__ssvfiscanf_r+0x10a>
 8008f60:	2b73      	cmp	r3, #115	; 0x73
 8008f62:	d1af      	bne.n	8008ec4 <__ssvfiscanf_r+0xec>
 8008f64:	2302      	movs	r3, #2
 8008f66:	e7d8      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008f68:	6863      	ldr	r3, [r4, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	dd0c      	ble.n	8008f88 <__ssvfiscanf_r+0x1b0>
 8008f6e:	6823      	ldr	r3, [r4, #0]
 8008f70:	781a      	ldrb	r2, [r3, #0]
 8008f72:	455a      	cmp	r2, fp
 8008f74:	d175      	bne.n	8009062 <__ssvfiscanf_r+0x28a>
 8008f76:	3301      	adds	r3, #1
 8008f78:	6862      	ldr	r2, [r4, #4]
 8008f7a:	6023      	str	r3, [r4, #0]
 8008f7c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008f7e:	3a01      	subs	r2, #1
 8008f80:	3301      	adds	r3, #1
 8008f82:	6062      	str	r2, [r4, #4]
 8008f84:	9345      	str	r3, [sp, #276]	; 0x114
 8008f86:	e757      	b.n	8008e38 <__ssvfiscanf_r+0x60>
 8008f88:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008f8a:	4621      	mov	r1, r4
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	4798      	blx	r3
 8008f90:	2800      	cmp	r0, #0
 8008f92:	d0ec      	beq.n	8008f6e <__ssvfiscanf_r+0x196>
 8008f94:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008f96:	2800      	cmp	r0, #0
 8008f98:	d159      	bne.n	800904e <__ssvfiscanf_r+0x276>
 8008f9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f9e:	e05c      	b.n	800905a <__ssvfiscanf_r+0x282>
 8008fa0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008fa2:	f042 0220 	orr.w	r2, r2, #32
 8008fa6:	9241      	str	r2, [sp, #260]	; 0x104
 8008fa8:	e79b      	b.n	8008ee2 <__ssvfiscanf_r+0x10a>
 8008faa:	2308      	movs	r3, #8
 8008fac:	9342      	str	r3, [sp, #264]	; 0x108
 8008fae:	2304      	movs	r3, #4
 8008fb0:	e7b3      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008fb2:	4629      	mov	r1, r5
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	f000 fb4f 	bl	8009658 <__sccl>
 8008fba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fc2:	9341      	str	r3, [sp, #260]	; 0x104
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e7a8      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008fc8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fce:	9341      	str	r3, [sp, #260]	; 0x104
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	e7a2      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008fd4:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008fd6:	06c3      	lsls	r3, r0, #27
 8008fd8:	f53f af2e 	bmi.w	8008e38 <__ssvfiscanf_r+0x60>
 8008fdc:	9b00      	ldr	r3, [sp, #0]
 8008fde:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008fe0:	1d19      	adds	r1, r3, #4
 8008fe2:	9100      	str	r1, [sp, #0]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	07c0      	lsls	r0, r0, #31
 8008fe8:	bf4c      	ite	mi
 8008fea:	801a      	strhmi	r2, [r3, #0]
 8008fec:	601a      	strpl	r2, [r3, #0]
 8008fee:	e723      	b.n	8008e38 <__ssvfiscanf_r+0x60>
 8008ff0:	2305      	movs	r3, #5
 8008ff2:	e792      	b.n	8008f1a <__ssvfiscanf_r+0x142>
 8008ff4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	4798      	blx	r3
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d090      	beq.n	8008f22 <__ssvfiscanf_r+0x14a>
 8009000:	e7c8      	b.n	8008f94 <__ssvfiscanf_r+0x1bc>
 8009002:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009004:	3201      	adds	r2, #1
 8009006:	9245      	str	r2, [sp, #276]	; 0x114
 8009008:	6862      	ldr	r2, [r4, #4]
 800900a:	3a01      	subs	r2, #1
 800900c:	2a00      	cmp	r2, #0
 800900e:	6062      	str	r2, [r4, #4]
 8009010:	dd02      	ble.n	8009018 <__ssvfiscanf_r+0x240>
 8009012:	3301      	adds	r3, #1
 8009014:	6023      	str	r3, [r4, #0]
 8009016:	e787      	b.n	8008f28 <__ssvfiscanf_r+0x150>
 8009018:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800901a:	4621      	mov	r1, r4
 800901c:	4630      	mov	r0, r6
 800901e:	4798      	blx	r3
 8009020:	2800      	cmp	r0, #0
 8009022:	d081      	beq.n	8008f28 <__ssvfiscanf_r+0x150>
 8009024:	e7b6      	b.n	8008f94 <__ssvfiscanf_r+0x1bc>
 8009026:	2b04      	cmp	r3, #4
 8009028:	dc06      	bgt.n	8009038 <__ssvfiscanf_r+0x260>
 800902a:	466b      	mov	r3, sp
 800902c:	4622      	mov	r2, r4
 800902e:	a941      	add	r1, sp, #260	; 0x104
 8009030:	4630      	mov	r0, r6
 8009032:	f000 fa0b 	bl	800944c <_scanf_i>
 8009036:	e788      	b.n	8008f4a <__ssvfiscanf_r+0x172>
 8009038:	4b0e      	ldr	r3, [pc, #56]	; (8009074 <__ssvfiscanf_r+0x29c>)
 800903a:	2b00      	cmp	r3, #0
 800903c:	f43f aefc 	beq.w	8008e38 <__ssvfiscanf_r+0x60>
 8009040:	466b      	mov	r3, sp
 8009042:	4622      	mov	r2, r4
 8009044:	a941      	add	r1, sp, #260	; 0x104
 8009046:	4630      	mov	r0, r6
 8009048:	f7fd fc5c 	bl	8006904 <_scanf_float>
 800904c:	e77d      	b.n	8008f4a <__ssvfiscanf_r+0x172>
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009054:	bf18      	it	ne
 8009056:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800905a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800905e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009062:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009064:	e7f9      	b.n	800905a <__ssvfiscanf_r+0x282>
 8009066:	bf00      	nop
 8009068:	08008d25 	.word	0x08008d25
 800906c:	08008d9f 	.word	0x08008d9f
 8009070:	08009cda 	.word	0x08009cda
 8009074:	08006905 	.word	0x08006905

08009078 <_printf_common>:
 8009078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800907c:	4691      	mov	r9, r2
 800907e:	461f      	mov	r7, r3
 8009080:	688a      	ldr	r2, [r1, #8]
 8009082:	690b      	ldr	r3, [r1, #16]
 8009084:	4606      	mov	r6, r0
 8009086:	4293      	cmp	r3, r2
 8009088:	bfb8      	it	lt
 800908a:	4613      	movlt	r3, r2
 800908c:	f8c9 3000 	str.w	r3, [r9]
 8009090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009094:	460c      	mov	r4, r1
 8009096:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800909a:	b112      	cbz	r2, 80090a2 <_printf_common+0x2a>
 800909c:	3301      	adds	r3, #1
 800909e:	f8c9 3000 	str.w	r3, [r9]
 80090a2:	6823      	ldr	r3, [r4, #0]
 80090a4:	0699      	lsls	r1, r3, #26
 80090a6:	bf42      	ittt	mi
 80090a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80090ac:	3302      	addmi	r3, #2
 80090ae:	f8c9 3000 	strmi.w	r3, [r9]
 80090b2:	6825      	ldr	r5, [r4, #0]
 80090b4:	f015 0506 	ands.w	r5, r5, #6
 80090b8:	d107      	bne.n	80090ca <_printf_common+0x52>
 80090ba:	f104 0a19 	add.w	sl, r4, #25
 80090be:	68e3      	ldr	r3, [r4, #12]
 80090c0:	f8d9 2000 	ldr.w	r2, [r9]
 80090c4:	1a9b      	subs	r3, r3, r2
 80090c6:	42ab      	cmp	r3, r5
 80090c8:	dc29      	bgt.n	800911e <_printf_common+0xa6>
 80090ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80090ce:	6822      	ldr	r2, [r4, #0]
 80090d0:	3300      	adds	r3, #0
 80090d2:	bf18      	it	ne
 80090d4:	2301      	movne	r3, #1
 80090d6:	0692      	lsls	r2, r2, #26
 80090d8:	d42e      	bmi.n	8009138 <_printf_common+0xc0>
 80090da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090de:	4639      	mov	r1, r7
 80090e0:	4630      	mov	r0, r6
 80090e2:	47c0      	blx	r8
 80090e4:	3001      	adds	r0, #1
 80090e6:	d021      	beq.n	800912c <_printf_common+0xb4>
 80090e8:	6823      	ldr	r3, [r4, #0]
 80090ea:	68e5      	ldr	r5, [r4, #12]
 80090ec:	f003 0306 	and.w	r3, r3, #6
 80090f0:	2b04      	cmp	r3, #4
 80090f2:	bf18      	it	ne
 80090f4:	2500      	movne	r5, #0
 80090f6:	f8d9 2000 	ldr.w	r2, [r9]
 80090fa:	f04f 0900 	mov.w	r9, #0
 80090fe:	bf08      	it	eq
 8009100:	1aad      	subeq	r5, r5, r2
 8009102:	68a3      	ldr	r3, [r4, #8]
 8009104:	6922      	ldr	r2, [r4, #16]
 8009106:	bf08      	it	eq
 8009108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800910c:	4293      	cmp	r3, r2
 800910e:	bfc4      	itt	gt
 8009110:	1a9b      	subgt	r3, r3, r2
 8009112:	18ed      	addgt	r5, r5, r3
 8009114:	341a      	adds	r4, #26
 8009116:	454d      	cmp	r5, r9
 8009118:	d11a      	bne.n	8009150 <_printf_common+0xd8>
 800911a:	2000      	movs	r0, #0
 800911c:	e008      	b.n	8009130 <_printf_common+0xb8>
 800911e:	2301      	movs	r3, #1
 8009120:	4652      	mov	r2, sl
 8009122:	4639      	mov	r1, r7
 8009124:	4630      	mov	r0, r6
 8009126:	47c0      	blx	r8
 8009128:	3001      	adds	r0, #1
 800912a:	d103      	bne.n	8009134 <_printf_common+0xbc>
 800912c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009134:	3501      	adds	r5, #1
 8009136:	e7c2      	b.n	80090be <_printf_common+0x46>
 8009138:	2030      	movs	r0, #48	; 0x30
 800913a:	18e1      	adds	r1, r4, r3
 800913c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009140:	1c5a      	adds	r2, r3, #1
 8009142:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009146:	4422      	add	r2, r4
 8009148:	3302      	adds	r3, #2
 800914a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800914e:	e7c4      	b.n	80090da <_printf_common+0x62>
 8009150:	2301      	movs	r3, #1
 8009152:	4622      	mov	r2, r4
 8009154:	4639      	mov	r1, r7
 8009156:	4630      	mov	r0, r6
 8009158:	47c0      	blx	r8
 800915a:	3001      	adds	r0, #1
 800915c:	d0e6      	beq.n	800912c <_printf_common+0xb4>
 800915e:	f109 0901 	add.w	r9, r9, #1
 8009162:	e7d8      	b.n	8009116 <_printf_common+0x9e>

08009164 <_printf_i>:
 8009164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009168:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800916c:	460c      	mov	r4, r1
 800916e:	7e09      	ldrb	r1, [r1, #24]
 8009170:	b085      	sub	sp, #20
 8009172:	296e      	cmp	r1, #110	; 0x6e
 8009174:	4617      	mov	r7, r2
 8009176:	4606      	mov	r6, r0
 8009178:	4698      	mov	r8, r3
 800917a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800917c:	f000 80b3 	beq.w	80092e6 <_printf_i+0x182>
 8009180:	d822      	bhi.n	80091c8 <_printf_i+0x64>
 8009182:	2963      	cmp	r1, #99	; 0x63
 8009184:	d036      	beq.n	80091f4 <_printf_i+0x90>
 8009186:	d80a      	bhi.n	800919e <_printf_i+0x3a>
 8009188:	2900      	cmp	r1, #0
 800918a:	f000 80b9 	beq.w	8009300 <_printf_i+0x19c>
 800918e:	2958      	cmp	r1, #88	; 0x58
 8009190:	f000 8083 	beq.w	800929a <_printf_i+0x136>
 8009194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009198:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800919c:	e032      	b.n	8009204 <_printf_i+0xa0>
 800919e:	2964      	cmp	r1, #100	; 0x64
 80091a0:	d001      	beq.n	80091a6 <_printf_i+0x42>
 80091a2:	2969      	cmp	r1, #105	; 0x69
 80091a4:	d1f6      	bne.n	8009194 <_printf_i+0x30>
 80091a6:	6820      	ldr	r0, [r4, #0]
 80091a8:	6813      	ldr	r3, [r2, #0]
 80091aa:	0605      	lsls	r5, r0, #24
 80091ac:	f103 0104 	add.w	r1, r3, #4
 80091b0:	d52a      	bpl.n	8009208 <_printf_i+0xa4>
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	6011      	str	r1, [r2, #0]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	da03      	bge.n	80091c2 <_printf_i+0x5e>
 80091ba:	222d      	movs	r2, #45	; 0x2d
 80091bc:	425b      	negs	r3, r3
 80091be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80091c2:	486f      	ldr	r0, [pc, #444]	; (8009380 <_printf_i+0x21c>)
 80091c4:	220a      	movs	r2, #10
 80091c6:	e039      	b.n	800923c <_printf_i+0xd8>
 80091c8:	2973      	cmp	r1, #115	; 0x73
 80091ca:	f000 809d 	beq.w	8009308 <_printf_i+0x1a4>
 80091ce:	d808      	bhi.n	80091e2 <_printf_i+0x7e>
 80091d0:	296f      	cmp	r1, #111	; 0x6f
 80091d2:	d020      	beq.n	8009216 <_printf_i+0xb2>
 80091d4:	2970      	cmp	r1, #112	; 0x70
 80091d6:	d1dd      	bne.n	8009194 <_printf_i+0x30>
 80091d8:	6823      	ldr	r3, [r4, #0]
 80091da:	f043 0320 	orr.w	r3, r3, #32
 80091de:	6023      	str	r3, [r4, #0]
 80091e0:	e003      	b.n	80091ea <_printf_i+0x86>
 80091e2:	2975      	cmp	r1, #117	; 0x75
 80091e4:	d017      	beq.n	8009216 <_printf_i+0xb2>
 80091e6:	2978      	cmp	r1, #120	; 0x78
 80091e8:	d1d4      	bne.n	8009194 <_printf_i+0x30>
 80091ea:	2378      	movs	r3, #120	; 0x78
 80091ec:	4865      	ldr	r0, [pc, #404]	; (8009384 <_printf_i+0x220>)
 80091ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80091f2:	e055      	b.n	80092a0 <_printf_i+0x13c>
 80091f4:	6813      	ldr	r3, [r2, #0]
 80091f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091fa:	1d19      	adds	r1, r3, #4
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6011      	str	r1, [r2, #0]
 8009200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009204:	2301      	movs	r3, #1
 8009206:	e08c      	b.n	8009322 <_printf_i+0x1be>
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800920e:	6011      	str	r1, [r2, #0]
 8009210:	bf18      	it	ne
 8009212:	b21b      	sxthne	r3, r3
 8009214:	e7cf      	b.n	80091b6 <_printf_i+0x52>
 8009216:	6813      	ldr	r3, [r2, #0]
 8009218:	6825      	ldr	r5, [r4, #0]
 800921a:	1d18      	adds	r0, r3, #4
 800921c:	6010      	str	r0, [r2, #0]
 800921e:	0628      	lsls	r0, r5, #24
 8009220:	d501      	bpl.n	8009226 <_printf_i+0xc2>
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	e002      	b.n	800922c <_printf_i+0xc8>
 8009226:	0668      	lsls	r0, r5, #25
 8009228:	d5fb      	bpl.n	8009222 <_printf_i+0xbe>
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	296f      	cmp	r1, #111	; 0x6f
 800922e:	bf14      	ite	ne
 8009230:	220a      	movne	r2, #10
 8009232:	2208      	moveq	r2, #8
 8009234:	4852      	ldr	r0, [pc, #328]	; (8009380 <_printf_i+0x21c>)
 8009236:	2100      	movs	r1, #0
 8009238:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800923c:	6865      	ldr	r5, [r4, #4]
 800923e:	2d00      	cmp	r5, #0
 8009240:	60a5      	str	r5, [r4, #8]
 8009242:	f2c0 8095 	blt.w	8009370 <_printf_i+0x20c>
 8009246:	6821      	ldr	r1, [r4, #0]
 8009248:	f021 0104 	bic.w	r1, r1, #4
 800924c:	6021      	str	r1, [r4, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d13d      	bne.n	80092ce <_printf_i+0x16a>
 8009252:	2d00      	cmp	r5, #0
 8009254:	f040 808e 	bne.w	8009374 <_printf_i+0x210>
 8009258:	4665      	mov	r5, ip
 800925a:	2a08      	cmp	r2, #8
 800925c:	d10b      	bne.n	8009276 <_printf_i+0x112>
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	07db      	lsls	r3, r3, #31
 8009262:	d508      	bpl.n	8009276 <_printf_i+0x112>
 8009264:	6923      	ldr	r3, [r4, #16]
 8009266:	6862      	ldr	r2, [r4, #4]
 8009268:	429a      	cmp	r2, r3
 800926a:	bfde      	ittt	le
 800926c:	2330      	movle	r3, #48	; 0x30
 800926e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009272:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009276:	ebac 0305 	sub.w	r3, ip, r5
 800927a:	6123      	str	r3, [r4, #16]
 800927c:	f8cd 8000 	str.w	r8, [sp]
 8009280:	463b      	mov	r3, r7
 8009282:	aa03      	add	r2, sp, #12
 8009284:	4621      	mov	r1, r4
 8009286:	4630      	mov	r0, r6
 8009288:	f7ff fef6 	bl	8009078 <_printf_common>
 800928c:	3001      	adds	r0, #1
 800928e:	d14d      	bne.n	800932c <_printf_i+0x1c8>
 8009290:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009294:	b005      	add	sp, #20
 8009296:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800929a:	4839      	ldr	r0, [pc, #228]	; (8009380 <_printf_i+0x21c>)
 800929c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80092a0:	6813      	ldr	r3, [r2, #0]
 80092a2:	6821      	ldr	r1, [r4, #0]
 80092a4:	1d1d      	adds	r5, r3, #4
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6015      	str	r5, [r2, #0]
 80092aa:	060a      	lsls	r2, r1, #24
 80092ac:	d50b      	bpl.n	80092c6 <_printf_i+0x162>
 80092ae:	07ca      	lsls	r2, r1, #31
 80092b0:	bf44      	itt	mi
 80092b2:	f041 0120 	orrmi.w	r1, r1, #32
 80092b6:	6021      	strmi	r1, [r4, #0]
 80092b8:	b91b      	cbnz	r3, 80092c2 <_printf_i+0x15e>
 80092ba:	6822      	ldr	r2, [r4, #0]
 80092bc:	f022 0220 	bic.w	r2, r2, #32
 80092c0:	6022      	str	r2, [r4, #0]
 80092c2:	2210      	movs	r2, #16
 80092c4:	e7b7      	b.n	8009236 <_printf_i+0xd2>
 80092c6:	064d      	lsls	r5, r1, #25
 80092c8:	bf48      	it	mi
 80092ca:	b29b      	uxthmi	r3, r3
 80092cc:	e7ef      	b.n	80092ae <_printf_i+0x14a>
 80092ce:	4665      	mov	r5, ip
 80092d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80092d4:	fb02 3311 	mls	r3, r2, r1, r3
 80092d8:	5cc3      	ldrb	r3, [r0, r3]
 80092da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80092de:	460b      	mov	r3, r1
 80092e0:	2900      	cmp	r1, #0
 80092e2:	d1f5      	bne.n	80092d0 <_printf_i+0x16c>
 80092e4:	e7b9      	b.n	800925a <_printf_i+0xf6>
 80092e6:	6813      	ldr	r3, [r2, #0]
 80092e8:	6825      	ldr	r5, [r4, #0]
 80092ea:	1d18      	adds	r0, r3, #4
 80092ec:	6961      	ldr	r1, [r4, #20]
 80092ee:	6010      	str	r0, [r2, #0]
 80092f0:	0628      	lsls	r0, r5, #24
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	d501      	bpl.n	80092fa <_printf_i+0x196>
 80092f6:	6019      	str	r1, [r3, #0]
 80092f8:	e002      	b.n	8009300 <_printf_i+0x19c>
 80092fa:	066a      	lsls	r2, r5, #25
 80092fc:	d5fb      	bpl.n	80092f6 <_printf_i+0x192>
 80092fe:	8019      	strh	r1, [r3, #0]
 8009300:	2300      	movs	r3, #0
 8009302:	4665      	mov	r5, ip
 8009304:	6123      	str	r3, [r4, #16]
 8009306:	e7b9      	b.n	800927c <_printf_i+0x118>
 8009308:	6813      	ldr	r3, [r2, #0]
 800930a:	1d19      	adds	r1, r3, #4
 800930c:	6011      	str	r1, [r2, #0]
 800930e:	681d      	ldr	r5, [r3, #0]
 8009310:	6862      	ldr	r2, [r4, #4]
 8009312:	2100      	movs	r1, #0
 8009314:	4628      	mov	r0, r5
 8009316:	f000 faab 	bl	8009870 <memchr>
 800931a:	b108      	cbz	r0, 8009320 <_printf_i+0x1bc>
 800931c:	1b40      	subs	r0, r0, r5
 800931e:	6060      	str	r0, [r4, #4]
 8009320:	6863      	ldr	r3, [r4, #4]
 8009322:	6123      	str	r3, [r4, #16]
 8009324:	2300      	movs	r3, #0
 8009326:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800932a:	e7a7      	b.n	800927c <_printf_i+0x118>
 800932c:	6923      	ldr	r3, [r4, #16]
 800932e:	462a      	mov	r2, r5
 8009330:	4639      	mov	r1, r7
 8009332:	4630      	mov	r0, r6
 8009334:	47c0      	blx	r8
 8009336:	3001      	adds	r0, #1
 8009338:	d0aa      	beq.n	8009290 <_printf_i+0x12c>
 800933a:	6823      	ldr	r3, [r4, #0]
 800933c:	079b      	lsls	r3, r3, #30
 800933e:	d413      	bmi.n	8009368 <_printf_i+0x204>
 8009340:	68e0      	ldr	r0, [r4, #12]
 8009342:	9b03      	ldr	r3, [sp, #12]
 8009344:	4298      	cmp	r0, r3
 8009346:	bfb8      	it	lt
 8009348:	4618      	movlt	r0, r3
 800934a:	e7a3      	b.n	8009294 <_printf_i+0x130>
 800934c:	2301      	movs	r3, #1
 800934e:	464a      	mov	r2, r9
 8009350:	4639      	mov	r1, r7
 8009352:	4630      	mov	r0, r6
 8009354:	47c0      	blx	r8
 8009356:	3001      	adds	r0, #1
 8009358:	d09a      	beq.n	8009290 <_printf_i+0x12c>
 800935a:	3501      	adds	r5, #1
 800935c:	68e3      	ldr	r3, [r4, #12]
 800935e:	9a03      	ldr	r2, [sp, #12]
 8009360:	1a9b      	subs	r3, r3, r2
 8009362:	42ab      	cmp	r3, r5
 8009364:	dcf2      	bgt.n	800934c <_printf_i+0x1e8>
 8009366:	e7eb      	b.n	8009340 <_printf_i+0x1dc>
 8009368:	2500      	movs	r5, #0
 800936a:	f104 0919 	add.w	r9, r4, #25
 800936e:	e7f5      	b.n	800935c <_printf_i+0x1f8>
 8009370:	2b00      	cmp	r3, #0
 8009372:	d1ac      	bne.n	80092ce <_printf_i+0x16a>
 8009374:	7803      	ldrb	r3, [r0, #0]
 8009376:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800937a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800937e:	e76c      	b.n	800925a <_printf_i+0xf6>
 8009380:	08009ce5 	.word	0x08009ce5
 8009384:	08009cf6 	.word	0x08009cf6

08009388 <_scanf_chars>:
 8009388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800938c:	4615      	mov	r5, r2
 800938e:	688a      	ldr	r2, [r1, #8]
 8009390:	4680      	mov	r8, r0
 8009392:	460c      	mov	r4, r1
 8009394:	b932      	cbnz	r2, 80093a4 <_scanf_chars+0x1c>
 8009396:	698a      	ldr	r2, [r1, #24]
 8009398:	2a00      	cmp	r2, #0
 800939a:	bf14      	ite	ne
 800939c:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80093a0:	2201      	moveq	r2, #1
 80093a2:	608a      	str	r2, [r1, #8]
 80093a4:	2600      	movs	r6, #0
 80093a6:	6822      	ldr	r2, [r4, #0]
 80093a8:	06d1      	lsls	r1, r2, #27
 80093aa:	bf5f      	itttt	pl
 80093ac:	681a      	ldrpl	r2, [r3, #0]
 80093ae:	1d11      	addpl	r1, r2, #4
 80093b0:	6019      	strpl	r1, [r3, #0]
 80093b2:	6817      	ldrpl	r7, [r2, #0]
 80093b4:	69a3      	ldr	r3, [r4, #24]
 80093b6:	b1db      	cbz	r3, 80093f0 <_scanf_chars+0x68>
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d107      	bne.n	80093cc <_scanf_chars+0x44>
 80093bc:	682b      	ldr	r3, [r5, #0]
 80093be:	6962      	ldr	r2, [r4, #20]
 80093c0:	781b      	ldrb	r3, [r3, #0]
 80093c2:	5cd3      	ldrb	r3, [r2, r3]
 80093c4:	b9a3      	cbnz	r3, 80093f0 <_scanf_chars+0x68>
 80093c6:	2e00      	cmp	r6, #0
 80093c8:	d131      	bne.n	800942e <_scanf_chars+0xa6>
 80093ca:	e006      	b.n	80093da <_scanf_chars+0x52>
 80093cc:	2b02      	cmp	r3, #2
 80093ce:	d007      	beq.n	80093e0 <_scanf_chars+0x58>
 80093d0:	2e00      	cmp	r6, #0
 80093d2:	d12c      	bne.n	800942e <_scanf_chars+0xa6>
 80093d4:	69a3      	ldr	r3, [r4, #24]
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d129      	bne.n	800942e <_scanf_chars+0xa6>
 80093da:	2001      	movs	r0, #1
 80093dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e0:	f7fe fec0 	bl	8008164 <__locale_ctype_ptr>
 80093e4:	682b      	ldr	r3, [r5, #0]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	4418      	add	r0, r3
 80093ea:	7843      	ldrb	r3, [r0, #1]
 80093ec:	071b      	lsls	r3, r3, #28
 80093ee:	d4ef      	bmi.n	80093d0 <_scanf_chars+0x48>
 80093f0:	6823      	ldr	r3, [r4, #0]
 80093f2:	3601      	adds	r6, #1
 80093f4:	06da      	lsls	r2, r3, #27
 80093f6:	bf5e      	ittt	pl
 80093f8:	682b      	ldrpl	r3, [r5, #0]
 80093fa:	781b      	ldrbpl	r3, [r3, #0]
 80093fc:	703b      	strbpl	r3, [r7, #0]
 80093fe:	682a      	ldr	r2, [r5, #0]
 8009400:	686b      	ldr	r3, [r5, #4]
 8009402:	f102 0201 	add.w	r2, r2, #1
 8009406:	602a      	str	r2, [r5, #0]
 8009408:	68a2      	ldr	r2, [r4, #8]
 800940a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800940e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009412:	606b      	str	r3, [r5, #4]
 8009414:	bf58      	it	pl
 8009416:	3701      	addpl	r7, #1
 8009418:	60a2      	str	r2, [r4, #8]
 800941a:	b142      	cbz	r2, 800942e <_scanf_chars+0xa6>
 800941c:	2b00      	cmp	r3, #0
 800941e:	dcc9      	bgt.n	80093b4 <_scanf_chars+0x2c>
 8009420:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009424:	4629      	mov	r1, r5
 8009426:	4640      	mov	r0, r8
 8009428:	4798      	blx	r3
 800942a:	2800      	cmp	r0, #0
 800942c:	d0c2      	beq.n	80093b4 <_scanf_chars+0x2c>
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	f013 0310 	ands.w	r3, r3, #16
 8009434:	d105      	bne.n	8009442 <_scanf_chars+0xba>
 8009436:	68e2      	ldr	r2, [r4, #12]
 8009438:	3201      	adds	r2, #1
 800943a:	60e2      	str	r2, [r4, #12]
 800943c:	69a2      	ldr	r2, [r4, #24]
 800943e:	b102      	cbz	r2, 8009442 <_scanf_chars+0xba>
 8009440:	703b      	strb	r3, [r7, #0]
 8009442:	6923      	ldr	r3, [r4, #16]
 8009444:	2000      	movs	r0, #0
 8009446:	441e      	add	r6, r3
 8009448:	6126      	str	r6, [r4, #16]
 800944a:	e7c7      	b.n	80093dc <_scanf_chars+0x54>

0800944c <_scanf_i>:
 800944c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009450:	460c      	mov	r4, r1
 8009452:	469a      	mov	sl, r3
 8009454:	4b74      	ldr	r3, [pc, #464]	; (8009628 <_scanf_i+0x1dc>)
 8009456:	b087      	sub	sp, #28
 8009458:	4683      	mov	fp, r0
 800945a:	4616      	mov	r6, r2
 800945c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009460:	ab03      	add	r3, sp, #12
 8009462:	68a7      	ldr	r7, [r4, #8]
 8009464:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009468:	4b70      	ldr	r3, [pc, #448]	; (800962c <_scanf_i+0x1e0>)
 800946a:	69a1      	ldr	r1, [r4, #24]
 800946c:	4a70      	ldr	r2, [pc, #448]	; (8009630 <_scanf_i+0x1e4>)
 800946e:	f104 091c 	add.w	r9, r4, #28
 8009472:	2903      	cmp	r1, #3
 8009474:	bf08      	it	eq
 8009476:	461a      	moveq	r2, r3
 8009478:	1e7b      	subs	r3, r7, #1
 800947a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800947e:	bf84      	itt	hi
 8009480:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009484:	60a3      	strhi	r3, [r4, #8]
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	bf88      	it	hi
 800948a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800948e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009492:	6023      	str	r3, [r4, #0]
 8009494:	bf98      	it	ls
 8009496:	2700      	movls	r7, #0
 8009498:	464b      	mov	r3, r9
 800949a:	f04f 0800 	mov.w	r8, #0
 800949e:	9200      	str	r2, [sp, #0]
 80094a0:	bf88      	it	hi
 80094a2:	197f      	addhi	r7, r7, r5
 80094a4:	6831      	ldr	r1, [r6, #0]
 80094a6:	9301      	str	r3, [sp, #4]
 80094a8:	ab03      	add	r3, sp, #12
 80094aa:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80094ae:	2202      	movs	r2, #2
 80094b0:	7809      	ldrb	r1, [r1, #0]
 80094b2:	f000 f9dd 	bl	8009870 <memchr>
 80094b6:	9b01      	ldr	r3, [sp, #4]
 80094b8:	b330      	cbz	r0, 8009508 <_scanf_i+0xbc>
 80094ba:	f1b8 0f01 	cmp.w	r8, #1
 80094be:	d15a      	bne.n	8009576 <_scanf_i+0x12a>
 80094c0:	6862      	ldr	r2, [r4, #4]
 80094c2:	b92a      	cbnz	r2, 80094d0 <_scanf_i+0x84>
 80094c4:	2108      	movs	r1, #8
 80094c6:	6822      	ldr	r2, [r4, #0]
 80094c8:	6061      	str	r1, [r4, #4]
 80094ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094ce:	6022      	str	r2, [r4, #0]
 80094d0:	6822      	ldr	r2, [r4, #0]
 80094d2:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80094d6:	6022      	str	r2, [r4, #0]
 80094d8:	68a2      	ldr	r2, [r4, #8]
 80094da:	1e51      	subs	r1, r2, #1
 80094dc:	60a1      	str	r1, [r4, #8]
 80094de:	b19a      	cbz	r2, 8009508 <_scanf_i+0xbc>
 80094e0:	6832      	ldr	r2, [r6, #0]
 80094e2:	1c5d      	adds	r5, r3, #1
 80094e4:	1c51      	adds	r1, r2, #1
 80094e6:	6031      	str	r1, [r6, #0]
 80094e8:	7812      	ldrb	r2, [r2, #0]
 80094ea:	701a      	strb	r2, [r3, #0]
 80094ec:	6873      	ldr	r3, [r6, #4]
 80094ee:	3b01      	subs	r3, #1
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	6073      	str	r3, [r6, #4]
 80094f4:	dc07      	bgt.n	8009506 <_scanf_i+0xba>
 80094f6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80094fa:	4631      	mov	r1, r6
 80094fc:	4658      	mov	r0, fp
 80094fe:	4798      	blx	r3
 8009500:	2800      	cmp	r0, #0
 8009502:	f040 8087 	bne.w	8009614 <_scanf_i+0x1c8>
 8009506:	462b      	mov	r3, r5
 8009508:	f108 0801 	add.w	r8, r8, #1
 800950c:	f1b8 0f03 	cmp.w	r8, #3
 8009510:	d1c8      	bne.n	80094a4 <_scanf_i+0x58>
 8009512:	6862      	ldr	r2, [r4, #4]
 8009514:	b90a      	cbnz	r2, 800951a <_scanf_i+0xce>
 8009516:	220a      	movs	r2, #10
 8009518:	6062      	str	r2, [r4, #4]
 800951a:	6862      	ldr	r2, [r4, #4]
 800951c:	4945      	ldr	r1, [pc, #276]	; (8009634 <_scanf_i+0x1e8>)
 800951e:	6960      	ldr	r0, [r4, #20]
 8009520:	1a89      	subs	r1, r1, r2
 8009522:	9301      	str	r3, [sp, #4]
 8009524:	f000 f898 	bl	8009658 <__sccl>
 8009528:	9b01      	ldr	r3, [sp, #4]
 800952a:	f04f 0800 	mov.w	r8, #0
 800952e:	461d      	mov	r5, r3
 8009530:	68a3      	ldr	r3, [r4, #8]
 8009532:	6822      	ldr	r2, [r4, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d03b      	beq.n	80095b0 <_scanf_i+0x164>
 8009538:	6831      	ldr	r1, [r6, #0]
 800953a:	6960      	ldr	r0, [r4, #20]
 800953c:	f891 c000 	ldrb.w	ip, [r1]
 8009540:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009544:	2800      	cmp	r0, #0
 8009546:	d033      	beq.n	80095b0 <_scanf_i+0x164>
 8009548:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800954c:	d121      	bne.n	8009592 <_scanf_i+0x146>
 800954e:	0510      	lsls	r0, r2, #20
 8009550:	d51f      	bpl.n	8009592 <_scanf_i+0x146>
 8009552:	f108 0801 	add.w	r8, r8, #1
 8009556:	b117      	cbz	r7, 800955e <_scanf_i+0x112>
 8009558:	3301      	adds	r3, #1
 800955a:	3f01      	subs	r7, #1
 800955c:	60a3      	str	r3, [r4, #8]
 800955e:	6873      	ldr	r3, [r6, #4]
 8009560:	3b01      	subs	r3, #1
 8009562:	2b00      	cmp	r3, #0
 8009564:	6073      	str	r3, [r6, #4]
 8009566:	dd1c      	ble.n	80095a2 <_scanf_i+0x156>
 8009568:	6833      	ldr	r3, [r6, #0]
 800956a:	3301      	adds	r3, #1
 800956c:	6033      	str	r3, [r6, #0]
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	3b01      	subs	r3, #1
 8009572:	60a3      	str	r3, [r4, #8]
 8009574:	e7dc      	b.n	8009530 <_scanf_i+0xe4>
 8009576:	f1b8 0f02 	cmp.w	r8, #2
 800957a:	d1ad      	bne.n	80094d8 <_scanf_i+0x8c>
 800957c:	6822      	ldr	r2, [r4, #0]
 800957e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009582:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009586:	d1bf      	bne.n	8009508 <_scanf_i+0xbc>
 8009588:	2110      	movs	r1, #16
 800958a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800958e:	6061      	str	r1, [r4, #4]
 8009590:	e7a1      	b.n	80094d6 <_scanf_i+0x8a>
 8009592:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009596:	6022      	str	r2, [r4, #0]
 8009598:	780b      	ldrb	r3, [r1, #0]
 800959a:	3501      	adds	r5, #1
 800959c:	f805 3c01 	strb.w	r3, [r5, #-1]
 80095a0:	e7dd      	b.n	800955e <_scanf_i+0x112>
 80095a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80095a6:	4631      	mov	r1, r6
 80095a8:	4658      	mov	r0, fp
 80095aa:	4798      	blx	r3
 80095ac:	2800      	cmp	r0, #0
 80095ae:	d0de      	beq.n	800956e <_scanf_i+0x122>
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	05d9      	lsls	r1, r3, #23
 80095b4:	d50c      	bpl.n	80095d0 <_scanf_i+0x184>
 80095b6:	454d      	cmp	r5, r9
 80095b8:	d908      	bls.n	80095cc <_scanf_i+0x180>
 80095ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80095be:	1e6f      	subs	r7, r5, #1
 80095c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80095c4:	4632      	mov	r2, r6
 80095c6:	4658      	mov	r0, fp
 80095c8:	4798      	blx	r3
 80095ca:	463d      	mov	r5, r7
 80095cc:	454d      	cmp	r5, r9
 80095ce:	d029      	beq.n	8009624 <_scanf_i+0x1d8>
 80095d0:	6822      	ldr	r2, [r4, #0]
 80095d2:	f012 0210 	ands.w	r2, r2, #16
 80095d6:	d113      	bne.n	8009600 <_scanf_i+0x1b4>
 80095d8:	702a      	strb	r2, [r5, #0]
 80095da:	6863      	ldr	r3, [r4, #4]
 80095dc:	4649      	mov	r1, r9
 80095de:	4658      	mov	r0, fp
 80095e0:	9e00      	ldr	r6, [sp, #0]
 80095e2:	47b0      	blx	r6
 80095e4:	f8da 3000 	ldr.w	r3, [sl]
 80095e8:	6821      	ldr	r1, [r4, #0]
 80095ea:	1d1a      	adds	r2, r3, #4
 80095ec:	f8ca 2000 	str.w	r2, [sl]
 80095f0:	f011 0f20 	tst.w	r1, #32
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	d010      	beq.n	800961a <_scanf_i+0x1ce>
 80095f8:	6018      	str	r0, [r3, #0]
 80095fa:	68e3      	ldr	r3, [r4, #12]
 80095fc:	3301      	adds	r3, #1
 80095fe:	60e3      	str	r3, [r4, #12]
 8009600:	2000      	movs	r0, #0
 8009602:	eba5 0509 	sub.w	r5, r5, r9
 8009606:	44a8      	add	r8, r5
 8009608:	6925      	ldr	r5, [r4, #16]
 800960a:	4445      	add	r5, r8
 800960c:	6125      	str	r5, [r4, #16]
 800960e:	b007      	add	sp, #28
 8009610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009614:	f04f 0800 	mov.w	r8, #0
 8009618:	e7ca      	b.n	80095b0 <_scanf_i+0x164>
 800961a:	07ca      	lsls	r2, r1, #31
 800961c:	bf4c      	ite	mi
 800961e:	8018      	strhmi	r0, [r3, #0]
 8009620:	6018      	strpl	r0, [r3, #0]
 8009622:	e7ea      	b.n	80095fa <_scanf_i+0x1ae>
 8009624:	2001      	movs	r0, #1
 8009626:	e7f2      	b.n	800960e <_scanf_i+0x1c2>
 8009628:	08009b34 	.word	0x08009b34
 800962c:	08007ae9 	.word	0x08007ae9
 8009630:	080097b1 	.word	0x080097b1
 8009634:	08009d17 	.word	0x08009d17

08009638 <_sbrk_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	2300      	movs	r3, #0
 800963c:	4c05      	ldr	r4, [pc, #20]	; (8009654 <_sbrk_r+0x1c>)
 800963e:	4605      	mov	r5, r0
 8009640:	4608      	mov	r0, r1
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	f7f9 f910 	bl	8002868 <_sbrk>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	d102      	bne.n	8009652 <_sbrk_r+0x1a>
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	b103      	cbz	r3, 8009652 <_sbrk_r+0x1a>
 8009650:	602b      	str	r3, [r5, #0]
 8009652:	bd38      	pop	{r3, r4, r5, pc}
 8009654:	20000430 	.word	0x20000430

08009658 <__sccl>:
 8009658:	b570      	push	{r4, r5, r6, lr}
 800965a:	780b      	ldrb	r3, [r1, #0]
 800965c:	1e44      	subs	r4, r0, #1
 800965e:	2b5e      	cmp	r3, #94	; 0x5e
 8009660:	bf13      	iteet	ne
 8009662:	1c4a      	addne	r2, r1, #1
 8009664:	1c8a      	addeq	r2, r1, #2
 8009666:	784b      	ldrbeq	r3, [r1, #1]
 8009668:	2100      	movne	r1, #0
 800966a:	bf08      	it	eq
 800966c:	2101      	moveq	r1, #1
 800966e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8009672:	f804 1f01 	strb.w	r1, [r4, #1]!
 8009676:	42ac      	cmp	r4, r5
 8009678:	d1fb      	bne.n	8009672 <__sccl+0x1a>
 800967a:	b913      	cbnz	r3, 8009682 <__sccl+0x2a>
 800967c:	3a01      	subs	r2, #1
 800967e:	4610      	mov	r0, r2
 8009680:	bd70      	pop	{r4, r5, r6, pc}
 8009682:	f081 0401 	eor.w	r4, r1, #1
 8009686:	54c4      	strb	r4, [r0, r3]
 8009688:	1c51      	adds	r1, r2, #1
 800968a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800968e:	1e4e      	subs	r6, r1, #1
 8009690:	2d2d      	cmp	r5, #45	; 0x2d
 8009692:	460a      	mov	r2, r1
 8009694:	d006      	beq.n	80096a4 <__sccl+0x4c>
 8009696:	2d5d      	cmp	r5, #93	; 0x5d
 8009698:	d0f1      	beq.n	800967e <__sccl+0x26>
 800969a:	b90d      	cbnz	r5, 80096a0 <__sccl+0x48>
 800969c:	4632      	mov	r2, r6
 800969e:	e7ee      	b.n	800967e <__sccl+0x26>
 80096a0:	462b      	mov	r3, r5
 80096a2:	e7f0      	b.n	8009686 <__sccl+0x2e>
 80096a4:	780e      	ldrb	r6, [r1, #0]
 80096a6:	2e5d      	cmp	r6, #93	; 0x5d
 80096a8:	d0fa      	beq.n	80096a0 <__sccl+0x48>
 80096aa:	42b3      	cmp	r3, r6
 80096ac:	dcf8      	bgt.n	80096a0 <__sccl+0x48>
 80096ae:	3301      	adds	r3, #1
 80096b0:	429e      	cmp	r6, r3
 80096b2:	54c4      	strb	r4, [r0, r3]
 80096b4:	dcfb      	bgt.n	80096ae <__sccl+0x56>
 80096b6:	3102      	adds	r1, #2
 80096b8:	e7e7      	b.n	800968a <__sccl+0x32>

080096ba <_strtoul_l.isra.0>:
 80096ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096be:	4680      	mov	r8, r0
 80096c0:	4689      	mov	r9, r1
 80096c2:	4692      	mov	sl, r2
 80096c4:	461e      	mov	r6, r3
 80096c6:	460f      	mov	r7, r1
 80096c8:	463d      	mov	r5, r7
 80096ca:	9808      	ldr	r0, [sp, #32]
 80096cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096d0:	f7fe fd44 	bl	800815c <__locale_ctype_ptr_l>
 80096d4:	4420      	add	r0, r4
 80096d6:	7843      	ldrb	r3, [r0, #1]
 80096d8:	f013 0308 	ands.w	r3, r3, #8
 80096dc:	d130      	bne.n	8009740 <_strtoul_l.isra.0+0x86>
 80096de:	2c2d      	cmp	r4, #45	; 0x2d
 80096e0:	d130      	bne.n	8009744 <_strtoul_l.isra.0+0x8a>
 80096e2:	2101      	movs	r1, #1
 80096e4:	787c      	ldrb	r4, [r7, #1]
 80096e6:	1cbd      	adds	r5, r7, #2
 80096e8:	2e00      	cmp	r6, #0
 80096ea:	d05c      	beq.n	80097a6 <_strtoul_l.isra.0+0xec>
 80096ec:	2e10      	cmp	r6, #16
 80096ee:	d109      	bne.n	8009704 <_strtoul_l.isra.0+0x4a>
 80096f0:	2c30      	cmp	r4, #48	; 0x30
 80096f2:	d107      	bne.n	8009704 <_strtoul_l.isra.0+0x4a>
 80096f4:	782b      	ldrb	r3, [r5, #0]
 80096f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80096fa:	2b58      	cmp	r3, #88	; 0x58
 80096fc:	d14e      	bne.n	800979c <_strtoul_l.isra.0+0xe2>
 80096fe:	2610      	movs	r6, #16
 8009700:	786c      	ldrb	r4, [r5, #1]
 8009702:	3502      	adds	r5, #2
 8009704:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009708:	fbb2 f2f6 	udiv	r2, r2, r6
 800970c:	2300      	movs	r3, #0
 800970e:	fb06 fc02 	mul.w	ip, r6, r2
 8009712:	4618      	mov	r0, r3
 8009714:	ea6f 0c0c 	mvn.w	ip, ip
 8009718:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800971c:	2f09      	cmp	r7, #9
 800971e:	d817      	bhi.n	8009750 <_strtoul_l.isra.0+0x96>
 8009720:	463c      	mov	r4, r7
 8009722:	42a6      	cmp	r6, r4
 8009724:	dd23      	ble.n	800976e <_strtoul_l.isra.0+0xb4>
 8009726:	2b00      	cmp	r3, #0
 8009728:	db1e      	blt.n	8009768 <_strtoul_l.isra.0+0xae>
 800972a:	4282      	cmp	r2, r0
 800972c:	d31c      	bcc.n	8009768 <_strtoul_l.isra.0+0xae>
 800972e:	d101      	bne.n	8009734 <_strtoul_l.isra.0+0x7a>
 8009730:	45a4      	cmp	ip, r4
 8009732:	db19      	blt.n	8009768 <_strtoul_l.isra.0+0xae>
 8009734:	2301      	movs	r3, #1
 8009736:	fb00 4006 	mla	r0, r0, r6, r4
 800973a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800973e:	e7eb      	b.n	8009718 <_strtoul_l.isra.0+0x5e>
 8009740:	462f      	mov	r7, r5
 8009742:	e7c1      	b.n	80096c8 <_strtoul_l.isra.0+0xe>
 8009744:	2c2b      	cmp	r4, #43	; 0x2b
 8009746:	bf04      	itt	eq
 8009748:	1cbd      	addeq	r5, r7, #2
 800974a:	787c      	ldrbeq	r4, [r7, #1]
 800974c:	4619      	mov	r1, r3
 800974e:	e7cb      	b.n	80096e8 <_strtoul_l.isra.0+0x2e>
 8009750:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009754:	2f19      	cmp	r7, #25
 8009756:	d801      	bhi.n	800975c <_strtoul_l.isra.0+0xa2>
 8009758:	3c37      	subs	r4, #55	; 0x37
 800975a:	e7e2      	b.n	8009722 <_strtoul_l.isra.0+0x68>
 800975c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009760:	2f19      	cmp	r7, #25
 8009762:	d804      	bhi.n	800976e <_strtoul_l.isra.0+0xb4>
 8009764:	3c57      	subs	r4, #87	; 0x57
 8009766:	e7dc      	b.n	8009722 <_strtoul_l.isra.0+0x68>
 8009768:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800976c:	e7e5      	b.n	800973a <_strtoul_l.isra.0+0x80>
 800976e:	2b00      	cmp	r3, #0
 8009770:	da09      	bge.n	8009786 <_strtoul_l.isra.0+0xcc>
 8009772:	2322      	movs	r3, #34	; 0x22
 8009774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009778:	f8c8 3000 	str.w	r3, [r8]
 800977c:	f1ba 0f00 	cmp.w	sl, #0
 8009780:	d107      	bne.n	8009792 <_strtoul_l.isra.0+0xd8>
 8009782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009786:	b101      	cbz	r1, 800978a <_strtoul_l.isra.0+0xd0>
 8009788:	4240      	negs	r0, r0
 800978a:	f1ba 0f00 	cmp.w	sl, #0
 800978e:	d0f8      	beq.n	8009782 <_strtoul_l.isra.0+0xc8>
 8009790:	b10b      	cbz	r3, 8009796 <_strtoul_l.isra.0+0xdc>
 8009792:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009796:	f8ca 9000 	str.w	r9, [sl]
 800979a:	e7f2      	b.n	8009782 <_strtoul_l.isra.0+0xc8>
 800979c:	2430      	movs	r4, #48	; 0x30
 800979e:	2e00      	cmp	r6, #0
 80097a0:	d1b0      	bne.n	8009704 <_strtoul_l.isra.0+0x4a>
 80097a2:	2608      	movs	r6, #8
 80097a4:	e7ae      	b.n	8009704 <_strtoul_l.isra.0+0x4a>
 80097a6:	2c30      	cmp	r4, #48	; 0x30
 80097a8:	d0a4      	beq.n	80096f4 <_strtoul_l.isra.0+0x3a>
 80097aa:	260a      	movs	r6, #10
 80097ac:	e7aa      	b.n	8009704 <_strtoul_l.isra.0+0x4a>
	...

080097b0 <_strtoul_r>:
 80097b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097b2:	4c06      	ldr	r4, [pc, #24]	; (80097cc <_strtoul_r+0x1c>)
 80097b4:	4d06      	ldr	r5, [pc, #24]	; (80097d0 <_strtoul_r+0x20>)
 80097b6:	6824      	ldr	r4, [r4, #0]
 80097b8:	6a24      	ldr	r4, [r4, #32]
 80097ba:	2c00      	cmp	r4, #0
 80097bc:	bf08      	it	eq
 80097be:	462c      	moveq	r4, r5
 80097c0:	9400      	str	r4, [sp, #0]
 80097c2:	f7ff ff7a 	bl	80096ba <_strtoul_l.isra.0>
 80097c6:	b003      	add	sp, #12
 80097c8:	bd30      	pop	{r4, r5, pc}
 80097ca:	bf00      	nop
 80097cc:	20000010 	.word	0x20000010
 80097d0:	20000074 	.word	0x20000074

080097d4 <__submore>:
 80097d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d8:	460c      	mov	r4, r1
 80097da:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80097dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097e0:	4299      	cmp	r1, r3
 80097e2:	d11b      	bne.n	800981c <__submore+0x48>
 80097e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80097e8:	f7ff f8f0 	bl	80089cc <_malloc_r>
 80097ec:	b918      	cbnz	r0, 80097f6 <__submore+0x22>
 80097ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80097fc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009800:	6360      	str	r0, [r4, #52]	; 0x34
 8009802:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009806:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800980a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800980e:	7043      	strb	r3, [r0, #1]
 8009810:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009814:	7003      	strb	r3, [r0, #0]
 8009816:	6020      	str	r0, [r4, #0]
 8009818:	2000      	movs	r0, #0
 800981a:	e7ea      	b.n	80097f2 <__submore+0x1e>
 800981c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800981e:	0077      	lsls	r7, r6, #1
 8009820:	463a      	mov	r2, r7
 8009822:	f000 f89b 	bl	800995c <_realloc_r>
 8009826:	4605      	mov	r5, r0
 8009828:	2800      	cmp	r0, #0
 800982a:	d0e0      	beq.n	80097ee <__submore+0x1a>
 800982c:	eb00 0806 	add.w	r8, r0, r6
 8009830:	4601      	mov	r1, r0
 8009832:	4632      	mov	r2, r6
 8009834:	4640      	mov	r0, r8
 8009836:	f7fe fcb7 	bl	80081a8 <memcpy>
 800983a:	f8c4 8000 	str.w	r8, [r4]
 800983e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009842:	e7e9      	b.n	8009818 <__submore+0x44>

08009844 <__ascii_wctomb>:
 8009844:	b149      	cbz	r1, 800985a <__ascii_wctomb+0x16>
 8009846:	2aff      	cmp	r2, #255	; 0xff
 8009848:	bf8b      	itete	hi
 800984a:	238a      	movhi	r3, #138	; 0x8a
 800984c:	700a      	strbls	r2, [r1, #0]
 800984e:	6003      	strhi	r3, [r0, #0]
 8009850:	2001      	movls	r0, #1
 8009852:	bf88      	it	hi
 8009854:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009858:	4770      	bx	lr
 800985a:	4608      	mov	r0, r1
 800985c:	4770      	bx	lr
	...

08009860 <malloc>:
 8009860:	4b02      	ldr	r3, [pc, #8]	; (800986c <malloc+0xc>)
 8009862:	4601      	mov	r1, r0
 8009864:	6818      	ldr	r0, [r3, #0]
 8009866:	f7ff b8b1 	b.w	80089cc <_malloc_r>
 800986a:	bf00      	nop
 800986c:	20000010 	.word	0x20000010

08009870 <memchr>:
 8009870:	b510      	push	{r4, lr}
 8009872:	b2c9      	uxtb	r1, r1
 8009874:	4402      	add	r2, r0
 8009876:	4290      	cmp	r0, r2
 8009878:	4603      	mov	r3, r0
 800987a:	d101      	bne.n	8009880 <memchr+0x10>
 800987c:	2300      	movs	r3, #0
 800987e:	e003      	b.n	8009888 <memchr+0x18>
 8009880:	781c      	ldrb	r4, [r3, #0]
 8009882:	3001      	adds	r0, #1
 8009884:	428c      	cmp	r4, r1
 8009886:	d1f6      	bne.n	8009876 <memchr+0x6>
 8009888:	4618      	mov	r0, r3
 800988a:	bd10      	pop	{r4, pc}

0800988c <memmove>:
 800988c:	4288      	cmp	r0, r1
 800988e:	b510      	push	{r4, lr}
 8009890:	eb01 0302 	add.w	r3, r1, r2
 8009894:	d807      	bhi.n	80098a6 <memmove+0x1a>
 8009896:	1e42      	subs	r2, r0, #1
 8009898:	4299      	cmp	r1, r3
 800989a:	d00a      	beq.n	80098b2 <memmove+0x26>
 800989c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80098a4:	e7f8      	b.n	8009898 <memmove+0xc>
 80098a6:	4283      	cmp	r3, r0
 80098a8:	d9f5      	bls.n	8009896 <memmove+0xa>
 80098aa:	1881      	adds	r1, r0, r2
 80098ac:	1ad2      	subs	r2, r2, r3
 80098ae:	42d3      	cmn	r3, r2
 80098b0:	d100      	bne.n	80098b4 <memmove+0x28>
 80098b2:	bd10      	pop	{r4, pc}
 80098b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80098bc:	e7f7      	b.n	80098ae <memmove+0x22>

080098be <__malloc_lock>:
 80098be:	4770      	bx	lr

080098c0 <__malloc_unlock>:
 80098c0:	4770      	bx	lr
	...

080098c4 <_free_r>:
 80098c4:	b538      	push	{r3, r4, r5, lr}
 80098c6:	4605      	mov	r5, r0
 80098c8:	2900      	cmp	r1, #0
 80098ca:	d043      	beq.n	8009954 <_free_r+0x90>
 80098cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098d0:	1f0c      	subs	r4, r1, #4
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	bfb8      	it	lt
 80098d6:	18e4      	addlt	r4, r4, r3
 80098d8:	f7ff fff1 	bl	80098be <__malloc_lock>
 80098dc:	4a1e      	ldr	r2, [pc, #120]	; (8009958 <_free_r+0x94>)
 80098de:	6813      	ldr	r3, [r2, #0]
 80098e0:	4610      	mov	r0, r2
 80098e2:	b933      	cbnz	r3, 80098f2 <_free_r+0x2e>
 80098e4:	6063      	str	r3, [r4, #4]
 80098e6:	6014      	str	r4, [r2, #0]
 80098e8:	4628      	mov	r0, r5
 80098ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ee:	f7ff bfe7 	b.w	80098c0 <__malloc_unlock>
 80098f2:	42a3      	cmp	r3, r4
 80098f4:	d90b      	bls.n	800990e <_free_r+0x4a>
 80098f6:	6821      	ldr	r1, [r4, #0]
 80098f8:	1862      	adds	r2, r4, r1
 80098fa:	4293      	cmp	r3, r2
 80098fc:	bf01      	itttt	eq
 80098fe:	681a      	ldreq	r2, [r3, #0]
 8009900:	685b      	ldreq	r3, [r3, #4]
 8009902:	1852      	addeq	r2, r2, r1
 8009904:	6022      	streq	r2, [r4, #0]
 8009906:	6063      	str	r3, [r4, #4]
 8009908:	6004      	str	r4, [r0, #0]
 800990a:	e7ed      	b.n	80098e8 <_free_r+0x24>
 800990c:	4613      	mov	r3, r2
 800990e:	685a      	ldr	r2, [r3, #4]
 8009910:	b10a      	cbz	r2, 8009916 <_free_r+0x52>
 8009912:	42a2      	cmp	r2, r4
 8009914:	d9fa      	bls.n	800990c <_free_r+0x48>
 8009916:	6819      	ldr	r1, [r3, #0]
 8009918:	1858      	adds	r0, r3, r1
 800991a:	42a0      	cmp	r0, r4
 800991c:	d10b      	bne.n	8009936 <_free_r+0x72>
 800991e:	6820      	ldr	r0, [r4, #0]
 8009920:	4401      	add	r1, r0
 8009922:	1858      	adds	r0, r3, r1
 8009924:	4282      	cmp	r2, r0
 8009926:	6019      	str	r1, [r3, #0]
 8009928:	d1de      	bne.n	80098e8 <_free_r+0x24>
 800992a:	6810      	ldr	r0, [r2, #0]
 800992c:	6852      	ldr	r2, [r2, #4]
 800992e:	4401      	add	r1, r0
 8009930:	6019      	str	r1, [r3, #0]
 8009932:	605a      	str	r2, [r3, #4]
 8009934:	e7d8      	b.n	80098e8 <_free_r+0x24>
 8009936:	d902      	bls.n	800993e <_free_r+0x7a>
 8009938:	230c      	movs	r3, #12
 800993a:	602b      	str	r3, [r5, #0]
 800993c:	e7d4      	b.n	80098e8 <_free_r+0x24>
 800993e:	6820      	ldr	r0, [r4, #0]
 8009940:	1821      	adds	r1, r4, r0
 8009942:	428a      	cmp	r2, r1
 8009944:	bf01      	itttt	eq
 8009946:	6811      	ldreq	r1, [r2, #0]
 8009948:	6852      	ldreq	r2, [r2, #4]
 800994a:	1809      	addeq	r1, r1, r0
 800994c:	6021      	streq	r1, [r4, #0]
 800994e:	6062      	str	r2, [r4, #4]
 8009950:	605c      	str	r4, [r3, #4]
 8009952:	e7c9      	b.n	80098e8 <_free_r+0x24>
 8009954:	bd38      	pop	{r3, r4, r5, pc}
 8009956:	bf00      	nop
 8009958:	20000214 	.word	0x20000214

0800995c <_realloc_r>:
 800995c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995e:	4607      	mov	r7, r0
 8009960:	4614      	mov	r4, r2
 8009962:	460e      	mov	r6, r1
 8009964:	b921      	cbnz	r1, 8009970 <_realloc_r+0x14>
 8009966:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800996a:	4611      	mov	r1, r2
 800996c:	f7ff b82e 	b.w	80089cc <_malloc_r>
 8009970:	b922      	cbnz	r2, 800997c <_realloc_r+0x20>
 8009972:	f7ff ffa7 	bl	80098c4 <_free_r>
 8009976:	4625      	mov	r5, r4
 8009978:	4628      	mov	r0, r5
 800997a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800997c:	f000 f814 	bl	80099a8 <_malloc_usable_size_r>
 8009980:	42a0      	cmp	r0, r4
 8009982:	d20f      	bcs.n	80099a4 <_realloc_r+0x48>
 8009984:	4621      	mov	r1, r4
 8009986:	4638      	mov	r0, r7
 8009988:	f7ff f820 	bl	80089cc <_malloc_r>
 800998c:	4605      	mov	r5, r0
 800998e:	2800      	cmp	r0, #0
 8009990:	d0f2      	beq.n	8009978 <_realloc_r+0x1c>
 8009992:	4631      	mov	r1, r6
 8009994:	4622      	mov	r2, r4
 8009996:	f7fe fc07 	bl	80081a8 <memcpy>
 800999a:	4631      	mov	r1, r6
 800999c:	4638      	mov	r0, r7
 800999e:	f7ff ff91 	bl	80098c4 <_free_r>
 80099a2:	e7e9      	b.n	8009978 <_realloc_r+0x1c>
 80099a4:	4635      	mov	r5, r6
 80099a6:	e7e7      	b.n	8009978 <_realloc_r+0x1c>

080099a8 <_malloc_usable_size_r>:
 80099a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099ac:	1f18      	subs	r0, r3, #4
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	bfbc      	itt	lt
 80099b2:	580b      	ldrlt	r3, [r1, r0]
 80099b4:	18c0      	addlt	r0, r0, r3
 80099b6:	4770      	bx	lr

080099b8 <round>:
 80099b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ba:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80099be:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 80099c2:	2c13      	cmp	r4, #19
 80099c4:	4606      	mov	r6, r0
 80099c6:	460d      	mov	r5, r1
 80099c8:	460b      	mov	r3, r1
 80099ca:	468c      	mov	ip, r1
 80099cc:	4602      	mov	r2, r0
 80099ce:	dc17      	bgt.n	8009a00 <round+0x48>
 80099d0:	2c00      	cmp	r4, #0
 80099d2:	da09      	bge.n	80099e8 <round+0x30>
 80099d4:	3401      	adds	r4, #1
 80099d6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80099da:	d103      	bne.n	80099e4 <round+0x2c>
 80099dc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80099e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80099e4:	2200      	movs	r2, #0
 80099e6:	e028      	b.n	8009a3a <round+0x82>
 80099e8:	4915      	ldr	r1, [pc, #84]	; (8009a40 <round+0x88>)
 80099ea:	4121      	asrs	r1, r4
 80099ec:	420d      	tst	r5, r1
 80099ee:	d100      	bne.n	80099f2 <round+0x3a>
 80099f0:	b178      	cbz	r0, 8009a12 <round+0x5a>
 80099f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80099f6:	4123      	asrs	r3, r4
 80099f8:	4463      	add	r3, ip
 80099fa:	ea23 0301 	bic.w	r3, r3, r1
 80099fe:	e7f1      	b.n	80099e4 <round+0x2c>
 8009a00:	2c33      	cmp	r4, #51	; 0x33
 8009a02:	dd09      	ble.n	8009a18 <round+0x60>
 8009a04:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8009a08:	d103      	bne.n	8009a12 <round+0x5a>
 8009a0a:	f7f6 fbaf 	bl	800016c <__adddf3>
 8009a0e:	4606      	mov	r6, r0
 8009a10:	460d      	mov	r5, r1
 8009a12:	4630      	mov	r0, r6
 8009a14:	4629      	mov	r1, r5
 8009a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a1c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009a20:	40f8      	lsrs	r0, r7
 8009a22:	4206      	tst	r6, r0
 8009a24:	d0f5      	beq.n	8009a12 <round+0x5a>
 8009a26:	2101      	movs	r1, #1
 8009a28:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8009a2c:	fa01 f404 	lsl.w	r4, r1, r4
 8009a30:	1932      	adds	r2, r6, r4
 8009a32:	bf28      	it	cs
 8009a34:	185b      	addcs	r3, r3, r1
 8009a36:	ea22 0200 	bic.w	r2, r2, r0
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	e7e6      	b.n	8009a0e <round+0x56>
 8009a40:	000fffff 	.word	0x000fffff

08009a44 <_init>:
 8009a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a46:	bf00      	nop
 8009a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a4a:	bc08      	pop	{r3}
 8009a4c:	469e      	mov	lr, r3
 8009a4e:	4770      	bx	lr

08009a50 <_fini>:
 8009a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a52:	bf00      	nop
 8009a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a56:	bc08      	pop	{r3}
 8009a58:	469e      	mov	lr, r3
 8009a5a:	4770      	bx	lr
