{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@191:201@HdlIdDef", "wire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\n"], "Clone Blocks": [["hdl/library/axi_pwm_gen/axi_pwm_gen.v@108:118", "  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@189:199", "wire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@190:200", "wire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@239:249", "  wire              rx_sync_control_t_s;\n  wire    [  4:0]   up_delay_rdata_s;\n  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@96:106", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n"], ["hdl/library/data_offload/data_offload.v@160:170", "  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@89:99", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@195:205", "wire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@196:206", "wire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@192:202", "\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@107:117", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@90:100", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@82:92", "\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n  wire                    hdmi_edge_sel_s;\n  wire                    hdmi_bgr_s;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@79:89", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@104:114", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@194:204", "wire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@91:101", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n\n  // parameters\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@141:151", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@80:90", "  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  pulse_width_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@188:198", "wire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\n"], ["hdl/library/data_offload/data_offload.v@159:169", "  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@134:144", "\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n  wire    [ 31:0]   up_gp_ioenb_s[7:0];\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@193:203", "wire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n"]], "Diff Content": {"Delete": [[196, "wire          up_rreq_s;\n"]], "Add": []}}