Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Dec  1 16:52:49 2019
| Host         : ericsam413-PC running 64-bit Deepin 15.11
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           23 |
| No           | No                    | Yes                    |             391 |          122 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1091 |          500 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------+----------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  clk_11M0592_IBUF_BUFG |                                  |                                  |                1 |              1 |
| ~clk_BUFG              |                                  | clk_BUFG                         |                1 |              1 |
| ~clk2                  |                                  | clk2                             |                1 |              1 |
|  clk_BUFG              |                                  | EX_MEM/MEM_Instruction_reg[30]_0 |               11 |             24 |
|  clk_BUFG              | ID_EX/EX_MemRead_reg_0           | reset_btn_IBUF                   |               12 |             31 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_21[0]     | reset_btn_IBUF                   |               17 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_20[0]     | reset_btn_IBUF                   |               15 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_22[0]     | reset_btn_IBUF                   |                9 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_23[0]     | reset_btn_IBUF                   |               26 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_24[0]     | reset_btn_IBUF                   |               12 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_25[0]     | reset_btn_IBUF                   |               18 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_26[0]     | reset_btn_IBUF                   |               14 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_27[0]     | reset_btn_IBUF                   |               13 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_28[0]     | reset_btn_IBUF                   |                9 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_29[0]     | reset_btn_IBUF                   |               17 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_3[0]      | reset_btn_IBUF                   |               17 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_4[0]      | reset_btn_IBUF                   |                9 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_5[0]      | reset_btn_IBUF                   |               16 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_6[0]      | reset_btn_IBUF                   |               13 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_7[0]      | reset_btn_IBUF                   |               13 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_8[0]      | reset_btn_IBUF                   |               11 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_9[0]      | reset_btn_IBUF                   |                7 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_2[0]      | reset_btn_IBUF                   |               19 |             32 |
|  clk_BUFG              | MEM_WB/E[0]                      | reset_btn_IBUF                   |               20 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_0[0]      | reset_btn_IBUF                   |               24 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_1[0]      | reset_btn_IBUF                   |               15 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_10[0]     | reset_btn_IBUF                   |                8 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_11[0]     | reset_btn_IBUF                   |               13 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_12[0]     | reset_btn_IBUF                   |                8 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_13[0]     | reset_btn_IBUF                   |               14 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_14[0]     | reset_btn_IBUF                   |               14 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_15[0]     | reset_btn_IBUF                   |               24 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_16[0]     | reset_btn_IBUF                   |               10 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_17[0]     | reset_btn_IBUF                   |                7 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_18[0]     | reset_btn_IBUF                   |                7 |             32 |
|  clk_BUFG              | MEM_WB/WB_RegWrite_reg_19[0]     | reset_btn_IBUF                   |               26 |             32 |
|  clk_BUFG              |                                  |                                  |               22 |             49 |
|  clk_BUFG              | IF_ID/ID_Instruction[31]_i_1_n_0 | reset_btn_IBUF                   |               43 |             68 |
|  clk_BUFG              |                                  | reset_btn_IBUF                   |              120 |            389 |
+------------------------+----------------------------------+----------------------------------+------------------+----------------+


