Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:35:05 -0000
Received: from icoremail.net (unknown [209.85.210.175])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnX9swEvNb5xTaAQ--.31491S3;
	Tue, 20 Nov 2018 03:42:40 +0800 (CST)
Received: from mail-pf1-f175.google.com (unknown [209.85.210.175])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XkouEvNbePBZAA--.4737S3;
	Tue, 20 Nov 2018 03:42:38 +0800 (CST)
Received: by mail-pf1-f175.google.com with SMTP id u6so2879604pfh.11
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 11:42:38 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :content-transfer-encoding:to:from:in-reply-to:cc:references
         :message-id:user-agent:subject:date:sender:precedence:list-id;
        bh=wfnIvkxIpRR6dWuUu0ytlpCQYqs+zzLc0iSp1We/lIE=;
        b=fSli2raDVMHSI89gIPQQALhIKugrtY4Sud4IDBmORtmfvqK4RumzW6crOUMVI2AkIL
         oyDOE/+2Rj+mqMDmloHp/iR+jgNs+0DrWqaoH2MsQbq5zUy7zN+IrmtW0eedpxxNIbAv
         vNKCWDsba8iyCOO911AITZjQ7A5jQ3+9G5bWFSAPfuxH7lXCHvsy0uFaV/wlCblye/8t
         KdLrfWmRHeeiZKecQ80v2vFmsFwvOFSg4HY5YNfFEkbiM7yUYeJuzqtPQbH/ivKiVzeH
         u+iwEdai9FaCKitIuTJ0Unuh1dD6H6j+po0+LNICKbHGjH/AlD8SVUDWLv97JLf88o47
         5sug==
X-Gm-Message-State: AGRZ1gIc3VHeCtAY5ZVTu5+kST63Af0gpXgLXQ/y8CzRDPRREIZDhjXd
	4fpHZvwMRzjb3YS70lNPOowY1FBdstXWRnBjgcsp3jVDA2vAFlg=
X-Received: by 2002:aa7:8497:: with SMTP id u23mr19890354pfn.220.1542656558210;
        Mon, 19 Nov 2018 11:42:38 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp3094459pju;
        Mon, 19 Nov 2018 11:42:37 -0800 (PST)
X-Google-Smtp-Source: AFSGD/WqI5U3N/5wpm8hpdh0uCLdQTUzXubH5cZ/hdgqIVbcSK+G3Bia9VVRA04lHBdYaBI6qAdd
X-Received: by 2002:a63:d818:: with SMTP id b24mr11474821pgh.174.1542656557427;
        Mon, 19 Nov 2018 11:42:37 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542656557; cv=none;
        d=google.com; s=arc-20160816;
        b=bEo/M4+kx+pt8A7ucTf6wcASKkWcsHwEO20hRRAL+TfBN4S+fXVAnyCUpNU0A++zK9
         52ObUNDQE2YgU10sHDHmGKLuWRT7n/T0iSj30X6VOjyFkC/7JkJvJvosagEUFFoP/cdK
         h6OwVAVysgXRAVGuBuyX70VxZbn9Up3dJTiiqPorp4VMcjVZWaB/IGlWm66hPSo89bBe
         4YXMIADanpr5xUl7rkGwpuzNW3jcXxIN4FVY8iVDArGdwrho9tqapbahtKHmtJuQTwMY
         L+iBzeNlKS9cuQF7Dp1jcUL5ybIn1fOECsWQOT9niJpzhrdxZP9wb+wqUCl/qkkGBttl
         S14Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:date:subject:user-agent:message-id
         :references:cc:in-reply-to:from:to:content-transfer-encoding
         :mime-version:dkim-signature;
        bh=wfnIvkxIpRR6dWuUu0ytlpCQYqs+zzLc0iSp1We/lIE=;
        b=ZTZ5ZtaM4JeB6fk3M/gGfL5dChoNAnAbOi7/CMcsmgKBgK90RpvoHqWZFIjOLp7l4p
         YuCQg2NTF6CvF+spyiIRrJStHsSFpE/DHc2hROxXwlI6n1GWvRLyU3yToDAliTxPdJW2
         3QpwMSfWzmc5oVCH4vY5orsyfeO1Nt09HdlSmlgV8xHonoMO9DliLayA4AY8AOZDeurT
         p1OfJqRRNQr5UZzt8OxM/0Q587S0Hnuxb8w+m6s4xtjdVr13rvY3D7OGkUM21pUNvp2m
         hyJdQtMtiLTc7e7S2E0MNzc6Yji3+DUTCEElA620ZVcv4X+uWunpwkMfMg4P9gIL8OM9
         D3Uw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@chromium.org header.s=google header.b=fjv2jY6o;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id g7si13001374plt.212.2018.11.19.11.42.22;
        Mon, 19 Nov 2018 11:42:37 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730060AbeKTGHS (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 01:07:18 -0500
Received: from mail-pf1-f194.google.com ([209.85.210.194]:37013 "EHLO
        mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728295AbeKTGHS (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 01:07:18 -0500
Received: by mail-pf1-f194.google.com with SMTP id u3-v6so12660181pfm.4
        for <linux-kernel@vger.kernel.org>; Mon, 19 Nov 2018 11:42:12 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:content-transfer-encoding:to:from:in-reply-to:cc
         :references:message-id:user-agent:subject:date;
        bh=wfnIvkxIpRR6dWuUu0ytlpCQYqs+zzLc0iSp1We/lIE=;
        b=fjv2jY6oGKLcsVBJKey0/MnQS9hAEAKdAJOVtpJAUQNz5nTba3P/jyUjALaL07FDG4
         ADOUU11/Jq6l4pO5M3BTfDGJdyfcw60Vj41CWSfXat5Ze55iDUtsb+vKPcjfMx6SSnMp
         WKwhz0tQPMbDgrkRp46zpKa36WZLLrw5Yo7cI=
X-Received: by 2002:a65:64c8:: with SMTP id t8mr1482683pgv.31.1542656531872;
        Mon, 19 Nov 2018 11:42:11 -0800 (PST)
Received: from localhost ([2620:15c:202:1:fed3:9637:a13a:6c15])
        by smtp.gmail.com with ESMTPSA id h10sm39385259pgn.11.2018.11.19.11.42.11
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Mon, 19 Nov 2018 11:42:11 -0800 (PST)
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
To: Doug Anderson <dianders@chromium.org>
From: Stephen Boyd <swboyd@chromium.org>
In-Reply-To: <CAD=FV=WYhM2eJFdcum3aE2YhhhP9s=OzR=oRA2NXU4PFJc7Z5A@mail.gmail.com>
Cc: Andy Gross <andy.gross@linaro.org>,
        Evan Green <evgreen@chromium.org>,
        Kishon Vijay Abraham I <kishon@ti.com>,
        Rob Herring <robh@kernel.org>, cang@codeaurora.org,
        devicetree@vger.kernel.org,
        linux-arm-msm <linux-arm-msm@vger.kernel.org>,
        LKML <linux-kernel@vger.kernel.org>,
        Rob Herring <robh+dt@kernel.org>,
        David Brown <david.brown@linaro.org>,
        Mark Rutland <mark.rutland@arm.com>,
        "open list:ARM/QUALCOMM SUPPORT" <linux-soc@vger.kernel.org>,
        Bjorn Andersson <bjorn.andersson@linaro.org>
References: <20181026173544.136037-1-evgreen@chromium.org>
 <20181026173544.136037-5-evgreen@chromium.org>
 <154265514855.88331.12521366940818102477@swboyd.mtv.corp.google.com>
 <CAD=FV=WYhM2eJFdcum3aE2YhhhP9s=OzR=oRA2NXU4PFJc7Z5A@mail.gmail.com>
Message-ID: <154265653027.88331.11231439952253219107@swboyd.mtv.corp.google.com>
User-Agent: alot/0.7
Subject: Re: [PATCH v5 4/5] arm64: dts: qcom: sdm845: Add UFS nodes for sdm845-mtp
Date: Mon, 19 Nov 2018 11:42:10 -0800
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XkouEvNbePBZAA--.4737S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7uw47uw45Kry7try8CFyDJrb_yoW8uF4kpF
	ZIvws8Gr4qqFWIkw1fZr4ag34Fyw4rJFy7Xr1kCr1DAan8G3Z2vr1kCw45WF1UurZak34Y
	kFsY9rn8WFs5ZaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBKb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JrI_
	JrylYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6rWlc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI42IY6I8E
	87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082
	I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4l
	x2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrw
	CI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IU5XmitUUUUU=
	=

Quoting Doug Anderson (2018-11-19 11:25:08)
> On Mon, Nov 19, 2018 at 11:19 AM Stephen Boyd <swboyd@chromium.org> wrote:
> >
> > Quoting Evan Green (2018-10-26 10:35:43)
> >
> > > +};
> > > +
> > > +&ufsphy1 {
> > > +       status =3D "okay";
> > > +
> > > +       vdda-phy-supply =3D <&vdda_ufs1_core>;
> > > +       vdda-pll-supply =3D <&vdda_ufs1_1p2>;
> >
> > These two properties can be specified in the SoC dtsi file instead of
> > each board variant file. This way we don't have to specify the things
> > that are SoC independent in each board file. The board integrator just
> > has to attach the labels to the right regulator nodes, in this case
> > vdda_ufs1_core and vdda_ufs1_1p2, and then the sdm845.dtsi file will be
> > matched up with the right regulator automatically. It's also nice so
> > that board integrators don't have to know anything besides what
> > regulator goes to what pin on the SoC.
> =

> This is an interesting proposal and it feels like we have to consider
> the tradeoffs.
> =

> I agree that it would be nice not to have to specify this in every
> single board .dts file, but at the same time what if you've got a
> board that doesn't use UFS?  Such a board would bother adding the
> labels "vdda_ufs1_core" and "vdda_ufs1_1p2".  This would lead to a
> compile error in the device tree bindings.  That seems pretty
> undesirable.
> =


A workaround for this somewhat rare case would be to specify
/delete-property/ on those nodes that aren't used. Unless that can't
even work because the phandle is parsed before properties are deleted? I
haven't tried. Or we could try to have dtc ignore broken phandles in
status =3D "disabled" nodes or omit them entirely from the dtb so this
isn't a problem.

Either way, I would push for making it easier for the users of the SoC
to not need to know the SoC internal details too much and rely on the
SoC dtsi file to get it right. From the user perspective it's just a
bunch of pins connected to something. We could also have a 0 volt
"ground" regulator for any grounded/unconnected pins if that helps. It
could be marked as status =3D "disabled" so that no runtime code is used
while dtc is still happy to have the disabled node with a label.
