#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 14 10:54:25 2020
# Process ID: 9564
# Current directory: C:/Users/jsickafo/Desktop/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12260 C:\Users\jsickafo\Desktop\lab5\lab5.xpr
# Log file: C:/Users/jsickafo/Desktop/lab5/vivado.log
# Journal file: C:/Users/jsickafo/Desktop/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsickafo/Desktop/lab5/lab5.xpr
INFO: [Project 1-313] Project file moved from 'D:/Windows/Downloads/lab5/.Xil/Vivado-736-DESKTOP-NOA060L/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 885.660 ; gain = 54.223
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 14 10:56:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/synth_1/runme.log
[Fri Feb 14 10:56:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28395A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1976.531 ; gain = 1090.871
set_property PROGRAM.FILE {C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/top_lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/top_lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/counterUD8L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/randomNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/ringCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/top_lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sim_1/new/test_stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD8L
Compiling module xil_defaultlib.randomNum
Compiling module xil_defaultlib.LED_Shifter
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_lab5
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/test_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/test_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 14 11:02:11 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 14 11:02:11 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2006.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2067.813 ; gain = 61.680
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/UUT/Q_LSFR}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.328 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2074.328 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/UUT/LSFR}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2266.246 ; gain = 0.000
run 10000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.246 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/counterUD8L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/randomNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/ringCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sources_1/new/top_lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sim_1/new/test_stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Desktop/lab5/lab5.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD8L
Compiling module xil_defaultlib.randomNum
Compiling module xil_defaultlib.LED_Shifter
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_lab5
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2266.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2266.246 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2266.246 ; gain = 0.000
run 1000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.246 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsickafo/Desktop/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Fri Feb 14 11:07:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/synth_1/runme.log
[Fri Feb 14 11:07:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/top_lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2376.008 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_top/UUT/Q_LSFR}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Desktop/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ae0e72ca0cb84017a559178400fde465 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.008 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2376.008 ; gain = 0.000
run 10000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsickafo/Desktop/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Fri Feb 14 11:19:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/synth_1/runme.log
[Fri Feb 14 11:19:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jsickafo/Desktop/lab5/lab5.runs/impl_1/top_lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/jsickafo/Desktop/lab5.xpr.zip -temp_dir C:/Users/jsickafo/Desktop/lab5/.Xil/Vivado-9564-104PC10 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jsickafo/Desktop/lab5/.Xil/Vivado-9564-104PC10' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
