require 'spec_helper'

module VerilogGen
  
  describe "utils" do
    describe "eval" do
      it "should work" do
        pending "not yet implemented"
      end
    end
  end
end

