HLS AXI-Stream no side-channel data example
Success HW and SW results match
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_buff_ram
INFO: [VRFC 10-311] analyzing module example_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_control_s_axi
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(N=9...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.example_gmem_m_axi_buffer(DATA_W...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DEPTH=69...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.example_gmem_m_axi_write(NUM_WRI...
Compiling module xil_defaultlib.example_gmem_m_axi_buffer(DATA_W...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(N=6...
Compiling module xil_defaultlib.example_gmem_m_axi_read(NUM_READ...
Compiling module xil_defaultlib.example_gmem_m_axi_throttle(ADDR...
Compiling module xil_defaultlib.example_gmem_m_axi(NUM_READ_OUTS...
Compiling module xil_defaultlib.example_buff_ram
Compiling module xil_defaultlib.example_buff(DataWidth=32,Addres...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 25 18:51:55 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "128000"
// RTL Simulation : 1 / 1 [100.00%] @ "1833000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1852500 ps : File "/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example.autotb.v" Line 424
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan 25 18:52:06 2022...
HLS AXI-Stream no side-channel data example
Success HW and SW results match
