<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ATtotal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ATtotal.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ATtotal.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FORWARD_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FORWARD_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FORWARD_controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FORWARD_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MAINtotal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAINtotal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MAINtotal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MAINtotal.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MFCMP1D.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MFCMP1D.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MFCMP1D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="STOP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="STOP.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mips_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_mips_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574571440" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1574571440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574784292" xil_pn:in_ck="-3156125453680997582" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1574784292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT_controller.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="F.v"/>
      <outfile xil_pn:name="FORWARD_controller.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="MAIN_controller.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX_forward.v"/>
      <outfile xil_pn:name="STOP_controller.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="reg_pipeline.v"/>
      <outfile xil_pn:name="tb_mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1574571440" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7088393120947993061" xil_pn:start_ts="1574571440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574571440" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7302428718997306493" xil_pn:start_ts="1574571440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574571440" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1574571440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574784292" xil_pn:in_ck="-3156125453680997582" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1574784292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT_controller.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="F.v"/>
      <outfile xil_pn:name="FORWARD_controller.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="MAIN_controller.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX_forward.v"/>
      <outfile xil_pn:name="STOP_controller.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="reg_pipeline.v"/>
      <outfile xil_pn:name="tb_mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1574784297" xil_pn:in_ck="-3156125453680997582" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1915974501667562727" xil_pn:start_ts="1574784292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_mips_beh.prj"/>
      <outfile xil_pn:name="tb_mips_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1574784297" xil_pn:in_ck="4376042600036040708" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3196709425981619204" xil_pn:start_ts="1574784297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_mips_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="278667297331906590" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="772876965812447014" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6050908619587099264" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1574098638" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8671105795944690960" xil_pn:start_ts="1574098638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1574098715" xil_pn:in_ck="-890420006176616018" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="497172055903559459" xil_pn:start_ts="1574098638">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MAINtotal.prj"/>
      <outfile xil_pn:name="MAINtotal.xst"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
