Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Aug 20 10:55:05 2019
| Host             : rtrkos034 running 64-bit major release  (build 9200)
| Command          : report_power -file converter_wrapper_power_routed.rpt -pb converter_wrapper_power_summary_routed.pb -rpx converter_wrapper_power_routed.rpx
| Design           : converter_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.244  |
| Dynamic (W)              | 0.142  |
| Device Static (W)        | 0.101  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.2   |
| Junction Temperature (C) | 27.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        6 |       --- |             --- |
| Slice Logic              |     0.009 |     5861 |       --- |             --- |
|   LUT as Logic           |     0.008 |     1816 |     17600 |           10.32 |
|   CARRY4                 |    <0.001 |      132 |      4400 |            3.00 |
|   Register               |    <0.001 |     3096 |     35200 |            8.80 |
|   F7/F8 Muxes            |    <0.001 |      140 |     17600 |            0.80 |
|   LUT as Distributed RAM |    <0.001 |       36 |      6000 |            0.60 |
|   LUT as Shift Register  |    <0.001 |       64 |      6000 |            1.07 |
|   Others                 |     0.000 |      285 |       --- |             --- |
| Signals                  |     0.012 |     4479 |       --- |             --- |
| Block RAM                |     0.005 |      2.5 |        60 |            4.17 |
| PLL                      |     0.102 |        1 |         2 |           50.00 |
| DSPs                     |     0.002 |        2 |        80 |            2.50 |
| I/O                      |    <0.001 |        2 |       100 |            2.00 |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     0.244 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.053 |       0.049 |      0.004 |
| Vccaux    |       1.800 |     0.063 |       0.051 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_converter_clk_wiz_0_0                                                             | converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0            |            10.0 |
| clkfbout_converter_clk_wiz_0_0                                                             | converter_i/clk_wiz_0/inst/clkfbout_converter_clk_wiz_0_0            |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clock                                                                                  | sys_clock                                                            |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| converter_wrapper                                                                  |     0.142 |
|   converter_i                                                                      |     0.139 |
|     DCT_2D_0                                                                       |     0.023 |
|       inst                                                                         |     0.023 |
|         mod_1                                                                      |     0.009 |
|           a1                                                                       |    <0.001 |
|           a2                                                                       |    <0.001 |
|           a3_r13                                                                   |    <0.001 |
|           a4                                                                       |    <0.001 |
|           a5                                                                       |    <0.001 |
|           a6                                                                       |    <0.001 |
|           fabric_RAM                                                               |    <0.001 |
|           m                                                                        |     0.001 |
|           mo3                                                                      |    <0.001 |
|           r10                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r11                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r12                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r14                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r16                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r17                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r18                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r19                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r20                                                                      |     0.003 |
|             (null)[0].del                                                          |     0.003 |
|           r21                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r22                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r3                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r4                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r5                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r6                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r7                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r9                                                                       |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           s1                                                                       |    <0.001 |
|           s2                                                                       |    <0.001 |
|           s3                                                                       |    <0.001 |
|           s4                                                                       |    <0.001 |
|         mod_2                                                                      |     0.009 |
|           a1                                                                       |    <0.001 |
|           a2                                                                       |    <0.001 |
|           a3_r13                                                                   |    <0.001 |
|           a4                                                                       |    <0.001 |
|           a5                                                                       |    <0.001 |
|           a6                                                                       |    <0.001 |
|           fabric_RAM                                                               |     0.004 |
|           m                                                                        |     0.001 |
|           mo3                                                                      |    <0.001 |
|           r10                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r11                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r12                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r14                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r16                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r17                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r18                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r19                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r20                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r21                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r22                                                                      |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r3                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r4                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r5                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|           r6                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r7                                                                       |    <0.001 |
|             (null)[0].del                                                          |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           r9                                                                       |    <0.001 |
|             (null)[1].del                                                          |    <0.001 |
|           s1                                                                       |    <0.001 |
|           s2                                                                       |    <0.001 |
|           s3                                                                       |    <0.001 |
|           s4                                                                       |    <0.001 |
|     blk_mem_gen_0                                                                  |     0.002 |
|       U0                                                                           |     0.002 |
|         inst_blk_mem_gen                                                           |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |     0.002 |
|             valid.cstr                                                             |     0.002 |
|               ramloop[0].ram.r                                                     |     0.002 |
|                 prim_init.ram                                                      |     0.002 |
|     blk_mem_gen_1                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|             valid.cstr                                                             |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     clk_wiz_0                                                                      |     0.103 |
|       inst                                                                         |     0.103 |
|     controller_0                                                                   |    <0.001 |
|       inst                                                                         |    <0.001 |
|     ila_0                                                                          |     0.004 |
|       inst                                                                         |     0.004 |
|         ila_core_inst                                                              |     0.004 |
|           ila_trace_memory_inst                                                    |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |    <0.001 |
|               inst_blk_mem_gen                                                     |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                   valid.cstr                                                       |    <0.001 |
|                     ramloop[0].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|           u_ila_cap_ctrl                                                           |    <0.001 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |    <0.001 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |    <0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |    <0.001 |
|     quant_0                                                                        |     0.004 |
|       inst                                                                         |     0.004 |
|         cbcr                                                                       |     0.002 |
|           U0                                                                       |     0.002 |
|             inst_blk_mem_gen                                                       |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.002 |
|                 valid.cstr                                                         |     0.002 |
|                   ramloop[0].ram.r                                                 |     0.002 |
|                     prim_init.ram                                                  |     0.002 |
|         divider                                                                    |     0.003 |
|           U0                                                                       |     0.003 |
|             i_synth                                                                |     0.003 |
|               i_nonzero_fract.i_synth                                              |     0.003 |
|                 i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                    |     0.003 |
|                   i_sdivider.divider_blk                                           |     0.002 |
|                     div_loop[0].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[10].adder_gen.reg_req.adsu_mod                        |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[11].adder_gen.reg_req.adsu_mod                        |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[12].adder_gen.reg_req.adsu_mod                        |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[13].adder_gen.reg_req.adsu_mod                        |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[1].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[2].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[3].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[4].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[5].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[6].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[7].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[8].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                     div_loop[9].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                       add1                                                         |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                   sgned_input.cmp_dividend                                         |    <0.001 |
|                     twos_comp                                                      |    <0.001 |
|                   sgned_input.cmp_divisor                                          |    <0.001 |
|                     twos_comp                                                      |    <0.001 |
|                   sign_pipeline.i_unrolled.sign_pipe                               |    <0.001 |
|     val_holder_0                                                                   |    <0.001 |
|       inst                                                                         |    <0.001 |
|         memory_reg_0_63_0_2                                                        |    <0.001 |
|         memory_reg_0_63_3_5                                                        |    <0.001 |
|         memory_reg_0_63_6_7                                                        |    <0.001 |
|     zig_zag_0                                                                      |     0.001 |
|       inst                                                                         |     0.001 |
|         addr_source                                                                |    <0.001 |
|           U0                                                                       |    <0.001 |
|             inst_blk_mem_gen                                                       |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                 valid.cstr                                                         |    <0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_init.ram                                                  |    <0.001 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


