

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Thu Sep  1 11:41:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.981 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_label1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    519|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    210|    -|
|Register         |        -|    -|     540|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     540|    729|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |merge_1_temp  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |              |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add7_fu_236_p2           |         +|   0|  0|  11|          11|          11|
    |add_ln11_1_fu_273_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln11_fu_245_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln18_fu_316_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln5_fu_230_p2        |         +|   0|  0|  11|          11|           1|
    |add_ln7_1_fu_211_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln7_fu_187_p2        |         +|   0|  0|  40|          33|           1|
    |i_4_fu_332_p2            |         +|   0|  0|  39|          32|           1|
    |j_3_fu_342_p2            |         +|   0|  0|  39|          32|           2|
    |j_fu_225_p2              |         +|   0|  0|  39|          32|           1|
    |sub_ln12_fu_268_p2       |         -|   0|  0|  12|          11|          11|
    |ap_condition_267         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_254_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_fu_291_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln21_fu_322_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln7_fu_197_p2       |      icmp|   0|  0|  18|          33|          33|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 519|         557|         235|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_address0                  |  20|          4|   11|         44|
    |a_d0                        |  14|          3|   32|         96|
    |ap_NS_fsm                   |  42|          8|    1|          8|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1     |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_150_p4  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_3_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_2_load   |   9|          2|   32|         64|
    |i_3_fu_52                   |   9|          2|   32|         64|
    |i_reg_147                   |   9|          2|   32|         64|
    |j_1_reg_157                 |   9|          2|   64|        128|
    |j_2_fu_56                   |   9|          2|   32|         64|
    |k_reg_166                   |   9|          2|   64|        128|
    |temp_address0               |  20|          4|   11|         44|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 210|         44|  378|        841|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add7_reg_399             |  11|   0|   11|          0|
    |add_ln7_1_reg_394        |  32|   0|   32|          0|
    |add_ln7_reg_380          |  33|   0|   33|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |empty_16_reg_370         |  11|   0|   11|          0|
    |i_3_fu_52                |  32|   0|   32|          0|
    |i_3_load_reg_452         |  32|   0|   32|          0|
    |i_reg_147                |  32|   0|   32|          0|
    |icmp_ln11_reg_415        |   1|   0|    1|          0|
    |icmp_ln7_reg_385         |   1|   0|    1|          0|
    |j_1_reg_157              |  64|   0|   64|          0|
    |j_2_fu_56                |  32|   0|   32|          0|
    |j_2_load_reg_457         |  32|   0|   32|          0|
    |k_reg_166                |  64|   0|   64|          0|
    |sext_ln11_1_reg_409      |  64|   0|   64|          0|
    |sext_ln7_reg_375         |  64|   0|   64|          0|
    |sub_ln12_reg_424         |  11|   0|   11|          0|
    |trunc_ln22_reg_472       |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 540|   0|  540|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|a_address0  |  out|   11|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_we0       |  out|    1|   ap_memory|             a|         array|
|a_d0        |  out|   32|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|start_r     |   in|   32|     ap_none|       start_r|        scalar|
|m           |   in|   32|     ap_none|             m|        scalar|
|stop        |   in|   32|     ap_none|          stop|        scalar|
+------------+-----+-----+------------+--------------+--------------+

