#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaaf8511100 .scope module, "top_tb" "top_tb" 2 2;
 .timescale -12 -12;
P_0xaaaaf851b090 .param/l "BANKS" 0 2 19, +C4<00000000000000000000000000001001>;
P_0xaaaaf851b0d0 .param/l "BANK_WIDTH" 1 2 44, +C4<00000000000000000000000000000100>;
P_0xaaaaf851b110 .param/l "DELIMITER" 0 2 31, +C4<00000000000000000000000000000011>;
P_0xaaaaf851b150 .param/l "EL_GATES" 0 2 25, +C4<00000000000000000000000000000011>;
P_0xaaaaf851b190 .param/l "HI_THRESHOLD" 0 2 22, +C4<00000000000000000000000001000000>;
P_0xaaaaf851b1d0 .param/l "LO_THRESHOLD" 0 2 23, +C4<00000000000000000000000001000000>;
P_0xaaaaf851b210 .param/l "NUM_DATA" 0 2 39, +C4<00000000000000000000001100100000>;
P_0xaaaaf851b250 .param/l "NUM_JUNK" 0 2 37, +C4<00000000000000000000000100101100>;
P_0xaaaaf851b290 .param/l "NUM_PREA" 0 2 38, +C4<00000000000000000000000001010000>;
P_0xaaaaf851b2d0 .param/l "NUM_ZERO" 0 2 40, +C4<000000000000000000000000000101001>;
P_0xaaaaf851b310 .param/l "ONE_IN_X_FLIPPED" 0 2 34, +C4<00000000000000000000000001100100>;
P_0xaaaaf851b350 .param/l "ONE_PERIOD" 0 2 27, +C4<00000000000000000000000000001010>;
P_0xaaaaf851b390 .param/l "PREAMBLE" 0 2 35, C4<00000000000000001111111111110000011111000000000011111100000000000000001111111111>;
P_0xaaaaf851b3d0 .param/l "PREAMBLE_MAX_LENGTH" 0 2 20, +C4<00000000000000000000000001010000>;
P_0xaaaaf851b410 .param/l "PRE_CORR_WIDTH" 1 2 46, +C4<00000000000000000000000000000111>;
P_0xaaaaf851b450 .param/l "PW" 0 2 26, +C4<00000000000000000000000000000010>;
P_0xaaaaf851b490 .param/l "RTCAL" 0 2 29, +C4<00000000000000000000000000010000>;
P_0xaaaaf851b4d0 .param/l "SAMPLING_N" 0 2 18, +C4<00000000000000000000000000000010>;
P_0xaaaaf851b510 .param/l "SCALING_BITS" 0 2 24, +C4<00000000000000000000000000000101>;
P_0xaaaaf851b550 .param/l "SEED" 0 2 41, +C4<00000000000000000000000000001010>;
P_0xaaaaf851b590 .param/l "SEND_DATA" 1 2 56, C4<10>;
P_0xaaaaf851b5d0 .param/l "SEND_JUNK" 1 2 56, C4<00>;
P_0xaaaaf851b610 .param/l "SEND_PREA" 1 2 56, C4<01>;
P_0xaaaaf851b650 .param/l "SEND_ZERO" 1 2 56, C4<11>;
P_0xaaaaf851b690 .param/l "SYMBOL_MAX_LENGTH" 0 2 21, +C4<00000000000000000000000000001101>;
P_0xaaaaf851b6d0 .param/l "SYM_CORR_WIDTH" 1 2 45, +C4<00000000000000000000000000000100>;
P_0xaaaaf851b710 .param/l "SYM_PERIOD" 0 2 36, C4<1011>;
P_0xaaaaf851b750 .param/l "TRCAL" 0 2 30, +C4<00000000000000000000000000100000>;
P_0xaaaaf851b790 .param/l "ZERO_PERIOD" 0 2 28, +C4<00000000000000000000000000000110>;
L_0xaaaaf85572a0 .functor AND 1, v0xaaaaf842e750_0, L_0xaaaaf8557180, C4<1>, C4<1>;
L_0xaaaaf8557630 .functor AND 1, L_0xaaaaf8557400, L_0xaaaaf85574f0, C4<1>, C4<1>;
L_0xaaaaf8557740 .functor AND 1, L_0xaaaaf8557630, v0xaaaaf842e750_0, C4<1>, C4<1>;
L_0xaaaaf8557a50 .functor AND 1, L_0xaaaaf8557850, L_0xaaaaf8557920, C4<1>, C4<1>;
L_0xaaaaf8557b90 .functor AND 1, L_0xaaaaf8557a50, v0xaaaaf842e750_0, C4<1>, C4<1>;
v0xaaaaf853a9e0_0 .net *"_s12", 0 0, L_0xaaaaf8557400;  1 drivers
L_0xffffbd10f530 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf853aac0_0 .net/2u *"_s14", 1 0, L_0xffffbd10f530;  1 drivers
v0xaaaaf853aba0_0 .net *"_s16", 0 0, L_0xaaaaf85574f0;  1 drivers
v0xaaaaf853ac70_0 .net *"_s18", 0 0, L_0xaaaaf8557630;  1 drivers
v0xaaaaf853ad30_0 .net *"_s22", 0 0, L_0xaaaaf8557850;  1 drivers
L_0xffffbd10f578 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaf853ae40_0 .net/2u *"_s24", 1 0, L_0xffffbd10f578;  1 drivers
v0xaaaaf853af20_0 .net *"_s26", 0 0, L_0xaaaaf8557920;  1 drivers
v0xaaaaf853afe0_0 .net *"_s28", 0 0, L_0xaaaaf8557a50;  1 drivers
L_0xffffbd10f4e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf853b0a0_0 .net/2u *"_s6", 1 0, L_0xffffbd10f4e8;  1 drivers
v0xaaaaf853b180_0 .net *"_s8", 0 0, L_0xaaaaf8557180;  1 drivers
v0xaaaaf853b240_0 .var "clk", 0 0;
v0xaaaaf853b2e0_0 .net "encoder_rst", 0 0, L_0xaaaaf8557740;  1 drivers
v0xaaaaf853b380_0 .net "fm0", 0 0, v0xaaaaf82fd590_0;  1 drivers
v0xaaaaf853b450_0 .var "in_dat", 0 0;
v0xaaaaf853b520_0 .var "next_state", 1 0;
v0xaaaaf853b5c0_0 .net "out_dat", 0 0, L_0xaaaaf8372aa0;  1 drivers
v0xaaaaf853b690_0 .net "out_vld", 0 0, L_0xaaaaf83731c0;  1 drivers
v0xaaaaf853b760_0 .var "preamble", 79 0;
v0xaaaaf853b800_0 .var "prev_state", 1 0;
v0xaaaaf853b8c0_0 .var/queue "queue";
v0xaaaaf853b980_0 .net "queue_rst", 0 0, L_0xaaaaf8557b90;  1 drivers
v0xaaaaf853ba40_0 .var/i "seed", 31 0;
v0xaaaaf853bb20_0 .var "send_bit", 0 0;
v0xaaaaf853bbf0_0 .var/i "send_count", 31 0;
v0xaaaaf853bcb0_0 .net "send_rdy", 0 0, L_0xaaaaf8556e80;  1 drivers
v0xaaaaf853bd80_0 .var "send_state", 1 0;
v0xaaaaf853be40_0 .net "send_strobe", 0 0, v0xaaaaf842e750_0;  1 drivers
E_0xaaaaf8376a20 .event edge, v0xaaaaf853bd80_0, v0xaaaaf853bbf0_0;
L_0xaaaaf8557180 .cmp/eq 2, v0xaaaaf853bd80_0, L_0xffffbd10f4e8;
L_0xaaaaf8557400 .cmp/ne 2, v0xaaaaf853b520_0, v0xaaaaf853bd80_0;
L_0xaaaaf85574f0 .cmp/eq 2, v0xaaaaf853b520_0, L_0xffffbd10f530;
L_0xaaaaf8557850 .cmp/ne 2, v0xaaaaf853b520_0, v0xaaaaf853bd80_0;
L_0xaaaaf8557920 .cmp/eq 2, v0xaaaaf853b520_0, L_0xffffbd10f578;
S_0xaaaaf84be5f0 .scope module, "fm0_encoder_u1" "fm0_encoder" 2 108, 3 1 0, S_0xaaaaf8511100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "sym_period"
    .port_info 3 /INPUT 1 "in_bit"
    .port_info 4 /OUTPUT 1 "in_rdy"
    .port_info 5 /OUTPUT 1 "out_fm0"
    .port_info 6 /INPUT 1 "out_rdy"
P_0xaaaaf851a5d0 .param/l "S1" 1 3 11, C4<00>;
P_0xaaaaf851a610 .param/l "S2" 1 3 12, C4<01>;
P_0xaaaaf851a650 .param/l "S3" 1 3 13, C4<10>;
P_0xaaaaf851a690 .param/l "S4" 1 3 14, C4<11>;
L_0xaaaaf8556e80 .functor AND 1, L_0xaaaaf8556fa0, L_0xaaaaf85572a0, C4<1>, C4<1>;
v0xaaaaf84b99d0_0 .net *"_s0", 31 0, L_0xaaaaf8556c90;  1 drivers
v0xaaaaf84b6980_0 .net *"_s10", 31 0, L_0xaaaaf8556de0;  1 drivers
v0xaaaaf8500460_0 .net *"_s12", 0 0, L_0xaaaaf8556fa0;  1 drivers
L_0xffffbd10f410 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8502b10_0 .net *"_s3", 27 0, L_0xffffbd10f410;  1 drivers
L_0xffffbd10f5c0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf84de5e0_0 .net *"_s4", 31 0, L_0xffffbd10f5c0;  1 drivers
L_0xffffbd10f458 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf84d9510_0 .net/2u *"_s8", 31 0, L_0xffffbd10f458;  1 drivers
v0xaaaaf850c520_0 .net "clk", 0 0, v0xaaaaf853b240_0;  1 drivers
v0xaaaaf83f5ac0_0 .var "curr_symbol", 1 0;
v0xaaaaf83f5ba0_0 .net "in_bit", 0 0, v0xaaaaf853bb20_0;  1 drivers
v0xaaaaf83f5c60_0 .net "in_rdy", 0 0, L_0xaaaaf8556e80;  alias, 1 drivers
v0xaaaaf83f5d20_0 .var "next_symbol", 1 0;
v0xaaaaf82fd590_0 .var "out_fm0", 0 0;
v0xaaaaf82fd650_0 .net "out_rdy", 0 0, L_0xaaaaf85572a0;  1 drivers
v0xaaaaf82fd710_0 .net "rst", 0 0, L_0xaaaaf8557740;  alias, 1 drivers
v0xaaaaf82fd7d0_0 .var "sample_count", 3 0;
L_0xffffbd10f4a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf82fd8b0_0 .net "sym_period", 3 0, L_0xffffbd10f4a0;  1 drivers
E_0xaaaaf83792e0 .event posedge, v0xaaaaf82fd710_0, v0xaaaaf850c520_0;
E_0xaaaaf8379c60 .event edge, v0xaaaaf83f5ac0_0, v0xaaaaf83f5ba0_0, v0xaaaaf82fd7d0_0, v0xaaaaf82fd8b0_0;
L_0xaaaaf8556c90 .concat [ 4 28 0 0], v0xaaaaf82fd7d0_0, L_0xffffbd10f410;
L_0xaaaaf8556de0 .arith/sub 32, L_0xffffbd10f5c0, L_0xffffbd10f458;
L_0xaaaaf8556fa0 .cmp/eq 32, L_0xaaaaf8556c90, L_0xaaaaf8556de0;
S_0xaaaaf84bf490 .scope module, "strb_gen_u1" "strb_gen" 2 101, 4 2 0, S_0xaaaaf8511100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaf840b9c0 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaf830a280_0 .net "clk", 0 0, v0xaaaaf853b240_0;  alias, 1 drivers
v0xaaaaf830a340_0 .var "counter", 0 0;
L_0xffffbd10f3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830a400_0 .net "rst", 0 0, L_0xffffbd10f3c8;  1 drivers
v0xaaaaf842e750_0 .var "strobe", 0 0;
E_0xaaaaf8375c20 .event posedge, v0xaaaaf850c520_0;
S_0xaaaaf84a9310 .scope module, "top_u1" "top" 2 89, 5 5 0, S_0xaaaaf8511100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sys_clk"
    .port_info 1 /INPUT 1 "sys_rst"
    .port_info 2 /INPUT 1 "pmod1"
    .port_info 3 /OUTPUT 1 "pmod2"
    .port_info 4 /OUTPUT 1 "pmod3"
    .port_info 5 /OUTPUT 1 "pmod4"
    .port_info 6 /OUTPUT 1 "pmod7"
    .port_info 7 /OUTPUT 1 "pmod8"
    .port_info 8 /OUTPUT 1 "pmod9"
    .port_info 9 /OUTPUT 1 "pmod10"
P_0xaaaaf8309600 .param/l "BANKS" 0 5 7, +C4<00000000000000000000000000001001>;
P_0xaaaaf8309640 .param/l "BANK_WIDTH" 1 5 33, +C4<00000000000000000000000000000100>;
P_0xaaaaf8309680 .param/l "DELIMITER" 0 5 19, +C4<00000000000000000000000000000011>;
P_0xaaaaf83096c0 .param/l "EL_GATES" 0 5 13, +C4<00000000000000000000000000000011>;
P_0xaaaaf8309700 .param/l "HI_THRESHOLD" 0 5 10, +C4<00000000000000000000000001000000>;
P_0xaaaaf8309740 .param/l "LO_THRESHOLD" 0 5 11, +C4<00000000000000000000000001000000>;
P_0xaaaaf8309780 .param/l "ONE_PERIOD" 0 5 15, +C4<00000000000000000000000000001010>;
P_0xaaaaf83097c0 .param/l "PREAMBLE_MAX_LENGTH" 0 5 8, +C4<00000000000000000000000001010000>;
P_0xaaaaf8309800 .param/l "PW" 0 5 14, +C4<00000000000000000000000000000010>;
P_0xaaaaf8309840 .param/l "RTCAL" 0 5 17, +C4<00000000000000000000000000010000>;
P_0xaaaaf8309880 .param/l "SAMPLING_N" 0 5 6, +C4<00000000000000000000000000000010>;
P_0xaaaaf83098c0 .param/l "SCALING_BITS" 0 5 12, +C4<00000000000000000000000000000101>;
P_0xaaaaf8309900 .param/l "SYMBOL_MAX_LENGTH" 0 5 9, +C4<00000000000000000000000000001101>;
P_0xaaaaf8309940 .param/l "TRCAL" 0 5 18, +C4<00000000000000000000000000100000>;
P_0xaaaaf8309980 .param/l "ZERO_PERIOD" 0 5 16, +C4<00000000000000000000000000000110>;
L_0xaaaaf83738e0 .functor BUFZ 1, v0xaaaaf853b450_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8372f60 .functor BUFZ 1, v0xaaaaf852e240_0, C4<0>, C4<0>, C4<0>;
L_0xffffbd10f380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8372840 .functor BUFZ 1, L_0xffffbd10f380, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8372aa0 .functor BUFZ 1, L_0xaaaaf8550a80, C4<0>, C4<0>, C4<0>;
L_0xaaaaf83731c0 .functor BUFZ 1, v0xaaaaf8398800_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8517830 .functor BUFZ 1, L_0xaaaaf853c300, C4<0>, C4<0>, C4<0>;
L_0xaaaaf85178a0 .functor BUFZ 1, L_0xaaaaf854cf10, C4<0>, C4<0>, C4<0>;
L_0xaaaaf853c1b0 .functor BUFZ 1, v0xaaaaf853b240_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8550c80 .functor OR 1, L_0xaaaaf854cf10, L_0xaaaaf8372840, C4<0>, C4<0>;
L_0xaaaaf8551020 .functor OR 1, L_0xaaaaf854cf10, L_0xaaaaf8372840, C4<0>, C4<0>;
L_0xaaaaf8556600 .functor OR 1, L_0xaaaaf8556560, L_0xaaaaf8372840, C4<0>, C4<0>;
L_0xaaaaf8556b60 .functor OR 1, L_0xaaaaf8556ac0, L_0xaaaaf8372840, C4<0>, C4<0>;
v0xaaaaf8538f00_0 .net *"_s21", 0 0, L_0xaaaaf8556560;  1 drivers
v0xaaaaf8538fe0_0 .net *"_s25", 0 0, L_0xaaaaf8556ac0;  1 drivers
v0xaaaaf85390a0_0 .net "bits_detector_out_dat", 0 0, L_0xaaaaf8550a80;  1 drivers
v0xaaaaf8539140_0 .net "bits_detector_out_vld", 0 0, v0xaaaaf8398800_0;  1 drivers
v0xaaaaf85391e0_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  1 drivers
v0xaaaaf8539280_0 .net "crc16_chk", 0 0, L_0xaaaaf8550f30;  1 drivers
v0xaaaaf8539370_0 .net "crc16_val", 15 0, v0xaaaaf83a6e50_0;  1 drivers
v0xaaaaf8539410_0 .net "crc5_chk", 0 0, L_0xaaaaf85563e0;  1 drivers
v0xaaaaf85394b0_0 .net "crc5_val", 4 0, v0xaaaaf841e9d0_0;  1 drivers
v0xaaaaf8539550_0 .net "ctrl_fsm_out_dat", 0 0, v0xaaaaf851c110_0;  1 drivers
v0xaaaaf85395f0_0 .net "ctrl_fsm_out_rdy", 0 0, L_0xaaaaf8556a00;  1 drivers
v0xaaaaf8539690_0 .net "frequency_bank", 3 0, L_0xaaaaf854d020;  1 drivers
v0xaaaaf8539780_0 .net "output_pie_preamble", 0 0, L_0xaaaaf8556090;  1 drivers
v0xaaaaf8539870_0 .net "pmod1", 0 0, v0xaaaaf853b450_0;  1 drivers
o0xffffbd15c9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8539930_0 .net "pmod10", 0 0, o0xffffbd15c9b8;  0 drivers
v0xaaaaf85399f0_0 .net "pmod2", 0 0, L_0xaaaaf8372f60;  1 drivers
v0xaaaaf8539ab0_0 .net "pmod3", 0 0, L_0xaaaaf8372aa0;  alias, 1 drivers
v0xaaaaf8539b70_0 .net "pmod4", 0 0, L_0xaaaaf83731c0;  alias, 1 drivers
v0xaaaaf8539c30_0 .net "pmod7", 0 0, L_0xaaaaf8517830;  1 drivers
v0xaaaaf8539cf0_0 .net "pmod8", 0 0, L_0xaaaaf85178a0;  1 drivers
o0xffffbd15cad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8539db0_0 .net "pmod9", 0 0, o0xffffbd15cad8;  0 drivers
v0xaaaaf8539e70_0 .net "preamble_detected", 0 0, L_0xaaaaf854cf10;  1 drivers
v0xaaaaf8539f30_0 .net "preamble_detector_out_dat", 0 0, v0xaaaaf85323a0_0;  1 drivers
v0xaaaaf8539fd0_0 .net "preamble_detector_out_vld", 0 0, v0xaaaaf8537310_0;  1 drivers
v0xaaaaf853a070_0 .net "receiving", 0 0, L_0xaaaaf85513e0;  1 drivers
v0xaaaaf853a110_0 .net "rst", 0 0, L_0xaaaaf8372840;  1 drivers
v0xaaaaf853a1b0_0 .net "rx_in", 0 0, L_0xaaaaf83738e0;  1 drivers
v0xaaaaf853a250_0 .net "sample_strobe", 0 0, L_0xaaaaf853c300;  1 drivers
v0xaaaaf853a2f0_0 .net "sampler_out_dat", 0 0, L_0xaaaaf854c4d0;  1 drivers
v0xaaaaf853a390_0 .net "sampler_out_vld", 0 0, L_0xaaaaf854c650;  1 drivers
v0xaaaaf853a430_0 .net "sending", 0 0, L_0xaaaaf8551d20;  1 drivers
v0xaaaaf853a500_0 .net "sys_clk", 0 0, v0xaaaaf853b240_0;  alias, 1 drivers
v0xaaaaf853a5f0_0 .net "sys_rst", 0 0, L_0xffffbd10f380;  1 drivers
v0xaaaaf853a8a0_0 .net "tx_out", 0 0, v0xaaaaf852e240_0;  1 drivers
L_0xaaaaf8556560 .reduce/nor L_0xaaaaf8551d20;
L_0xaaaaf8556ac0 .reduce/nor L_0xaaaaf8551d20;
S_0xaaaaf84c07a0 .scope module, "bits_detector_u1" "bits_detector" 5 127, 6 3 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 1 "out_dat"
    .port_info 6 /OUTPUT 1 "out_vld"
P_0xaaaaf83e3d40 .param/l "BANKS" 0 6 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf83e3d80 .param/l "BANK_WIDTH" 1 6 17, +C4<00000000000000000000000000000100>;
P_0xaaaaf83e3dc0 .param/l "CORR_WIDTH" 1 6 18, +C4<00000000000000000000000000000100>;
P_0xaaaaf83e3e00 .param/l "EL_GATES" 0 6 6, +C4<00000000000000000000000000000011>;
P_0xaaaaf83e3e40 .param/l "ERLY" 1 6 58, C4<11>;
P_0xaaaaf83e3e80 .param/l "LATE" 1 6 57, C4<01>;
P_0xaaaaf83e3ec0 .param/l "LENGTH" 0 6 4, +C4<00000000000000000000000000001101>;
P_0xaaaaf83e3f00 .param/l "ONTIME" 1 6 56, C4<00>;
P_0xaaaaf83e3f40 .param/l "S1" 1 6 50, C4<00>;
P_0xaaaaf83e3f80 .param/l "S2" 1 6 51, C4<01>;
P_0xaaaaf83e3fc0 .param/l "S3" 1 6 52, C4<10>;
P_0xaaaaf83e4000 .param/l "S4" 1 6 53, C4<11>;
L_0xaaaaf854fb80 .functor AND 1, L_0xaaaaf854fc90, v0xaaaaf84068b0_0, C4<1>, C4<1>;
L_0xaaaaf8550130 .functor AND 1, L_0xaaaaf854ffb0, v0xaaaaf84068b0_0, C4<1>, C4<1>;
L_0xaaaaf8550510 .functor AND 1, L_0xaaaaf8550620, v0xaaaaf84068b0_0, C4<1>, C4<1>;
L_0xaaaaf8550a80 .functor OR 1, L_0xaaaaf8550830, L_0xaaaaf85508d0, C4<0>, C4<0>;
v0xaaaaf8394cf0_0 .net *"_s0", 31 0, L_0xaaaaf854f7f0;  1 drivers
v0xaaaaf8394df0_0 .net *"_s10", 31 0, L_0xaaaaf854fae0;  1 drivers
v0xaaaaf837d920_0 .net *"_s12", 0 0, L_0xaaaaf854fc90;  1 drivers
v0xaaaaf837d9c0_0 .net *"_s16", 31 0, L_0xaaaaf854fe70;  1 drivers
L_0xffffbd10e570 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf837daa0_0 .net *"_s19", 23 0, L_0xffffbd10e570;  1 drivers
L_0xffffbd10e5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf837db80_0 .net/2u *"_s20", 31 0, L_0xffffbd10e5b8;  1 drivers
v0xaaaaf837dc60_0 .net *"_s22", 0 0, L_0xaaaaf854ffb0;  1 drivers
v0xaaaaf837ab70_0 .net *"_s26", 31 0, L_0xaaaaf85501f0;  1 drivers
L_0xffffbd10e600 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf837ac50_0 .net *"_s29", 23 0, L_0xffffbd10e600;  1 drivers
L_0xffffbd10e498 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf837ad30_0 .net *"_s3", 23 0, L_0xffffbd10e498;  1 drivers
v0xaaaaf837ae10_0 .net *"_s30", 31 0, L_0xaaaaf85502e0;  1 drivers
L_0xffffbd10e648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf837aef0_0 .net *"_s33", 23 0, L_0xffffbd10e648;  1 drivers
L_0xffffbd10e690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8380660_0 .net/2u *"_s34", 31 0, L_0xffffbd10e690;  1 drivers
v0xaaaaf8380740_0 .net *"_s36", 31 0, L_0xaaaaf8550470;  1 drivers
v0xaaaaf8380820_0 .net *"_s38", 0 0, L_0xaaaaf8550620;  1 drivers
v0xaaaaf83808e0_0 .net *"_s4", 31 0, L_0xaaaaf854f9f0;  1 drivers
L_0xffffbd10e6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83809c0_0 .net/2u *"_s44", 1 0, L_0xffffbd10e6d8;  1 drivers
v0xaaaaf8386da0_0 .net *"_s46", 0 0, L_0xaaaaf8550830;  1 drivers
L_0xffffbd10e720 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8386e60_0 .net/2u *"_s48", 1 0, L_0xffffbd10e720;  1 drivers
v0xaaaaf8386f40_0 .net *"_s50", 0 0, L_0xaaaaf85508d0;  1 drivers
L_0xffffbd10e4e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8387000_0 .net *"_s7", 23 0, L_0xffffbd10e4e0;  1 drivers
L_0xffffbd10e528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83838e0_0 .net/2u *"_s8", 31 0, L_0xffffbd10e528;  1 drivers
v0xaaaaf83839c0_0 .var "bit_period", 7 0;
v0xaaaaf8383aa0_0 .var "bit_symbol", 1 0;
v0xaaaaf8383b80_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf8383c20_0 .net "corr_dat", 15 0, L_0xaaaaf8550b90;  1 drivers
v0xaaaaf8393f70_0 .net "corr_vld", 0 0, v0xaaaaf84068b0_0;  1 drivers
v0xaaaaf8394040 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaf83940e0_0 .var "count", 7 0;
v0xaaaaf83941a0_0 .var "erly_corr", 15 0;
v0xaaaaf8394280_0 .net "erly_strobe", 0 0, L_0xaaaaf8550510;  1 drivers
v0xaaaaf83962e0_0 .net "frequency_bank", 3 0, L_0xaaaaf854d020;  alias, 1 drivers
v0xaaaaf83963c0_0 .var "frequency_bank_reg", 3 0;
v0xaaaaf83964b0_0 .net "in_dat", 0 0, v0xaaaaf85323a0_0;  alias, 1 drivers
v0xaaaaf8396580_0 .net "in_vld", 0 0, v0xaaaaf8537310_0;  alias, 1 drivers
v0xaaaaf8396650_0 .var "late_corr", 15 0;
v0xaaaaf83a3e40_0 .net "late_strobe", 0 0, L_0xaaaaf8550130;  1 drivers
v0xaaaaf83a3ee0_0 .var "max_sample", 1 0;
v0xaaaaf83a3fc0_0 .var "max_symbol", 1 0;
v0xaaaaf83a40a0_0 .var "ontime_corr", 15 0;
v0xaaaaf83a4180_0 .net "ontime_strobe", 0 0, L_0xaaaaf854fb80;  1 drivers
v0xaaaaf8398450_0 .net "out_dat", 0 0, L_0xaaaaf8550a80;  alias, 1 drivers
v0xaaaaf8398510_0 .net "out_vld", 0 0, v0xaaaaf8398800_0;  alias, 1 drivers
v0xaaaaf83985d0_0 .net "rst", 0 0, L_0xaaaaf8550c80;  1 drivers
v0xaaaaf83986a0_0 .var "update_bit_period", 0 0;
v0xaaaaf8398740_0 .var "update_bit_symbol", 0 0;
v0xaaaaf8398800_0 .var "valid", 0 0;
E_0xaaaaf82fe1f0 .event edge, v0xaaaaf8383aa0_0, v0xaaaaf83a40a0_0, v0xaaaaf83941a0_0, v0xaaaaf8396650_0;
E_0xaaaaf82fe260 .event edge, v0xaaaaf83a40a0_0;
L_0xaaaaf854f7f0 .concat [ 8 24 0 0], v0xaaaaf83940e0_0, L_0xffffbd10e498;
L_0xaaaaf854f9f0 .concat [ 8 24 0 0], v0xaaaaf83839c0_0, L_0xffffbd10e4e0;
L_0xaaaaf854fae0 .arith/sub 32, L_0xaaaaf854f9f0, L_0xffffbd10e528;
L_0xaaaaf854fc90 .cmp/eq 32, L_0xaaaaf854f7f0, L_0xaaaaf854fae0;
L_0xaaaaf854fe70 .concat [ 8 24 0 0], v0xaaaaf83940e0_0, L_0xffffbd10e570;
L_0xaaaaf854ffb0 .cmp/eq 32, L_0xaaaaf854fe70, L_0xffffbd10e5b8;
L_0xaaaaf85501f0 .concat [ 8 24 0 0], v0xaaaaf83940e0_0, L_0xffffbd10e600;
L_0xaaaaf85502e0 .concat [ 8 24 0 0], v0xaaaaf83839c0_0, L_0xffffbd10e648;
L_0xaaaaf8550470 .arith/sub 32, L_0xaaaaf85502e0, L_0xffffbd10e690;
L_0xaaaaf8550620 .cmp/eq 32, L_0xaaaaf85501f0, L_0xaaaaf8550470;
L_0xaaaaf8550830 .cmp/eq 2, v0xaaaaf8383aa0_0, L_0xffffbd10e6d8;
L_0xaaaaf85508d0 .cmp/eq 2, v0xaaaaf8383aa0_0, L_0xffffbd10e720;
S_0xaaaaf84c1ab0 .scope module, "bits_correlator_u1" "bits_correlator" 6 78, 7 3 0, S_0xaaaaf84c07a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 16 "corr_dat"
    .port_info 6 /OUTPUT 1 "corr_vld"
P_0xaaaaf851a180 .param/l "BANKS" 0 7 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf851a1c0 .param/l "BANK_WIDTH" 1 7 15, +C4<00000000000000000000000000000100>;
P_0xaaaaf851a200 .param/l "CORR_WIDTH" 1 7 16, +C4<00000000000000000000000000000100>;
P_0xaaaaf851a240 .param/l "LENGTH" 0 7 4, +C4<00000000000000000000000000001101>;
v0xaaaaf8438ed0_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf84067d0_0 .net "corr_dat", 15 0, L_0xaaaaf8550b90;  alias, 1 drivers
v0xaaaaf84068b0_0 .var "corr_vld", 0 0;
v0xaaaaf8406980 .array "correlator_coeffs", 0 8, 12 0;
v0xaaaaf8406b60 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaf839d900_0 .net "frequency_bank", 3 0, v0xaaaaf83963c0_0;  1 drivers
v0xaaaaf839d9e0_0 .net "in_dat", 0 0, v0xaaaaf85323a0_0;  alias, 1 drivers
v0xaaaaf839daa0_0 .net "in_vld", 0 0, v0xaaaaf8537310_0;  alias, 1 drivers
v0xaaaaf8396bc0_0 .var/i "j", 31 0;
v0xaaaaf8396c80_0 .net "rst", 0 0, L_0xaaaaf8550c80;  alias, 1 drivers
v0xaaaaf8396d40_0 .var "s1_correlation", 3 0;
v0xaaaaf8396e20_0 .var "s2_correlation", 3 0;
v0xaaaaf8396f00_0 .var "s3_correlation", 3 0;
v0xaaaaf8394a50_0 .var "s4_correlation", 3 0;
v0xaaaaf8394b30_0 .var "shift_register", 12 0;
v0xaaaaf8406b60_0 .array/port v0xaaaaf8406b60, 0;
v0xaaaaf8406b60_1 .array/port v0xaaaaf8406b60, 1;
E_0xaaaaf8438d60/0 .event edge, v0xaaaaf8396bc0_0, v0xaaaaf839d900_0, v0xaaaaf8406b60_0, v0xaaaaf8406b60_1;
v0xaaaaf8406b60_2 .array/port v0xaaaaf8406b60, 2;
v0xaaaaf8406b60_3 .array/port v0xaaaaf8406b60, 3;
v0xaaaaf8406b60_4 .array/port v0xaaaaf8406b60, 4;
v0xaaaaf8406b60_5 .array/port v0xaaaaf8406b60, 5;
E_0xaaaaf8438d60/1 .event edge, v0xaaaaf8406b60_2, v0xaaaaf8406b60_3, v0xaaaaf8406b60_4, v0xaaaaf8406b60_5;
v0xaaaaf8406b60_6 .array/port v0xaaaaf8406b60, 6;
v0xaaaaf8406b60_7 .array/port v0xaaaaf8406b60, 7;
v0xaaaaf8406b60_8 .array/port v0xaaaaf8406b60, 8;
E_0xaaaaf8438d60/2 .event edge, v0xaaaaf8406b60_6, v0xaaaaf8406b60_7, v0xaaaaf8406b60_8, v0xaaaaf8396d40_0;
v0xaaaaf8406980_0 .array/port v0xaaaaf8406980, 0;
v0xaaaaf8406980_1 .array/port v0xaaaaf8406980, 1;
E_0xaaaaf8438d60/3 .event edge, v0xaaaaf8394b30_0, v0xaaaaf8396e20_0, v0xaaaaf8406980_0, v0xaaaaf8406980_1;
v0xaaaaf8406980_2 .array/port v0xaaaaf8406980, 2;
v0xaaaaf8406980_3 .array/port v0xaaaaf8406980, 3;
v0xaaaaf8406980_4 .array/port v0xaaaaf8406980, 4;
v0xaaaaf8406980_5 .array/port v0xaaaaf8406980, 5;
E_0xaaaaf8438d60/4 .event edge, v0xaaaaf8406980_2, v0xaaaaf8406980_3, v0xaaaaf8406980_4, v0xaaaaf8406980_5;
v0xaaaaf8406980_6 .array/port v0xaaaaf8406980, 6;
v0xaaaaf8406980_7 .array/port v0xaaaaf8406980, 7;
v0xaaaaf8406980_8 .array/port v0xaaaaf8406980, 8;
E_0xaaaaf8438d60/5 .event edge, v0xaaaaf8406980_6, v0xaaaaf8406980_7, v0xaaaaf8406980_8, v0xaaaaf8396f00_0;
E_0xaaaaf8438d60/6 .event edge, v0xaaaaf8394a50_0;
E_0xaaaaf8438d60 .event/or E_0xaaaaf8438d60/0, E_0xaaaaf8438d60/1, E_0xaaaaf8438d60/2, E_0xaaaaf8438d60/3, E_0xaaaaf8438d60/4, E_0xaaaaf8438d60/5, E_0xaaaaf8438d60/6;
E_0xaaaaf8438e70 .event posedge, v0xaaaaf8438ed0_0;
L_0xaaaaf8550b90 .concat [ 4 4 4 4], v0xaaaaf8396d40_0, v0xaaaaf8396e20_0, v0xaaaaf8396f00_0, v0xaaaaf8394a50_0;
S_0xaaaaf8502fe0 .scope module, "crc16_u1" "crc16" 5 137, 8 5 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 16 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaf8518810 .param/l "PRESET" 0 8 6, C4<1111111111111111>;
P_0xaaaaf8518850 .param/l "RESIDUE" 0 8 7, C4<0001110100001111>;
L_0xaaaaf8550e70 .functor XOR 1, L_0xaaaaf8550a80, L_0xaaaaf8550dd0, C4<0>, C4<0>;
v0xaaaaf8391f50_0 .net *"_s1", 0 0, L_0xaaaaf8550dd0;  1 drivers
L_0xffffbd10e768 .functor BUFT 1, C4<0001110100001111>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8392050_0 .net/2u *"_s4", 15 0, L_0xffffbd10e768;  1 drivers
v0xaaaaf8392130_0 .net "chk", 0 0, L_0xaaaaf8550f30;  alias, 1 drivers
v0xaaaaf83a6db0_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf83a6e50_0 .var "crc", 15 0;
v0xaaaaf83a6f80_0 .net "in_dat", 0 0, L_0xaaaaf8550a80;  alias, 1 drivers
v0xaaaaf83a7020_0 .net "in_vld", 0 0, v0xaaaaf8398800_0;  alias, 1 drivers
v0xaaaaf83a70c0_0 .net "inv", 0 0, L_0xaaaaf8550e70;  1 drivers
v0xaaaaf83a7160_0 .net "rst", 0 0, L_0xaaaaf8551020;  1 drivers
L_0xaaaaf8550dd0 .part v0xaaaaf83a6e50_0, 15, 1;
L_0xaaaaf8550f30 .cmp/eq 16, v0xaaaaf83a6e50_0, L_0xffffbd10e768;
S_0xaaaaf850a000 .scope module, "crc5_u1" "crc5" 5 164, 9 5 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 5 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaf8519b60 .param/l "PRESET" 0 9 6, C4<01001>;
P_0xaaaaf8519ba0 .param/l "RESIDUE" 0 9 7, C4<00000>;
L_0xaaaaf8556370 .functor XOR 1, v0xaaaaf851c110_0, L_0xaaaaf85562d0, C4<0>, C4<0>;
v0xaaaaf830cec0_0 .net *"_s1", 0 0, L_0xaaaaf85562d0;  1 drivers
L_0xffffbd10f2a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830cfa0_0 .net/2u *"_s4", 4 0, L_0xffffbd10f2a8;  1 drivers
v0xaaaaf841e860_0 .net "chk", 0 0, L_0xaaaaf85563e0;  alias, 1 drivers
v0xaaaaf841e930_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf841e9d0_0 .var "crc", 4 0;
v0xaaaaf841eb00_0 .net "in_dat", 0 0, v0xaaaaf851c110_0;  alias, 1 drivers
v0xaaaaf841ebc0_0 .net "in_vld", 0 0, L_0xaaaaf8556a00;  alias, 1 drivers
v0xaaaaf82d4380_0 .net "inv", 0 0, L_0xaaaaf8556370;  1 drivers
v0xaaaaf82d4440_0 .net "rst", 0 0, L_0xaaaaf8556600;  1 drivers
L_0xaaaaf85562d0 .part v0xaaaaf841e9d0_0, 4, 1;
L_0xaaaaf85563e0 .cmp/eq 5, v0xaaaaf841e9d0_0, L_0xffffbd10f2a8;
S_0xaaaaf82d45c0 .scope module, "ctrl_fsm_u1" "ctrl_fsm" 5 150, 10 1 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 1 "crc16_chk"
    .port_info 5 /INPUT 5 "crc5_val"
    .port_info 6 /OUTPUT 1 "out_dat"
    .port_info 7 /INPUT 1 "out_rdy"
    .port_info 8 /OUTPUT 1 "sending"
    .port_info 9 /OUTPUT 1 "receiving"
    .port_info 10 /OUTPUT 1 "output_pie_preamble"
P_0xaaaaf851b7e0 .param/l "ACK_BITS" 0 10 4, +C4<00000000000000000000000000010010>;
P_0xaaaaf851b820 .param/l "ACK_CMD" 1 10 56, C4<01>;
P_0xaaaaf851b860 .param/l "CMD_CRC" 1 10 66, C4<10000>;
P_0xaaaaf851b8a0 .param/l "CMD_DR" 1 10 59, C4<0>;
P_0xaaaaf851b8e0 .param/l "CMD_M" 1 10 60, C4<00>;
P_0xaaaaf851b920 .param/l "CMD_Q" 1 10 65, C4<0000>;
P_0xaaaaf851b960 .param/l "CMD_SELECT" 1 10 62, C4<00>;
P_0xaaaaf851b9a0 .param/l "CMD_SESSION" 1 10 63, C4<00>;
P_0xaaaaf851b9e0 .param/l "CMD_TARGET" 1 10 64, C4<0>;
P_0xaaaaf851ba20 .param/l "CMD_TREXT" 1 10 61, C4<0>;
P_0xaaaaf851ba60 .param/l "EPC_BITS" 0 10 5, +C4<00000000000000000000000000010000>;
P_0xaaaaf851baa0 .param/l "EPC_TIMEOUT" 0 10 9, +C4<00000000010011000100101101000000>;
P_0xaaaaf851bae0 .param/l "IDLE" 1 10 31, C4<110>;
P_0xaaaaf851bb20 .param/l "IDLE_TIMEOUT" 0 10 10, +C4<00000000010011000100101101000000>;
P_0xaaaaf851bb60 .param/l "NAK_BITS" 0 10 7, +C4<00000000000000000000000000001000>;
P_0xaaaaf851bba0 .param/l "NAK_CMD" 1 10 58, C4<11000000>;
P_0xaaaaf851bbe0 .param/l "QRY_BITS" 0 10 2, +C4<00000000000000000000000000010001>;
P_0xaaaaf851bc20 .param/l "QRY_CMD" 1 10 55, C4<1000>;
P_0xaaaaf851bc60 .param/l "RCV_EPC" 1 10 28, C4<011>;
P_0xaaaaf851bca0 .param/l "RCV_RN16" 1 10 26, C4<001>;
P_0xaaaaf851bce0 .param/l "REP_BITS" 0 10 6, +C4<00000000000000000000000000000100>;
P_0xaaaaf851bd20 .param/l "REP_CMD" 1 10 57, C4<00>;
P_0xaaaaf851bd60 .param/l "RN16_BITS" 0 10 3, +C4<00000000000000000000000000010000>;
P_0xaaaaf851bda0 .param/l "RN16_TIMEOUT" 0 10 8, +C4<00000000000001111010000100100000>;
P_0xaaaaf851bde0 .param/l "SND_ACK" 1 10 27, C4<010>;
P_0xaaaaf851be20 .param/l "SND_NAK" 1 10 30, C4<101>;
P_0xaaaaf851be60 .param/l "SND_QRY" 1 10 25, C4<000>;
P_0xaaaaf851bea0 .param/l "SND_REP" 1 10 29, C4<100>;
P_0xaaaaf851bee0 .param/l "TIME_COUNT_WIDTH" 1 10 35, +C4<00000000000000000000000000010111>;
L_0xaaaaf85513e0 .functor OR 1, L_0xaaaaf8551200, L_0xaaaaf85512a0, C4<0>, C4<0>;
L_0xaaaaf85516d0 .functor OR 1, L_0xaaaaf8551540, L_0xaaaaf8551630, C4<0>, C4<0>;
L_0xaaaaf85518d0 .functor OR 1, L_0xaaaaf85516d0, L_0xaaaaf85517e0, C4<0>, C4<0>;
L_0xaaaaf8551d20 .functor OR 1, L_0xaaaaf85518d0, L_0xaaaaf8551bf0, C4<0>, C4<0>;
L_0xaaaaf85521f0 .functor AND 1, L_0xaaaaf8551f70, L_0xaaaaf8552100, C4<1>, C4<1>;
L_0xaaaaf85526f0 .functor AND 1, L_0xaaaaf8552450, L_0xaaaaf8552590, C4<1>, C4<1>;
L_0xaaaaf8552840 .functor OR 1, L_0xaaaaf85521f0, L_0xaaaaf85526f0, C4<0>, C4<0>;
L_0xaaaaf8552680 .functor AND 1, L_0xaaaaf8552a40, L_0xaaaaf8552c00, C4<1>, C4<1>;
L_0xaaaaf8552de0 .functor OR 1, L_0xaaaaf8552840, L_0xaaaaf8552680, C4<0>, C4<0>;
L_0xaaaaf8553620 .functor AND 1, L_0xaaaaf85531b0, L_0xaaaaf8553430, C4<1>, C4<1>;
L_0xaaaaf8553790 .functor AND 1, L_0xaaaaf8553620, L_0xaaaaf8556a00, C4<1>, C4<1>;
L_0xaaaaf8553b40 .functor AND 1, L_0xaaaaf85532a0, L_0xaaaaf8553a00, C4<1>, C4<1>;
L_0xaaaaf8554190 .functor AND 1, L_0xaaaaf8553cc0, L_0xaaaaf8553f70, C4<1>, C4<1>;
L_0xaaaaf85542a0 .functor AND 1, L_0xaaaaf8554190, L_0xaaaaf8556a00, C4<1>, C4<1>;
L_0xaaaaf8553c50 .functor AND 1, L_0xaaaaf85543e0, L_0xaaaaf8554db0, C4<1>, C4<1>;
L_0xaaaaf8555080 .functor AND 1, L_0xaaaaf8554f90, L_0xaaaaf8555290, C4<1>, C4<1>;
L_0xaaaaf8555590 .functor AND 1, L_0xaaaaf8555080, L_0xaaaaf8556a00, C4<1>, C4<1>;
L_0xaaaaf8555e20 .functor AND 1, L_0xaaaaf8555650, L_0xaaaaf8555d80, C4<1>, C4<1>;
L_0xaaaaf8555fd0 .functor AND 1, L_0xaaaaf8555e20, L_0xaaaaf8556a00, C4<1>, C4<1>;
L_0xffffbd10e7b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83140d0_0 .net/2u *"_s0", 2 0, L_0xffffbd10e7b0;  1 drivers
L_0xffffbd10e840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83114c0_0 .net/2u *"_s10", 2 0, L_0xffffbd10e840;  1 drivers
L_0xffffbd10ed50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83115a0_0 .net/2u *"_s102", 2 0, L_0xffffbd10ed50;  1 drivers
v0xaaaaf8311690_0 .net *"_s104", 0 0, L_0xaaaaf85532a0;  1 drivers
v0xaaaaf8311750_0 .net *"_s106", 31 0, L_0xaaaaf8553800;  1 drivers
L_0xffffbd10ed98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831fe20_0 .net *"_s109", 21 0, L_0xffffbd10ed98;  1 drivers
L_0xffffbd10ede0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831ff00_0 .net/2u *"_s110", 31 0, L_0xffffbd10ede0;  1 drivers
v0xaaaaf831ffe0_0 .net *"_s112", 0 0, L_0xaaaaf8553a00;  1 drivers
L_0xffffbd10ee28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83200a0_0 .net/2u *"_s116", 2 0, L_0xffffbd10ee28;  1 drivers
v0xaaaaf8320180_0 .net *"_s118", 0 0, L_0xaaaaf8553cc0;  1 drivers
v0xaaaaf831d580_0 .net *"_s12", 0 0, L_0xaaaaf8551540;  1 drivers
v0xaaaaf831d640_0 .net *"_s120", 31 0, L_0xaaaaf8553e80;  1 drivers
L_0xffffbd10ee70 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831d720_0 .net *"_s123", 21 0, L_0xffffbd10ee70;  1 drivers
L_0xffffbd10eeb8 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831d800_0 .net/2u *"_s124", 31 0, L_0xffffbd10eeb8;  1 drivers
v0xaaaaf831d8e0_0 .net *"_s126", 0 0, L_0xaaaaf8553f70;  1 drivers
v0xaaaaf83211d0_0 .net *"_s128", 0 0, L_0xaaaaf8554190;  1 drivers
L_0xffffbd10ef00 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8321290_0 .net/2u *"_s132", 2 0, L_0xffffbd10ef00;  1 drivers
v0xaaaaf8321480_0 .net *"_s134", 0 0, L_0xaaaaf85543e0;  1 drivers
v0xaaaaf8321540_0 .net *"_s136", 31 0, L_0xaaaaf85544d0;  1 drivers
L_0xffffbd10ef48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831e950_0 .net *"_s139", 21 0, L_0xffffbd10ef48;  1 drivers
L_0xffffbd10e888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831ea30_0 .net/2u *"_s14", 2 0, L_0xffffbd10e888;  1 drivers
L_0xffffbd10ef90 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831eb10_0 .net/2u *"_s140", 31 0, L_0xffffbd10ef90;  1 drivers
v0xaaaaf831ebf0_0 .net *"_s142", 31 0, L_0xaaaaf8554660;  1 drivers
L_0xffffbd10efd8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831ecd0_0 .net *"_s145", 26 0, L_0xffffbd10efd8;  1 drivers
L_0xffffbd10f020 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83257d0_0 .net/2u *"_s146", 31 0, L_0xffffbd10f020;  1 drivers
v0xaaaaf83258b0_0 .net *"_s149", 31 0, L_0xaaaaf85547b0;  1 drivers
v0xaaaaf8325990_0 .net *"_s150", 31 0, L_0xaaaaf8554a20;  1 drivers
L_0xffffbd10f068 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8325a70_0 .net/2u *"_s152", 31 0, L_0xffffbd10f068;  1 drivers
v0xaaaaf8325b50_0 .net *"_s154", 31 0, L_0xaaaaf8554b60;  1 drivers
v0xaaaaf83226a0_0 .net *"_s156", 0 0, L_0xaaaaf8554db0;  1 drivers
v0xaaaaf8322760_0 .net *"_s16", 0 0, L_0xaaaaf8551630;  1 drivers
L_0xffffbd10f0b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8322820_0 .net/2u *"_s160", 2 0, L_0xffffbd10f0b0;  1 drivers
v0xaaaaf8322900_0 .net *"_s162", 0 0, L_0xaaaaf8554f90;  1 drivers
v0xaaaaf8327350_0 .net *"_s164", 31 0, L_0xaaaaf85551a0;  1 drivers
L_0xffffbd10f0f8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8327430_0 .net *"_s167", 21 0, L_0xffffbd10f0f8;  1 drivers
L_0xffffbd10f140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8327510_0 .net/2u *"_s168", 31 0, L_0xffffbd10f140;  1 drivers
v0xaaaaf83229a0_0 .net *"_s170", 0 0, L_0xaaaaf8555290;  1 drivers
v0xaaaaf8322a60_0 .net *"_s172", 0 0, L_0xaaaaf8555080;  1 drivers
L_0xffffbd10f188 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8323ff0_0 .net/2u *"_s176", 2 0, L_0xffffbd10f188;  1 drivers
v0xaaaaf83240b0_0 .net *"_s178", 0 0, L_0xaaaaf8555650;  1 drivers
v0xaaaaf8324170_0 .net *"_s18", 0 0, L_0xaaaaf85516d0;  1 drivers
v0xaaaaf8324230_0 .net *"_s180", 31 0, L_0xaaaaf8555740;  1 drivers
L_0xffffbd10f1d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8324310_0 .net *"_s183", 21 0, L_0xffffbd10f1d0;  1 drivers
L_0xffffbd10f218 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83243f0_0 .net/2u *"_s184", 31 0, L_0xffffbd10f218;  1 drivers
v0xaaaaf831c350_0 .net *"_s186", 0 0, L_0xaaaaf8555d80;  1 drivers
v0xaaaaf831c410_0 .net *"_s188", 0 0, L_0xaaaaf8555e20;  1 drivers
L_0xffffbd10f260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831c4d0_0 .net/2u *"_s192", 2 0, L_0xffffbd10f260;  1 drivers
v0xaaaaf831c5b0_0 .net *"_s2", 0 0, L_0xaaaaf8551200;  1 drivers
L_0xffffbd10e8d0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831c670_0 .net/2u *"_s20", 2 0, L_0xffffbd10e8d0;  1 drivers
v0xaaaaf831c750_0 .net *"_s22", 0 0, L_0xaaaaf85517e0;  1 drivers
v0xaaaaf831b460_0 .net *"_s24", 0 0, L_0xaaaaf85518d0;  1 drivers
L_0xffffbd10e918 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831b520_0 .net/2u *"_s26", 2 0, L_0xffffbd10e918;  1 drivers
v0xaaaaf831b600_0 .net *"_s28", 0 0, L_0xaaaaf8551bf0;  1 drivers
v0xaaaaf831b6c0_0 .net *"_s32", 31 0, L_0xaaaaf8551e80;  1 drivers
L_0xffffbd10e960 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf831b7a0_0 .net *"_s35", 8 0, L_0xffffbd10e960;  1 drivers
L_0xffffbd10e9a8 .functor BUFT 1, C4<00000000010011000100101101000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8318330_0 .net/2u *"_s36", 31 0, L_0xffffbd10e9a8;  1 drivers
v0xaaaaf8318410_0 .net *"_s38", 0 0, L_0xaaaaf8551f70;  1 drivers
L_0xffffbd10e7f8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83184d0_0 .net/2u *"_s4", 2 0, L_0xffffbd10e7f8;  1 drivers
L_0xffffbd10e9f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf83185b0_0 .net/2u *"_s40", 2 0, L_0xffffbd10e9f0;  1 drivers
v0xaaaaf8318690_0 .net *"_s42", 0 0, L_0xaaaaf8552100;  1 drivers
v0xaaaaf83151b0_0 .net *"_s44", 0 0, L_0xaaaaf85521f0;  1 drivers
v0xaaaaf8315270_0 .net *"_s46", 31 0, L_0xaaaaf8552300;  1 drivers
L_0xffffbd10ea38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8315350_0 .net *"_s49", 8 0, L_0xffffbd10ea38;  1 drivers
L_0xffffbd10ea80 .functor BUFT 1, C4<00000000010011000100101101000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8315430_0 .net/2u *"_s50", 31 0, L_0xffffbd10ea80;  1 drivers
v0xaaaaf8315510_0 .net *"_s52", 0 0, L_0xaaaaf8552450;  1 drivers
L_0xffffbd10eac8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8319c80_0 .net/2u *"_s54", 2 0, L_0xffffbd10eac8;  1 drivers
v0xaaaaf8319d60_0 .net *"_s56", 0 0, L_0xaaaaf8552590;  1 drivers
v0xaaaaf8319e20_0 .net *"_s58", 0 0, L_0xaaaaf85526f0;  1 drivers
v0xaaaaf8319ee0_0 .net *"_s6", 0 0, L_0xaaaaf85512a0;  1 drivers
v0xaaaaf8319fa0_0 .net *"_s60", 0 0, L_0xaaaaf8552840;  1 drivers
v0xaaaaf831a060_0 .net *"_s62", 31 0, L_0xaaaaf8552950;  1 drivers
L_0xffffbd10eb10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8316b50_0 .net *"_s65", 8 0, L_0xffffbd10eb10;  1 drivers
L_0xffffbd10eb58 .functor BUFT 1, C4<00000000000001111010000100100000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8316c30_0 .net/2u *"_s66", 31 0, L_0xffffbd10eb58;  1 drivers
v0xaaaaf8316d10_0 .net *"_s68", 0 0, L_0xaaaaf8552a40;  1 drivers
L_0xffffbd10eba0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8316dd0_0 .net/2u *"_s70", 2 0, L_0xffffbd10eba0;  1 drivers
v0xaaaaf8316eb0_0 .net *"_s72", 0 0, L_0xaaaaf8552c00;  1 drivers
v0xaaaaf830ee60_0 .net *"_s74", 0 0, L_0xaaaaf8552680;  1 drivers
v0xaaaaf830ef20_0 .net *"_s78", 31 0, L_0xaaaaf8552ef0;  1 drivers
L_0xffffbd10ebe8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830f000_0 .net *"_s81", 24 0, L_0xffffbd10ebe8;  1 drivers
L_0xffffbd10ec30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830f0e0_0 .net/2u *"_s82", 31 0, L_0xffffbd10ec30;  1 drivers
L_0xffffbd10ec78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830f1c0_0 .net/2u *"_s86", 2 0, L_0xffffbd10ec78;  1 drivers
v0xaaaaf830df70_0 .net *"_s88", 0 0, L_0xaaaaf85531b0;  1 drivers
v0xaaaaf830e030_0 .net *"_s90", 31 0, L_0xaaaaf8553340;  1 drivers
L_0xffffbd10ecc0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830e110_0 .net *"_s93", 21 0, L_0xffffbd10ecc0;  1 drivers
L_0xffffbd10ed08 .functor BUFT 1, C4<00000000000000000000000000010110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf830e1f0_0 .net/2u *"_s94", 31 0, L_0xffffbd10ed08;  1 drivers
v0xaaaaf830e2d0_0 .net *"_s96", 0 0, L_0xaaaaf8553430;  1 drivers
v0xaaaaf8389ff0_0 .net *"_s98", 0 0, L_0xaaaaf8553620;  1 drivers
v0xaaaaf838a0b0_0 .var "ack_command", 0 17;
v0xaaaaf838a190_0 .net "ack_sent", 0 0, L_0xaaaaf85542a0;  1 drivers
v0xaaaaf838a250_0 .var "bits_counter", 9 0;
v0xaaaaf838a330_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf838a3d0_0 .net "crc16_chk", 0 0, L_0xaaaaf8550f30;  alias, 1 drivers
v0xaaaaf82d7170_0 .net "crc5_val", 4 0, v0xaaaaf841e9d0_0;  alias, 1 drivers
v0xaaaaf82d7240_0 .var "epc_len", 4 0;
v0xaaaaf82d72e0_0 .net "epc_rcvd", 0 0, L_0xaaaaf8553c50;  1 drivers
v0xaaaaf82d73a0_0 .var "epc_val", 511 0;
v0xaaaaf82d7480_0 .net "in_dat", 0 0, L_0xaaaaf8550a80;  alias, 1 drivers
v0xaaaaf82d7520_0 .net "in_vld", 0 0, v0xaaaaf8398800_0;  alias, 1 drivers
v0xaaaaf851bf30_0 .var "nak_command", 0 7;
v0xaaaaf851bfd0_0 .net "nak_sent", 0 0, L_0xaaaaf8555fd0;  1 drivers
v0xaaaaf851c070_0 .var "next_state", 2 0;
v0xaaaaf851c110_0 .var "out_dat", 0 0;
v0xaaaaf851c1b0_0 .net "out_rdy", 0 0, L_0xaaaaf8556a00;  alias, 1 drivers
v0xaaaaf851c250_0 .net "output_pie_preamble", 0 0, L_0xaaaaf8556090;  alias, 1 drivers
v0xaaaaf851c2f0_0 .var "qry_command", 0 21;
v0xaaaaf851c390_0 .net "qry_sent", 0 0, L_0xaaaaf8553790;  1 drivers
v0xaaaaf851c430_0 .net "receiving", 0 0, L_0xaaaaf85513e0;  alias, 1 drivers
v0xaaaaf851c4d0_0 .var "rep_command", 0 3;
v0xaaaaf851c570_0 .net "rep_sent", 0 0, L_0xaaaaf8555590;  1 drivers
v0xaaaaf851c610_0 .net "rn16_rcvd", 0 0, L_0xaaaaf8553b40;  1 drivers
v0xaaaaf851c6b0_0 .net "rst", 0 0, L_0xaaaaf8372840;  alias, 1 drivers
v0xaaaaf851c750_0 .net "sending", 0 0, L_0xaaaaf8551d20;  alias, 1 drivers
v0xaaaaf851c7f0_0 .var "slot_counter", 6 0;
v0xaaaaf851c890_0 .var "state", 2 0;
v0xaaaaf852c9d0_0 .net "still_querying", 0 0, L_0xaaaaf8553070;  1 drivers
v0xaaaaf852ca70_0 .var "time_counter", 22 0;
v0xaaaaf852cb10_0 .net "timeout", 0 0, L_0xaaaaf8552de0;  1 drivers
E_0xaaaaf851a720/0 .event edge, v0xaaaaf851c890_0, v0xaaaaf851c2f0_0, v0xaaaaf838a0b0_0, v0xaaaaf851c4d0_0;
E_0xaaaaf851a720/1 .event edge, v0xaaaaf851bf30_0;
E_0xaaaaf851a720 .event/or E_0xaaaaf851a720/0, E_0xaaaaf851a720/1;
E_0xaaaaf8314030/0 .event edge, v0xaaaaf851c890_0, v0xaaaaf851c390_0, v0xaaaaf838a190_0, v0xaaaaf851c570_0;
E_0xaaaaf8314030/1 .event edge, v0xaaaaf851bfd0_0, v0xaaaaf852cb10_0, v0xaaaaf851c610_0, v0xaaaaf851c7f0_0;
E_0xaaaaf8314030/2 .event edge, v0xaaaaf82d72e0_0, v0xaaaaf8392130_0;
E_0xaaaaf8314030 .event/or E_0xaaaaf8314030/0, E_0xaaaaf8314030/1, E_0xaaaaf8314030/2;
L_0xaaaaf8551200 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e7b0;
L_0xaaaaf85512a0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e7f8;
L_0xaaaaf8551540 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e840;
L_0xaaaaf8551630 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e888;
L_0xaaaaf85517e0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e8d0;
L_0xaaaaf8551bf0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e918;
L_0xaaaaf8551e80 .concat [ 23 9 0 0], v0xaaaaf852ca70_0, L_0xffffbd10e960;
L_0xaaaaf8551f70 .cmp/eq 32, L_0xaaaaf8551e80, L_0xffffbd10e9a8;
L_0xaaaaf8552100 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10e9f0;
L_0xaaaaf8552300 .concat [ 23 9 0 0], v0xaaaaf852ca70_0, L_0xffffbd10ea38;
L_0xaaaaf8552450 .cmp/eq 32, L_0xaaaaf8552300, L_0xffffbd10ea80;
L_0xaaaaf8552590 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10eac8;
L_0xaaaaf8552950 .concat [ 23 9 0 0], v0xaaaaf852ca70_0, L_0xffffbd10eb10;
L_0xaaaaf8552a40 .cmp/eq 32, L_0xaaaaf8552950, L_0xffffbd10eb58;
L_0xaaaaf8552c00 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10eba0;
L_0xaaaaf8552ef0 .concat [ 7 25 0 0], v0xaaaaf851c7f0_0, L_0xffffbd10ebe8;
L_0xaaaaf8553070 .cmp/ne 32, L_0xaaaaf8552ef0, L_0xffffbd10ec30;
L_0xaaaaf85531b0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10ec78;
L_0xaaaaf8553340 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10ecc0;
L_0xaaaaf8553430 .cmp/eq 32, L_0xaaaaf8553340, L_0xffffbd10ed08;
L_0xaaaaf85532a0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10ed50;
L_0xaaaaf8553800 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10ed98;
L_0xaaaaf8553a00 .cmp/eq 32, L_0xaaaaf8553800, L_0xffffbd10ede0;
L_0xaaaaf8553cc0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10ee28;
L_0xaaaaf8553e80 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10ee70;
L_0xaaaaf8553f70 .cmp/eq 32, L_0xaaaaf8553e80, L_0xffffbd10eeb8;
L_0xaaaaf85543e0 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10ef00;
L_0xaaaaf85544d0 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10ef48;
L_0xaaaaf8554660 .concat [ 5 27 0 0], v0xaaaaf82d7240_0, L_0xffffbd10efd8;
L_0xaaaaf85547b0 .arith/mult 32, L_0xaaaaf8554660, L_0xffffbd10f020;
L_0xaaaaf8554a20 .arith/sum 32, L_0xffffbd10ef90, L_0xaaaaf85547b0;
L_0xaaaaf8554b60 .arith/sum 32, L_0xaaaaf8554a20, L_0xffffbd10f068;
L_0xaaaaf8554db0 .cmp/eq 32, L_0xaaaaf85544d0, L_0xaaaaf8554b60;
L_0xaaaaf8554f90 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10f0b0;
L_0xaaaaf85551a0 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10f0f8;
L_0xaaaaf8555290 .cmp/eq 32, L_0xaaaaf85551a0, L_0xffffbd10f140;
L_0xaaaaf8555650 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10f188;
L_0xaaaaf8555740 .concat [ 10 22 0 0], v0xaaaaf838a250_0, L_0xffffbd10f1d0;
L_0xaaaaf8555d80 .cmp/eq 32, L_0xaaaaf8555740, L_0xffffbd10f218;
L_0xaaaaf8556090 .cmp/eq 3, v0xaaaaf851c890_0, L_0xffffbd10f260;
S_0xaaaaf852cbb0 .scope module, "pie_encoder_u1" "pie_encoder" 5 181, 11 1 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_bit"
    .port_info 3 /OUTPUT 1 "in_rdy"
    .port_info 4 /OUTPUT 1 "out_pie"
    .port_info 5 /INPUT 1 "output_pie_preamble"
P_0xaaaaf852cd80 .param/l "COUNT_WIDTH" 1 11 18, +C4<00000000000000000000000000000101>;
P_0xaaaaf852cdc0 .param/l "DELIMITER" 0 11 8, +C4<00000000000000000000000000000011>;
P_0xaaaaf852ce00 .param/l "ONE_PERIOD" 0 11 4, +C4<00000000000000000000000000001010>;
P_0xaaaaf852ce40 .param/l "PW" 0 11 3, +C4<00000000000000000000000000000010>;
P_0xaaaaf852ce80 .param/l "RTCAL" 0 11 6, +C4<00000000000000000000000000010000>;
P_0xaaaaf852cec0 .param/l "STATE_DATA_ONE" 1 11 21, C4<001>;
P_0xaaaaf852cf00 .param/l "STATE_DATA_ZERO" 1 11 20, C4<000>;
P_0xaaaaf852cf40 .param/l "STATE_DELIMITER" 1 11 22, C4<010>;
P_0xaaaaf852cf80 .param/l "STATE_IDLE" 1 11 26, C4<110>;
P_0xaaaaf852cfc0 .param/l "STATE_RTCAL" 1 11 24, C4<100>;
P_0xaaaaf852d000 .param/l "STATE_SYNC_ZERO" 1 11 23, C4<011>;
P_0xaaaaf852d040 .param/l "STATE_TRCAL" 1 11 25, C4<101>;
P_0xaaaaf852d080 .param/l "TRCAL" 0 11 7, +C4<00000000000000000000000000100000>;
P_0xaaaaf852d0c0 .param/l "ZERO_PERIOD" 0 11 5, +C4<00000000000000000000000000000110>;
L_0xaaaaf85568f0 .functor OR 1, L_0xaaaaf85566c0, L_0xaaaaf85567b0, C4<0>, C4<0>;
L_0xaaaaf8556a00 .functor AND 1, v0xaaaaf852dd90_0, L_0xaaaaf85568f0, C4<1>, C4<1>;
L_0xffffbd10f2f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf852d910_0 .net/2u *"_s0", 2 0, L_0xffffbd10f2f0;  1 drivers
v0xaaaaf852da10_0 .net *"_s2", 0 0, L_0xaaaaf85566c0;  1 drivers
L_0xffffbd10f338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf852dad0_0 .net/2u *"_s4", 2 0, L_0xffffbd10f338;  1 drivers
v0xaaaaf852dbc0_0 .net *"_s6", 0 0, L_0xaaaaf85567b0;  1 drivers
v0xaaaaf852dc80_0 .net *"_s8", 0 0, L_0xaaaaf85568f0;  1 drivers
v0xaaaaf852dd90_0 .var "change_state", 0 0;
v0xaaaaf852de50_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf852def0_0 .var "count", 4 0;
v0xaaaaf852dfd0_0 .net "in_bit", 0 0, v0xaaaaf851c110_0;  alias, 1 drivers
v0xaaaaf852e070_0 .net "in_rdy", 0 0, L_0xaaaaf8556a00;  alias, 1 drivers
v0xaaaaf852e160_0 .var "next_state", 2 0;
v0xaaaaf852e240_0 .var "out_pie", 0 0;
v0xaaaaf852e300_0 .net "output_pie_preamble", 0 0, L_0xaaaaf8556090;  alias, 1 drivers
v0xaaaaf852e3a0_0 .net "rst", 0 0, L_0xaaaaf8556b60;  1 drivers
v0xaaaaf852e440_0 .var "state", 2 0;
E_0xaaaaf852d840 .event posedge, v0xaaaaf852e3a0_0, v0xaaaaf8438ed0_0;
E_0xaaaaf852d8a0/0 .event edge, v0xaaaaf852e440_0, v0xaaaaf852def0_0, v0xaaaaf852dd90_0, v0xaaaaf841eb00_0;
E_0xaaaaf852d8a0/1 .event edge, v0xaaaaf851c250_0;
E_0xaaaaf852d8a0 .event/or E_0xaaaaf852d8a0/0, E_0xaaaaf852d8a0/1;
L_0xaaaaf85566c0 .cmp/eq 3, v0xaaaaf852e160_0, L_0xffffbd10f2f0;
L_0xaaaaf85567b0 .cmp/eq 3, v0xaaaaf852e160_0, L_0xffffbd10f338;
S_0xaaaaf852e6d0 .scope module, "preamble_detector_u1" "preamble_detector" 5 112, 12 1 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
P_0xaaaaf852e8a0 .param/l "BANKS" 0 12 3, +C4<00000000000000000000000000001001>;
P_0xaaaaf852e8e0 .param/l "BANK_WIDTH" 1 12 18, +C4<00000000000000000000000000000100>;
P_0xaaaaf852e920 .param/l "CORR_WIDTH" 1 12 19, +C4<00000000000000000000000000000111>;
P_0xaaaaf852e960 .param/l "COUNT_WIDTH" 1 12 20, +C4<00000000000000000000000000001111>;
P_0xaaaaf852e9a0 .param/l "DATA_STATE" 1 12 24, C4<10>;
P_0xaaaaf852e9e0 .param/l "FIND_STATE" 1 12 23, C4<01>;
P_0xaaaaf852ea20 .param/l "HI_THRESHOLD" 0 12 4, +C4<00000000000000000000000001000000>;
P_0xaaaaf852ea60 .param/l "IDLE_STATE" 1 12 22, C4<00>;
P_0xaaaaf852eaa0 .param/l "LENGTH" 0 12 2, +C4<00000000000000000000000001010000>;
P_0xaaaaf852eae0 .param/l "LO_THRESHOLD" 0 12 5, +C4<00000000000000000000000001000000>;
P_0xaaaaf852eb20 .param/l "SCALING_BITS" 0 12 6, +C4<00000000000000000000000000000101>;
L_0xaaaaf854cf10 .functor AND 1, L_0xaaaaf854cc90, L_0xaaaaf854cd80, C4<1>, C4<1>;
L_0xaaaaf854d020 .functor BUFZ 4, v0xaaaaf8536e20_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaf854e8a0 .functor OR 1, L_0xaaaaf854e5c0, L_0xaaaaf854e700, C4<0>, C4<0>;
L_0xaaaaf854e960 .functor AND 1, L_0xaaaaf854e4d0, L_0xaaaaf854e8a0, C4<1>, C4<1>;
L_0xaaaaf854eba0 .functor AND 1, L_0xaaaaf854e960, L_0xaaaaf854ea70, C4<1>, C4<1>;
L_0xaaaaf854ee60 .functor AND 1, L_0xaaaaf854ec60, L_0xaaaaf854edc0, C4<1>, C4<1>;
L_0xaaaaf854ed50 .functor AND 1, L_0xaaaaf854f000, L_0xaaaaf854f1b0, C4<1>, C4<1>;
L_0xaaaaf854f640 .functor AND 1, L_0xaaaaf854f390, L_0xaaaaf854f510, C4<1>, C4<1>;
v0xaaaaf85345d0_0 .net *"_s0", 31 0, L_0xaaaaf854c750;  1 drivers
L_0xffffbd10e138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf85346b0_0 .net *"_s11", 24 0, L_0xffffbd10e138;  1 drivers
L_0xffffbd10e180 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534790_0 .net/2u *"_s12", 31 0, L_0xffffbd10e180;  1 drivers
L_0xffffbd10e1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534880_0 .net/2u *"_s16", 1 0, L_0xffffbd10e1c8;  1 drivers
v0xaaaaf8534960_0 .net *"_s18", 0 0, L_0xaaaaf854cc90;  1 drivers
L_0xffffbd10e210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534a70_0 .net/2u *"_s20", 1 0, L_0xffffbd10e210;  1 drivers
v0xaaaaf8534b50_0 .net *"_s22", 0 0, L_0xaaaaf854cd80;  1 drivers
L_0xffffbd10e0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534c10_0 .net *"_s3", 24 0, L_0xffffbd10e0a8;  1 drivers
v0xaaaaf8534cf0_0 .net *"_s31", 0 0, L_0xaaaaf854e4d0;  1 drivers
L_0xffffbd10e2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534dd0_0 .net/2u *"_s32", 1 0, L_0xffffbd10e2a0;  1 drivers
v0xaaaaf8534eb0_0 .net *"_s34", 0 0, L_0xaaaaf854e5c0;  1 drivers
L_0xffffbd10e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8534f70_0 .net/2u *"_s36", 1 0, L_0xffffbd10e2e8;  1 drivers
v0xaaaaf8535050_0 .net *"_s38", 0 0, L_0xaaaaf854e700;  1 drivers
L_0xffffbd10e0f0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8535110_0 .net/2u *"_s4", 31 0, L_0xffffbd10e0f0;  1 drivers
v0xaaaaf85351f0_0 .net *"_s40", 0 0, L_0xaaaaf854e8a0;  1 drivers
v0xaaaaf85352b0_0 .net *"_s42", 0 0, L_0xaaaaf854e960;  1 drivers
v0xaaaaf8535370_0 .net *"_s45", 0 0, L_0xaaaaf854ea70;  1 drivers
L_0xffffbd10e330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8535540_0 .net/2u *"_s48", 1 0, L_0xffffbd10e330;  1 drivers
v0xaaaaf8535620_0 .net *"_s50", 0 0, L_0xaaaaf854ec60;  1 drivers
v0xaaaaf85356e0_0 .net *"_s53", 0 0, L_0xaaaaf854edc0;  1 drivers
L_0xffffbd10e378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaf85357a0_0 .net/2u *"_s56", 1 0, L_0xffffbd10e378;  1 drivers
v0xaaaaf8535880_0 .net *"_s58", 0 0, L_0xaaaaf854f000;  1 drivers
L_0xffffbd10e3c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8535940_0 .net/2u *"_s60", 1 0, L_0xffffbd10e3c0;  1 drivers
v0xaaaaf8535a20_0 .net *"_s62", 0 0, L_0xaaaaf854f1b0;  1 drivers
L_0xffffbd10e408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8535ae0_0 .net/2u *"_s66", 1 0, L_0xffffbd10e408;  1 drivers
v0xaaaaf8535bc0_0 .net *"_s68", 0 0, L_0xaaaaf854f390;  1 drivers
L_0xffffbd10e450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8535c80_0 .net/2u *"_s70", 1 0, L_0xffffbd10e450;  1 drivers
v0xaaaaf8535d60_0 .net *"_s72", 0 0, L_0xaaaaf854f510;  1 drivers
v0xaaaaf8535e20_0 .net *"_s8", 31 0, L_0xaaaaf854c990;  1 drivers
v0xaaaaf8535f00_0 .net "above_thresh", 0 0, L_0xaaaaf854c820;  1 drivers
v0xaaaaf8535fc0_0 .net "all_zeros", 0 0, L_0xaaaaf854d130;  1 drivers
v0xaaaaf8536060_0 .net "below_thresh", 0 0, L_0xaaaaf854cb20;  1 drivers
v0xaaaaf8536100_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf85361a0_0 .net "corr_dat", 62 0, v0xaaaaf85300c0_0;  1 drivers
v0xaaaaf8536290_0 .net "corr_vld", 0 0, v0xaaaaf85301a0_0;  1 drivers
v0xaaaaf8536360_0 .var "count", 14 0;
v0xaaaaf8536400_0 .var "cur_bank", 3 0;
v0xaaaaf85364e0_0 .var "cur_corr", 6 0;
v0xaaaaf85365c0_0 .net "fifo_empty", 0 0, L_0xaaaaf854d400;  1 drivers
v0xaaaaf8536690_0 .net "fifo_full", 0 0, L_0xaaaaf854d760;  1 drivers
v0xaaaaf8536760_0 .net "fifo_jump", 0 0, L_0xaaaaf854ed50;  1 drivers
v0xaaaaf8536830_0 .net "fifo_jump_error", 0 0, L_0xaaaaf854e090;  1 drivers
v0xaaaaf8536900_0 .net "fifo_rst", 0 0, L_0xaaaaf854f640;  1 drivers
v0xaaaaf85369d0_0 .net "frequency_bank", 3 0, L_0xaaaaf854d020;  alias, 1 drivers
v0xaaaaf8536aa0_0 .var/i "i", 31 0;
v0xaaaaf8536b40_0 .net "in_dat", 0 0, L_0xaaaaf854c4d0;  alias, 1 drivers
v0xaaaaf8536c10_0 .var "in_dat_reg", 2 0;
v0xaaaaf8536cb0_0 .net "in_vld", 0 0, L_0xaaaaf854c650;  alias, 1 drivers
v0xaaaaf8536d80_0 .var "in_vld_reg", 2 0;
v0xaaaaf8536e20_0 .var "max_bank", 3 0;
v0xaaaaf8536ee0_0 .var "max_corr", 6 0;
v0xaaaaf8536fc0_0 .var "next_count", 14 0;
v0xaaaaf85370a0_0 .var "next_state", 1 0;
v0xaaaaf8537180_0 .var "offset", 14 0;
v0xaaaaf8537270_0 .net "out_dat", 0 0, v0xaaaaf85323a0_0;  alias, 1 drivers
v0xaaaaf8537310_0 .var "out_vld", 0 0;
v0xaaaaf85373b0_0 .net "pop", 0 0, L_0xaaaaf854ee60;  1 drivers
v0xaaaaf8537450_0 .net "preamble_detected", 0 0, L_0xaaaaf854cf10;  alias, 1 drivers
v0xaaaaf85374f0_0 .net "push", 0 0, L_0xaaaaf854eba0;  1 drivers
v0xaaaaf85375c0_0 .net "rst", 0 0, L_0xaaaaf8372840;  alias, 1 drivers
v0xaaaaf8537660_0 .var "state", 1 0;
E_0xaaaaf852d760/0 .event edge, v0xaaaaf8537660_0, v0xaaaaf8535f00_0, v0xaaaaf8536060_0, v0xaaaaf8536360_0;
E_0xaaaaf852d760/1 .event edge, v0xaaaaf8533e30_0, v0xaaaaf852ff10_0;
E_0xaaaaf852d760 .event/or E_0xaaaaf852d760/0, E_0xaaaaf852d760/1;
E_0xaaaaf852f1e0 .event edge, v0xaaaaf8536aa0_0, v0xaaaaf85300c0_0, v0xaaaaf85364e0_0;
L_0xaaaaf854c750 .concat [ 7 25 0 0], v0xaaaaf85364e0_0, L_0xffffbd10e0a8;
L_0xaaaaf854c820 .cmp/ge 32, L_0xaaaaf854c750, L_0xffffbd10e0f0;
L_0xaaaaf854c990 .concat [ 7 25 0 0], v0xaaaaf85364e0_0, L_0xffffbd10e138;
L_0xaaaaf854cb20 .cmp/ge 32, L_0xffffbd10e180, L_0xaaaaf854c990;
L_0xaaaaf854cc90 .cmp/eq 2, v0xaaaaf8537660_0, L_0xffffbd10e1c8;
L_0xaaaaf854cd80 .cmp/eq 2, v0xaaaaf85370a0_0, L_0xffffbd10e210;
L_0xaaaaf854e3e0 .part v0xaaaaf8536c10_0, 0, 1;
L_0xaaaaf854e4d0 .part v0xaaaaf8536d80_0, 0, 1;
L_0xaaaaf854e5c0 .cmp/ne 2, v0xaaaaf8537660_0, L_0xffffbd10e2a0;
L_0xaaaaf854e700 .cmp/ne 2, v0xaaaaf85370a0_0, L_0xffffbd10e2e8;
L_0xaaaaf854ea70 .reduce/nor L_0xaaaaf854d760;
L_0xaaaaf854ec60 .cmp/eq 2, v0xaaaaf8537660_0, L_0xffffbd10e330;
L_0xaaaaf854edc0 .reduce/nor L_0xaaaaf854d400;
L_0xaaaaf854f000 .cmp/eq 2, v0xaaaaf8537660_0, L_0xffffbd10e378;
L_0xaaaaf854f1b0 .cmp/eq 2, v0xaaaaf85370a0_0, L_0xffffbd10e3c0;
L_0xaaaaf854f390 .cmp/eq 2, v0xaaaaf8537660_0, L_0xffffbd10e408;
L_0xaaaaf854f510 .cmp/eq 2, v0xaaaaf85370a0_0, L_0xffffbd10e450;
S_0xaaaaf852f240 .scope module, "preamble_correlator_u1" "preamble_correlator" 12 72, 13 3 0, S_0xaaaaf852e6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaaf8321330 .param/l "BANKS" 0 13 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf8321370 .param/l "CORR_WIDTH" 1 13 16, +C4<00000000000000000000000000000111>;
P_0xaaaaf83213b0 .param/l "LENGTH" 0 13 4, +C4<00000000000000000000000001010000>;
P_0xaaaaf83213f0 .param/l "SCALING_BITS" 0 13 6, +C4<00000000000000000000000000000101>;
v0xaaaaf852f9a0_0 .net *"_s1", 26 0, L_0xaaaaf854d090;  1 drivers
v0xaaaaf852faa0 .array "added_reg", 0 8, 6 0;
v0xaaaaf852fcd0 .array "added_wire", 0 8, 6 0;
v0xaaaaf852ff10_0 .net "all_zeros", 0 0, L_0xaaaaf854d130;  alias, 1 drivers
v0xaaaaf852ffd0_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf85300c0_0 .var "corr_dat", 62 0;
v0xaaaaf85301a0_0 .var "corr_vld", 0 0;
v0xaaaaf8530260 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaaf8530490 .array "correlator_lengths", 0 8, 6 0;
v0xaaaaf8530670 .array "correlator_scaling", 0 8, 4 0;
v0xaaaaf85308a0_0 .var/i "i", 31 0;
v0xaaaaf8530980_0 .net "in_dat", 0 0, L_0xaaaaf854c4d0;  alias, 1 drivers
v0xaaaaf8530a40_0 .net "in_vld", 0 0, L_0xaaaaf854c650;  alias, 1 drivers
v0xaaaaf8530b00_0 .var/i "j", 31 0;
v0xaaaaf8530be0_0 .var/i "k", 31 0;
v0xaaaaf8530cc0_0 .net "rst", 0 0, L_0xaaaaf8372840;  alias, 1 drivers
v0xaaaaf8530d60 .array "scaled_reg", 0 8, 6 0;
v0xaaaaf8531080 .array "scaled_wire", 0 8, 17 0;
v0xaaaaf8531140_0 .var "shift_register", 79 0;
v0xaaaaf8531220_0 .var "vld_reg", 3 0;
v0xaaaaf8531300 .array "xnored_reg", 0 8, 79 0;
v0xaaaaf8531530 .array "xnored_wire", 0 8, 79 0;
v0xaaaaf8530260_0 .array/port v0xaaaaf8530260, 0;
v0xaaaaf8530260_1 .array/port v0xaaaaf8530260, 1;
E_0xaaaaf852f720/0 .event edge, v0xaaaaf85308a0_0, v0xaaaaf8531140_0, v0xaaaaf8530260_0, v0xaaaaf8530260_1;
v0xaaaaf8530260_2 .array/port v0xaaaaf8530260, 2;
v0xaaaaf8530260_3 .array/port v0xaaaaf8530260, 3;
v0xaaaaf8530260_4 .array/port v0xaaaaf8530260, 4;
v0xaaaaf8530260_5 .array/port v0xaaaaf8530260, 5;
E_0xaaaaf852f720/1 .event edge, v0xaaaaf8530260_2, v0xaaaaf8530260_3, v0xaaaaf8530260_4, v0xaaaaf8530260_5;
v0xaaaaf8530260_6 .array/port v0xaaaaf8530260, 6;
v0xaaaaf8530260_7 .array/port v0xaaaaf8530260, 7;
v0xaaaaf8530260_8 .array/port v0xaaaaf8530260, 8;
E_0xaaaaf852f720/2 .event edge, v0xaaaaf8530260_6, v0xaaaaf8530260_7, v0xaaaaf8530260_8, v0xaaaaf8530b00_0;
v0xaaaaf8530490_0 .array/port v0xaaaaf8530490, 0;
v0xaaaaf8530490_1 .array/port v0xaaaaf8530490, 1;
v0xaaaaf8530490_2 .array/port v0xaaaaf8530490, 2;
v0xaaaaf8530490_3 .array/port v0xaaaaf8530490, 3;
E_0xaaaaf852f720/3 .event edge, v0xaaaaf8530490_0, v0xaaaaf8530490_1, v0xaaaaf8530490_2, v0xaaaaf8530490_3;
v0xaaaaf8530490_4 .array/port v0xaaaaf8530490, 4;
v0xaaaaf8530490_5 .array/port v0xaaaaf8530490, 5;
v0xaaaaf8530490_6 .array/port v0xaaaaf8530490, 6;
v0xaaaaf8530490_7 .array/port v0xaaaaf8530490, 7;
E_0xaaaaf852f720/4 .event edge, v0xaaaaf8530490_4, v0xaaaaf8530490_5, v0xaaaaf8530490_6, v0xaaaaf8530490_7;
v0xaaaaf8530490_8 .array/port v0xaaaaf8530490, 8;
v0xaaaaf852fcd0_0 .array/port v0xaaaaf852fcd0, 0;
v0xaaaaf852fcd0_1 .array/port v0xaaaaf852fcd0, 1;
v0xaaaaf852fcd0_2 .array/port v0xaaaaf852fcd0, 2;
E_0xaaaaf852f720/5 .event edge, v0xaaaaf8530490_8, v0xaaaaf852fcd0_0, v0xaaaaf852fcd0_1, v0xaaaaf852fcd0_2;
v0xaaaaf852fcd0_3 .array/port v0xaaaaf852fcd0, 3;
v0xaaaaf852fcd0_4 .array/port v0xaaaaf852fcd0, 4;
v0xaaaaf852fcd0_5 .array/port v0xaaaaf852fcd0, 5;
v0xaaaaf852fcd0_6 .array/port v0xaaaaf852fcd0, 6;
E_0xaaaaf852f720/6 .event edge, v0xaaaaf852fcd0_3, v0xaaaaf852fcd0_4, v0xaaaaf852fcd0_5, v0xaaaaf852fcd0_6;
v0xaaaaf852fcd0_7 .array/port v0xaaaaf852fcd0, 7;
v0xaaaaf852fcd0_8 .array/port v0xaaaaf852fcd0, 8;
v0xaaaaf8531300_0 .array/port v0xaaaaf8531300, 0;
v0xaaaaf8531300_1 .array/port v0xaaaaf8531300, 1;
E_0xaaaaf852f720/7 .event edge, v0xaaaaf852fcd0_7, v0xaaaaf852fcd0_8, v0xaaaaf8531300_0, v0xaaaaf8531300_1;
v0xaaaaf8531300_2 .array/port v0xaaaaf8531300, 2;
v0xaaaaf8531300_3 .array/port v0xaaaaf8531300, 3;
v0xaaaaf8531300_4 .array/port v0xaaaaf8531300, 4;
v0xaaaaf8531300_5 .array/port v0xaaaaf8531300, 5;
E_0xaaaaf852f720/8 .event edge, v0xaaaaf8531300_2, v0xaaaaf8531300_3, v0xaaaaf8531300_4, v0xaaaaf8531300_5;
v0xaaaaf8531300_6 .array/port v0xaaaaf8531300, 6;
v0xaaaaf8531300_7 .array/port v0xaaaaf8531300, 7;
v0xaaaaf8531300_8 .array/port v0xaaaaf8531300, 8;
v0xaaaaf852faa0_0 .array/port v0xaaaaf852faa0, 0;
E_0xaaaaf852f720/9 .event edge, v0xaaaaf8531300_6, v0xaaaaf8531300_7, v0xaaaaf8531300_8, v0xaaaaf852faa0_0;
v0xaaaaf852faa0_1 .array/port v0xaaaaf852faa0, 1;
v0xaaaaf852faa0_2 .array/port v0xaaaaf852faa0, 2;
v0xaaaaf852faa0_3 .array/port v0xaaaaf852faa0, 3;
v0xaaaaf852faa0_4 .array/port v0xaaaaf852faa0, 4;
E_0xaaaaf852f720/10 .event edge, v0xaaaaf852faa0_1, v0xaaaaf852faa0_2, v0xaaaaf852faa0_3, v0xaaaaf852faa0_4;
v0xaaaaf852faa0_5 .array/port v0xaaaaf852faa0, 5;
v0xaaaaf852faa0_6 .array/port v0xaaaaf852faa0, 6;
v0xaaaaf852faa0_7 .array/port v0xaaaaf852faa0, 7;
v0xaaaaf852faa0_8 .array/port v0xaaaaf852faa0, 8;
E_0xaaaaf852f720/11 .event edge, v0xaaaaf852faa0_5, v0xaaaaf852faa0_6, v0xaaaaf852faa0_7, v0xaaaaf852faa0_8;
v0xaaaaf8530670_0 .array/port v0xaaaaf8530670, 0;
v0xaaaaf8530670_1 .array/port v0xaaaaf8530670, 1;
v0xaaaaf8530670_2 .array/port v0xaaaaf8530670, 2;
v0xaaaaf8530670_3 .array/port v0xaaaaf8530670, 3;
E_0xaaaaf852f720/12 .event edge, v0xaaaaf8530670_0, v0xaaaaf8530670_1, v0xaaaaf8530670_2, v0xaaaaf8530670_3;
v0xaaaaf8530670_4 .array/port v0xaaaaf8530670, 4;
v0xaaaaf8530670_5 .array/port v0xaaaaf8530670, 5;
v0xaaaaf8530670_6 .array/port v0xaaaaf8530670, 6;
v0xaaaaf8530670_7 .array/port v0xaaaaf8530670, 7;
E_0xaaaaf852f720/13 .event edge, v0xaaaaf8530670_4, v0xaaaaf8530670_5, v0xaaaaf8530670_6, v0xaaaaf8530670_7;
v0xaaaaf8530670_8 .array/port v0xaaaaf8530670, 8;
v0xaaaaf8530d60_0 .array/port v0xaaaaf8530d60, 0;
v0xaaaaf8530d60_1 .array/port v0xaaaaf8530d60, 1;
v0xaaaaf8530d60_2 .array/port v0xaaaaf8530d60, 2;
E_0xaaaaf852f720/14 .event edge, v0xaaaaf8530670_8, v0xaaaaf8530d60_0, v0xaaaaf8530d60_1, v0xaaaaf8530d60_2;
v0xaaaaf8530d60_3 .array/port v0xaaaaf8530d60, 3;
v0xaaaaf8530d60_4 .array/port v0xaaaaf8530d60, 4;
v0xaaaaf8530d60_5 .array/port v0xaaaaf8530d60, 5;
v0xaaaaf8530d60_6 .array/port v0xaaaaf8530d60, 6;
E_0xaaaaf852f720/15 .event edge, v0xaaaaf8530d60_3, v0xaaaaf8530d60_4, v0xaaaaf8530d60_5, v0xaaaaf8530d60_6;
v0xaaaaf8530d60_7 .array/port v0xaaaaf8530d60, 7;
v0xaaaaf8530d60_8 .array/port v0xaaaaf8530d60, 8;
E_0xaaaaf852f720/16 .event edge, v0xaaaaf8530d60_7, v0xaaaaf8530d60_8, v0xaaaaf8531220_0;
E_0xaaaaf852f720 .event/or E_0xaaaaf852f720/0, E_0xaaaaf852f720/1, E_0xaaaaf852f720/2, E_0xaaaaf852f720/3, E_0xaaaaf852f720/4, E_0xaaaaf852f720/5, E_0xaaaaf852f720/6, E_0xaaaaf852f720/7, E_0xaaaaf852f720/8, E_0xaaaaf852f720/9, E_0xaaaaf852f720/10, E_0xaaaaf852f720/11, E_0xaaaaf852f720/12, E_0xaaaaf852f720/13, E_0xaaaaf852f720/14, E_0xaaaaf852f720/15, E_0xaaaaf852f720/16;
L_0xaaaaf854d090 .part v0xaaaaf8531140_0, 0, 27;
L_0xaaaaf854d130 .reduce/nor L_0xaaaaf854d090;
S_0xaaaaf8531710 .scope module, "sync_fifo_u1" "sync_fifo" 12 124, 14 1 0, S_0xaaaaf852e6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaaf852e520 .param/l "ADDR_WIDTH" 0 14 2, +C4<00000000000000000000000000001111>;
P_0xaaaaf852e560 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000000001>;
L_0xaaaaf854d270 .functor XNOR 1, v0xaaaaf8533c10_0, v0xaaaaf8534200_0, C4<0>, C4<0>;
L_0xaaaaf854d400 .functor AND 1, L_0xaaaaf854d270, L_0xaaaaf854d2e0, C4<1>, C4<1>;
L_0xaaaaf854d560 .functor XOR 1, v0xaaaaf8533c10_0, v0xaaaaf8534200_0, C4<0>, C4<0>;
L_0xaaaaf854d760 .functor AND 1, L_0xaaaaf854d560, L_0xaaaaf854d670, C4<1>, C4<1>;
L_0xaaaaf854ddf0 .functor XNOR 1, L_0xaaaaf854d8f0, v0xaaaaf8534200_0, C4<0>, C4<0>;
L_0xaaaaf854e090 .functor AND 1, L_0xaaaaf854ddf0, L_0xaaaaf854df50, C4<1>, C4<1>;
L_0xaaaaf854e2d0 .functor AND 1, L_0xaaaaf854eba0, L_0xaaaaf854e230, C4<1>, C4<1>;
v0xaaaaf8532880_0 .net *"_s0", 0 0, L_0xaaaaf854d270;  1 drivers
v0xaaaaf8532960_0 .net *"_s15", 15 0, L_0xaaaaf854dab0;  1 drivers
L_0xffffbd10e258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8532a40_0 .net/2u *"_s17", 0 0, L_0xffffbd10e258;  1 drivers
v0xaaaaf8532b00_0 .net *"_s19", 15 0, L_0xaaaaf854dc70;  1 drivers
v0xaaaaf8532be0_0 .net *"_s2", 0 0, L_0xaaaaf854d2e0;  1 drivers
v0xaaaaf8532cf0_0 .net *"_s21", 15 0, L_0xaaaaf854dd50;  1 drivers
v0xaaaaf8532dd0_0 .net *"_s23", 0 0, L_0xaaaaf854ddf0;  1 drivers
v0xaaaaf8532e90_0 .net *"_s25", 0 0, L_0xaaaaf854df50;  1 drivers
v0xaaaaf8532f50_0 .net *"_s30", 0 0, L_0xaaaaf854e230;  1 drivers
v0xaaaaf8533010_0 .net *"_s6", 0 0, L_0xaaaaf854d560;  1 drivers
v0xaaaaf85330d0_0 .net *"_s8", 0 0, L_0xaaaaf854d670;  1 drivers
v0xaaaaf8533190_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf8533340_0 .net "empty", 0 0, L_0xaaaaf854d400;  alias, 1 drivers
v0xaaaaf8533400_0 .net "full", 0 0, L_0xaaaaf854d760;  alias, 1 drivers
v0xaaaaf85334c0_0 .net "jump", 0 0, L_0xaaaaf854ed50;  alias, 1 drivers
v0xaaaaf8533580_0 .net "jump_error", 0 0, L_0xaaaaf854e090;  alias, 1 drivers
v0xaaaaf8533640_0 .net "jump_ptr", 14 0, L_0xaaaaf854d990;  1 drivers
v0xaaaaf8533830_0 .net "jump_value", 14 0, v0xaaaaf8537180_0;  1 drivers
v0xaaaaf8533910_0 .net "jump_wrap", 0 0, L_0xaaaaf854d8f0;  1 drivers
v0xaaaaf85339d0_0 .net "rd_data", 0 0, v0xaaaaf85323a0_0;  alias, 1 drivers
v0xaaaaf8533a90_0 .net "rd_en", 0 0, L_0xaaaaf854ee60;  alias, 1 drivers
v0xaaaaf8533b50_0 .var "rd_ptr", 14 0;
v0xaaaaf8533c10_0 .var "rd_wrap", 0 0;
v0xaaaaf8533cb0_0 .net "rst", 0 0, L_0xaaaaf854f640;  alias, 1 drivers
v0xaaaaf8533d70_0 .net "wr_data", 0 0, L_0xaaaaf854e3e0;  1 drivers
v0xaaaaf8533e30_0 .net "wr_en", 0 0, L_0xaaaaf854eba0;  alias, 1 drivers
v0xaaaaf8533ed0_0 .var "wr_en_reg", 0 0;
v0xaaaaf8533f90_0 .var "wr_ptr", 14 0;
v0xaaaaf8534080_0 .var "wr_ptr_reg", 14 0;
v0xaaaaf8534140_0 .var "wr_wrap", 0 0;
v0xaaaaf8534200_0 .var "wr_wrap_reg", 0 0;
L_0xaaaaf854d2e0 .cmp/eq 15, v0xaaaaf8533b50_0, v0xaaaaf8534080_0;
L_0xaaaaf854d670 .cmp/eq 15, v0xaaaaf8533b50_0, v0xaaaaf8534080_0;
L_0xaaaaf854d8f0 .part L_0xaaaaf854dd50, 15, 1;
L_0xaaaaf854d990 .part L_0xaaaaf854dd50, 0, 15;
L_0xaaaaf854dab0 .concat [ 15 1 0 0], v0xaaaaf8533b50_0, v0xaaaaf8533c10_0;
L_0xaaaaf854dc70 .concat [ 15 1 0 0], v0xaaaaf8537180_0, L_0xffffbd10e258;
L_0xaaaaf854dd50 .arith/sum 16, L_0xaaaaf854dab0, L_0xaaaaf854dc70;
L_0xaaaaf854df50 .cmp/ge 15, L_0xaaaaf854d990, v0xaaaaf8534080_0;
L_0xaaaaf854e230 .reduce/nor L_0xaaaaf854d760;
S_0xaaaaf8531ba0 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 14 57, 15 1 0, S_0xaaaaf8531710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaaf8531d70 .param/l "ADDR_WIDTH" 0 15 2, +C4<00000000000000000000000000001111>;
P_0xaaaaf8531db0 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xaaaaf8531df0 .param/l "RAM_DEPTH" 1 15 12, +C4<00000000000000001000000000000000>;
v0xaaaaf8532060_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf8532120 .array "ram", 0 32767, 0 0;
v0xaaaaf85322b0_0 .net "rd_addr", 14 0, v0xaaaaf8533b50_0;  1 drivers
v0xaaaaf85323a0_0 .var "rd_data", 0 0;
v0xaaaaf85324b0_0 .net "wr_addr", 14 0, v0xaaaaf8533f90_0;  1 drivers
v0xaaaaf85325e0_0 .net "wr_data", 0 0, L_0xaaaaf854e3e0;  alias, 1 drivers
v0xaaaaf85326c0_0 .net "wr_en", 0 0, L_0xaaaaf854e2d0;  1 drivers
S_0xaaaaf8534420 .scope module, "tb" "tb" 12 82, 12 82 0, S_0xaaaaf852e6d0;
 .timescale -12 -12;
S_0xaaaaf8537850 .scope module, "sampler_u1" "sampler" 5 97, 16 1 0, S_0xaaaaf84a9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx_in"
    .port_info 3 /OUTPUT 1 "out_dat"
    .port_info 4 /OUTPUT 1 "out_vld"
    .port_info 5 /OUTPUT 1 "sample_strb"
P_0xaaaaf82d4740 .param/l "COUNT_WIDTH" 1 16 11, +C4<00000000000000000000000000000010>;
P_0xaaaaf82d4780 .param/l "N" 0 16 2, +C4<00000000000000000000000000000010>;
L_0xaaaaf853c300 .functor BUFZ 1, v0xaaaaf8538170_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf854c650 .functor BUFZ 1, v0xaaaaf8538170_0, C4<0>, C4<0>, C4<0>;
v0xaaaaf8538290_0 .net *"_s2", 31 0, L_0xaaaaf853c3b0;  1 drivers
L_0xffffbd10e018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8538370_0 .net *"_s5", 29 0, L_0xffffbd10e018;  1 drivers
L_0xffffbd10e060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8538450_0 .net/2u *"_s6", 31 0, L_0xffffbd10e060;  1 drivers
v0xaaaaf8538540_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf85385e0_0 .var "count", 1 0;
v0xaaaaf8538710_0 .var "ff1", 0 0;
v0xaaaaf85387d0_0 .var "ff2", 0 0;
v0xaaaaf8538890_0 .net "out_dat", 0 0, L_0xaaaaf854c4d0;  alias, 1 drivers
v0xaaaaf8538980_0 .net "out_vld", 0 0, L_0xaaaaf854c650;  alias, 1 drivers
v0xaaaaf8538a20_0 .net "rst", 0 0, L_0xaaaaf8372840;  alias, 1 drivers
v0xaaaaf8538b50_0 .net "rx_in", 0 0, L_0xaaaaf83738e0;  alias, 1 drivers
v0xaaaaf8538c10_0 .net "sample_strb", 0 0, L_0xaaaaf853c300;  alias, 1 drivers
v0xaaaaf8538cd0_0 .net "sample_strobe", 0 0, v0xaaaaf8538170_0;  1 drivers
L_0xaaaaf853c3b0 .concat [ 2 30 0 0], v0xaaaaf85385e0_0, L_0xffffbd10e018;
L_0xaaaaf854c4d0 .cmp/gt 32, L_0xaaaaf853c3b0, L_0xffffbd10e060;
S_0xaaaaf8537bd0 .scope module, "sample_strb_gen" "strb_gen" 16 23, 4 2 0, S_0xaaaaf8537850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaf8537dc0 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaf8537f00_0 .net "clk", 0 0, L_0xaaaaf853c1b0;  alias, 1 drivers
v0xaaaaf8537fc0_0 .var "counter", 0 0;
v0xaaaaf85380a0_0 .net "rst", 0 0, L_0xaaaaf8372840;  alias, 1 drivers
v0xaaaaf8538170_0 .var "strobe", 0 0;
    .scope S_0xaaaaf8537bd0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8537fc0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaaf8537bd0;
T_1 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf85380a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8537fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8538170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaaf8537fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf8538170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8537fc0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8538170_0, 0;
    %load/vec4 v0xaaaaf8537fc0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaf8537fc0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaaf8537850;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8538710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf85387d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf85385e0_0, 0, 2;
    %end;
    .thread T_2, $init;
    .scope S_0xaaaaf8537850;
T_3 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf8538a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8538710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf85387d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf85385e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaf8538b50_0;
    %assign/vec4 v0xaaaaf8538710_0, 0;
    %load/vec4 v0xaaaaf8538710_0;
    %assign/vec4 v0xaaaaf85387d0_0, 0;
    %load/vec4 v0xaaaaf8538cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaaf85387d0_0;
    %pad/u 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0xaaaaf85385e0_0;
    %load/vec4 v0xaaaaf85387d0_0;
    %pad/u 2;
    %add;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0xaaaaf85385e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaf852f240;
T_4 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaaf8531140_0, 0, 80;
    %end;
    .thread T_4, $init;
    .scope S_0xaaaaf852f240;
T_5 ;
    %vpi_call/w 13 37 "$readmemb", "../source/detect_preamble/preamble_correlator_coeffs.mem", v0xaaaaf8530260 {0 0 0};
    %vpi_call/w 13 38 "$readmemb", "../source/detect_preamble/preamble_correlator_lengths.mem", v0xaaaaf8530490 {0 0 0};
    %vpi_call/w 13 39 "$readmemb", "../source/detect_preamble/preamble_correlator_scaling.mem", v0xaaaaf8530670 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaaf852f240;
T_6 ;
    %wait E_0xaaaaf852f720;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0xaaaaf85308a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0xaaaaf8531140_0;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf8530260, 4;
    %xnor;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %store/vec4a v0xaaaaf8531530, 4, 0;
    %load/vec4 v0xaaaaf85308a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xaaaaf85308a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %store/vec4a v0xaaaaf852fcd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf8530b00_0, 0, 32;
T_6.4 ;
    %load/vec4 v0xaaaaf8530b00_0;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf8530490, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf852fcd0, 4;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf8531300, 4;
    %load/vec4 v0xaaaaf8530b00_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %store/vec4a v0xaaaaf852fcd0, 4, 0;
    %load/vec4 v0xaaaaf8530b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8530b00_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0xaaaaf85308a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0xaaaaf85308a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.7, 5;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf852faa0, 4;
    %pad/u 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf8530670, 4;
    %pad/u 18;
    %mul;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %store/vec4a v0xaaaaf8531080, 4, 0;
    %load/vec4 v0xaaaaf85308a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
T_6.8 ;
    %load/vec4 v0xaaaaf85308a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.9, 5;
    %ix/getv/s 4, v0xaaaaf85308a0_0;
    %load/vec4a v0xaaaaf8530d60, 4;
    %load/vec4 v0xaaaaf85308a0_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaf85300c0_0, 4, 7;
    %load/vec4 v0xaaaaf85308a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf85308a0_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v0xaaaaf8531220_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaaaf85301a0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaf852f240;
T_7 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf8530cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaaf8531140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf8531220_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf8530be0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaaf8530be0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 80;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8531300, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf852faa0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8530d60, 0, 4;
    %load/vec4 v0xaaaaf8530be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8530be0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaf8530a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaaf8531140_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaaf8530980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf8531140_0, 0;
T_7.4 ;
    %load/vec4 v0xaaaaf8530a40_0;
    %load/vec4 v0xaaaaf8531220_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf8531220_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf8530be0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0xaaaaf8530be0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.7, 5;
    %ix/getv/s 4, v0xaaaaf8530be0_0;
    %load/vec4a v0xaaaaf8531530, 4;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8531300, 0, 4;
    %ix/getv/s 4, v0xaaaaf8530be0_0;
    %load/vec4a v0xaaaaf852fcd0, 4;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf852faa0, 0, 4;
    %ix/getv/s 4, v0xaaaaf8530be0_0;
    %load/vec4a v0xaaaaf8531080, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %ix/getv/s 3, v0xaaaaf8530be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8530d60, 0, 4;
    %load/vec4 v0xaaaaf8530be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8530be0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaf8531ba0;
T_8 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf85322b0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf8532120, 4;
    %assign/vec4 v0xaaaaf85323a0_0, 0;
    %load/vec4 v0xaaaaf85326c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaaf85325e0_0;
    %load/vec4 v0xaaaaf85324b0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8532120, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaaf8531710;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8533c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8534140_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8533b50_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8533f90_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8534200_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8534080_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8533ed0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xaaaaf8531710;
T_10 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf8533cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8533b50_0, 0;
    %assign/vec4 v0xaaaaf8533c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8533f90_0, 0;
    %assign/vec4 v0xaaaaf8534140_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8534080_0, 0;
    %assign/vec4 v0xaaaaf8534200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaf85334c0_0;
    %load/vec4 v0xaaaaf8533580_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xaaaaf8533910_0;
    %load/vec4 v0xaaaaf8533640_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8533b50_0, 0;
    %assign/vec4 v0xaaaaf8533c10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaaf8533c10_0;
    %load/vec4 v0xaaaaf8533b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaf8533a90_0;
    %load/vec4 v0xaaaaf8533340_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8533b50_0, 0;
    %assign/vec4 v0xaaaaf8533c10_0, 0;
T_10.3 ;
    %load/vec4 v0xaaaaf8534140_0;
    %load/vec4 v0xaaaaf8533f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaf8533e30_0;
    %load/vec4 v0xaaaaf8533400_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8533f90_0, 0;
    %assign/vec4 v0xaaaaf8534140_0, 0;
    %load/vec4 v0xaaaaf8534140_0;
    %load/vec4 v0xaaaaf8533f90_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaf8534080_0, 0;
    %assign/vec4 v0xaaaaf8534200_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaf8534420;
T_11 ;
    %end;
    .thread T_11;
    .scope S_0xaaaaf852e6d0;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf8537660_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8536360_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8537180_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf8536ee0_0, 0, 7;
    %end;
    .thread T_12, $init;
    .scope S_0xaaaaf852e6d0;
T_13 ;
    %wait E_0xaaaaf852f1e0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf8536400_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf85364e0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf8536aa0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0xaaaaf8536aa0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0xaaaaf85364e0_0;
    %load/vec4 v0xaaaaf85361a0_0;
    %load/vec4 v0xaaaaf8536aa0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0xaaaaf8536aa0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaf8536400_0, 0, 4;
    %load/vec4 v0xaaaaf85361a0_0;
    %load/vec4 v0xaaaaf8536aa0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaaf85364e0_0, 0, 7;
T_13.2 ;
    %load/vec4 v0xaaaaf8536aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8536aa0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaaf852e6d0;
T_14 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf85375c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf8536ee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf8536e20_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf8537180_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaaf8537660_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaf85370a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaaf8536d80_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0xaaaaf8536ee0_0;
    %load/vec4 v0xaaaaf85364e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaaf85364e0_0;
    %assign/vec4 v0xaaaaf8536ee0_0, 0;
    %load/vec4 v0xaaaaf8536400_0;
    %assign/vec4 v0xaaaaf8536e20_0, 0;
    %load/vec4 v0xaaaaf8536360_0;
    %assign/vec4 v0xaaaaf8537180_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaaaf8537660_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf8536ee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf8536e20_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf8537180_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaaf852e6d0;
T_15 ;
    %wait E_0xaaaaf852d760;
    %load/vec4 v0xaaaaf8537660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf85370a0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8536fc0_0, 0, 15;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0xaaaaf8535f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.6, 8;
T_15.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.6, 8;
 ; End of false expr.
    %blend;
T_15.6;
    %store/vec4 v0xaaaaf85370a0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8536fc0_0, 0, 15;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0xaaaaf8536060_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0xaaaaf85370a0_0, 0, 2;
    %load/vec4 v0xaaaaf8536360_0;
    %load/vec4 v0xaaaaf85374f0_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaaf8536fc0_0, 0, 15;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0xaaaaf8535fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %store/vec4 v0xaaaaf85370a0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf8536fc0_0, 0, 15;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaaf852e6d0;
T_16 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf85375c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf8537660_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf8536360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8537310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaf8536c10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaf8536d80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaaf85370a0_0;
    %assign/vec4 v0xaaaaf8537660_0, 0;
    %load/vec4 v0xaaaaf8536fc0_0;
    %assign/vec4 v0xaaaaf8536360_0, 0;
    %load/vec4 v0xaaaaf85373b0_0;
    %assign/vec4 v0xaaaaf8537310_0, 0;
    %load/vec4 v0xaaaaf8536b40_0;
    %load/vec4 v0xaaaaf8536c10_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf8536c10_0, 0;
    %load/vec4 v0xaaaaf8536cb0_0;
    %load/vec4 v0xaaaaf8536d80_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf8536d80_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaaf84c1ab0;
T_17 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0xaaaaf8394b30_0, 0, 13;
    %end;
    .thread T_17, $init;
    .scope S_0xaaaaf84c1ab0;
T_18 ;
    %vpi_call/w 7 35 "$readmemb", "../source/detect_bits/bits_correlator_coeffs.mem", v0xaaaaf8406980 {0 0 0};
    %vpi_call/w 7 36 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaaf8406b60 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0xaaaaf84c1ab0;
T_19 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf8396c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xaaaaf8394b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf84068b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaaf839daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xaaaaf8394b30_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0xaaaaf839d9e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf8394b30_0, 0;
T_19.2 ;
    %load/vec4 v0xaaaaf839daa0_0;
    %assign/vec4 v0xaaaaf84068b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaaf84c1ab0;
T_20 ;
    %wait E_0xaaaaf8438d60;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf8396d40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf8396e20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf8396f00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf8394a50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf8396bc0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0xaaaaf8396bc0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0xaaaaf8396bc0_0;
    %load/vec4 v0xaaaaf839d900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf8406b60, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0xaaaaf8396d40_0;
    %load/vec4 v0xaaaaf8394b30_0;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf8396d40_0, 0, 4;
    %load/vec4 v0xaaaaf8396e20_0;
    %load/vec4 v0xaaaaf8394b30_0;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %load/vec4 v0xaaaaf839d900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf8406980, 4;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf8396e20_0, 0, 4;
    %load/vec4 v0xaaaaf8396f00_0;
    %load/vec4 v0xaaaaf8394b30_0;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %load/vec4 v0xaaaaf839d900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf8406980, 4;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf8396f00_0, 0, 4;
    %load/vec4 v0xaaaaf8394a50_0;
    %load/vec4 v0xaaaaf8394b30_0;
    %load/vec4 v0xaaaaf8396bc0_0;
    %part/s 1;
    %nor/r;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf8394a50_0, 0, 4;
T_20.2 ;
    %load/vec4 v0xaaaaf8396bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8396bc0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaaf84c07a0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaaaf83940e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8398800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8398740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf83986a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf83963c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf8383aa0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaaaf83839c0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0xaaaaf84c07a0;
T_22 ;
    %vpi_call/w 6 28 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaaf8394040 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0xaaaaf84c07a0;
T_23 ;
    %wait E_0xaaaaf82fe260;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf83a3fc0_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaf83a3fc0_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf83a40a0_0;
    %parti/s 4, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaf83a3fc0_0, 0, 2;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf83a3fc0_0, 0, 2;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaaf84c07a0;
T_24 ;
    %wait E_0xaaaaf82fe1f0;
    %load/vec4 v0xaaaaf83941a0_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf83a40a0_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8396650_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf83a40a0_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf83a3ee0_0, 0, 2;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaaf83941a0_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf8396650_0;
    %load/vec4 v0xaaaaf8383aa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaf83a3ee0_0, 0, 2;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf83a3ee0_0, 0, 2;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xaaaaf84c07a0;
T_25 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf83985d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaaf83940e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8398800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf8383aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf8398740_0, 0;
    %load/vec4 v0xaaaaf83962e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf8394040, 4;
    %pad/u 8;
    %assign/vec4 v0xaaaaf83839c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf83986a0_0, 0;
    %load/vec4 v0xaaaaf83962e0_0;
    %assign/vec4 v0xaaaaf83963c0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0xaaaaf83a40a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaf8396650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaf83941a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaaf8393f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaaf83940e0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf83839c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v0xaaaaf83940e0_0;
    %addi 1, 0, 8;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %assign/vec4 v0xaaaaf83940e0_0, 0;
T_25.2 ;
    %load/vec4 v0xaaaaf8398740_0;
    %assign/vec4 v0xaaaaf8398800_0, 0;
    %load/vec4 v0xaaaaf83a4180_0;
    %assign/vec4 v0xaaaaf8398740_0, 0;
    %load/vec4 v0xaaaaf8398740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0xaaaaf83a3fc0_0;
    %assign/vec4 v0xaaaaf8383aa0_0, 0;
T_25.6 ;
    %load/vec4 v0xaaaaf83a3e40_0;
    %assign/vec4 v0xaaaaf83986a0_0, 0;
    %load/vec4 v0xaaaaf83986a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0xaaaaf83a3ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %load/vec4 v0xaaaaf83839c0_0;
    %assign/vec4 v0xaaaaf83839c0_0, 0;
    %jmp T_25.13;
T_25.10 ;
    %load/vec4 v0xaaaaf83839c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %pad/u 8;
    %assign/vec4 v0xaaaaf83839c0_0, 0;
    %jmp T_25.13;
T_25.11 ;
    %load/vec4 v0xaaaaf83839c0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pad/u 8;
    %assign/vec4 v0xaaaaf83839c0_0, 0;
    %jmp T_25.13;
T_25.13 ;
    %pop/vec4 1;
T_25.8 ;
    %load/vec4 v0xaaaaf83a4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0xaaaaf8383c20_0;
    %assign/vec4 v0xaaaaf83a40a0_0, 0;
T_25.14 ;
    %load/vec4 v0xaaaaf83a3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %load/vec4 v0xaaaaf8383c20_0;
    %assign/vec4 v0xaaaaf8396650_0, 0;
T_25.16 ;
    %load/vec4 v0xaaaaf8394280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0xaaaaf8383c20_0;
    %assign/vec4 v0xaaaaf83941a0_0, 0;
T_25.18 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaaf8502fe0;
T_26 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf83a7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xaaaaf83a6e50_0, 0, 16;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaaf83a7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xaaaaf83a70c0_0;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xaaaaf83a70c0_0;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a6e50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
    %load/vec4 v0xaaaaf83a70c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf83a6e50_0, 4, 1;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaaf82d45c0;
T_27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf851c890_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xaaaaf838a250_0, 0, 10;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0xaaaaf852ca70_0, 0, 23;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf851c7f0_0, 0, 7;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaaaf82d7240_0, 0, 5;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0xaaaaf82d73a0_0, 0, 512;
    %pushi/vec4 2097168, 0, 22;
    %store/vec4 v0xaaaaf851c2f0_0, 0, 22;
    %pushi/vec4 65536, 0, 18;
    %store/vec4 v0xaaaaf838a0b0_0, 0, 18;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf851c4d0_0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0xaaaaf851bf30_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_0xaaaaf82d45c0;
T_28 ;
    %wait E_0xaaaaf8314030;
    %load/vec4 v0xaaaaf851c890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.0 ;
    %load/vec4 v0xaaaaf851c390_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.10, 8;
T_28.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_28.10, 8;
 ; End of false expr.
    %blend;
T_28.10;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.1 ;
    %load/vec4 v0xaaaaf838a190_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_28.12, 8;
T_28.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.12, 8;
 ; End of false expr.
    %blend;
T_28.12;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.2 ;
    %load/vec4 v0xaaaaf851c570_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.14, 8;
T_28.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_28.14, 8;
 ; End of false expr.
    %blend;
T_28.14;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.3 ;
    %load/vec4 v0xaaaaf851bfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.15, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_28.16, 8;
T_28.15 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_28.16, 8;
 ; End of false expr.
    %blend;
T_28.16;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.4 ;
    %load/vec4 v0xaaaaf852cb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.17, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_28.18, 8;
T_28.17 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_28.18, 8;
 ; End of false expr.
    %blend;
T_28.18;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.8;
T_28.5 ;
    %load/vec4 v0xaaaaf851c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.20;
T_28.19 ;
    %load/vec4 v0xaaaaf852cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.21, 8;
    %load/vec4 v0xaaaaf851c7f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.23, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_28.24, 8;
T_28.23 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_28.24, 8;
 ; End of false expr.
    %blend;
T_28.24;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.22;
T_28.21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
T_28.22 ;
T_28.20 ;
    %jmp T_28.8;
T_28.6 ;
    %load/vec4 v0xaaaaf82d72e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.25, 8;
    %load/vec4 v0xaaaaf838a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.27, 8;
    %load/vec4 v0xaaaaf851c7f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.29, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_28.30, 8;
T_28.29 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_28.30, 8;
 ; End of false expr.
    %blend;
T_28.30;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.28;
T_28.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
T_28.28 ;
    %jmp T_28.26;
T_28.25 ;
    %load/vec4 v0xaaaaf852cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.31, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
    %jmp T_28.32;
T_28.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xaaaaf851c070_0, 0, 3;
T_28.32 ;
T_28.26 ;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaaf82d45c0;
T_29 ;
    %wait E_0xaaaaf851a720;
    %load/vec4 v0xaaaaf851c890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf851c110_0, 0, 1;
    %jmp T_29.5;
T_29.0 ;
    %load/vec4 v0xaaaaf851c2f0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0xaaaaf851c110_0, 0, 1;
    %jmp T_29.5;
T_29.1 ;
    %load/vec4 v0xaaaaf838a0b0_0;
    %parti/s 1, 17, 6;
    %store/vec4 v0xaaaaf851c110_0, 0, 1;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0xaaaaf851c4d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xaaaaf851c110_0, 0, 1;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0xaaaaf851bf30_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0xaaaaf851c110_0, 0, 1;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xaaaaf82d45c0;
T_30 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf851c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaaf851c890_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaf838a250_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0xaaaaf852ca70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf851c7f0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0xaaaaf82d7240_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0xaaaaf82d73a0_0, 0;
    %pushi/vec4 2097168, 0, 22;
    %assign/vec4 v0xaaaaf851c2f0_0, 0;
    %pushi/vec4 65536, 0, 18;
    %assign/vec4 v0xaaaaf838a0b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf851c4d0_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xaaaaf851bf30_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaaf851c070_0;
    %assign/vec4 v0xaaaaf851c890_0, 0;
    %load/vec4 v0xaaaaf851c890_0;
    %load/vec4 v0xaaaaf851c070_0;
    %cmp/ne;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaf838a250_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0xaaaaf852ca70_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0xaaaaf838a250_0;
    %load/vec4 v0xaaaaf851c430_0;
    %load/vec4 v0xaaaaf82d7520_0;
    %and;
    %pad/u 10;
    %add;
    %load/vec4 v0xaaaaf851c750_0;
    %load/vec4 v0xaaaaf851c1b0_0;
    %and;
    %pad/u 10;
    %add;
    %assign/vec4 v0xaaaaf838a250_0, 0;
    %load/vec4 v0xaaaaf852ca70_0;
    %addi 1, 0, 23;
    %assign/vec4 v0xaaaaf852ca70_0, 0;
T_30.3 ;
    %load/vec4 v0xaaaaf851c890_0;
    %load/vec4 v0xaaaaf851c070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xaaaaf851c890_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xaaaaf851c7f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0xaaaaf851c7f0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0xaaaaf851c7f0_0, 0;
T_30.4 ;
    %load/vec4 v0xaaaaf851c430_0;
    %load/vec4 v0xaaaaf82d7520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0xaaaaf851c890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %jmp T_30.10;
T_30.8 ;
    %load/vec4 v0xaaaaf82d7480_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0xaaaaf838a250_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaaf838a0b0_0, 4, 5;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v0xaaaaf838a250_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_30.11, 5;
    %load/vec4 v0xaaaaf82d7480_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaf838a250_0;
    %assign/vec4/off/d v0xaaaaf82d7240_0, 4, 5;
T_30.11 ;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0xaaaaf838a250_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.13, 5;
    %load/vec4 v0xaaaaf82d7480_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaf838a250_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaf82d73a0_0, 4, 5;
T_30.13 ;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
T_30.6 ;
    %load/vec4 v0xaaaaf851c750_0;
    %load/vec4 v0xaaaaf851c1b0_0;
    %and;
    %load/vec4 v0xaaaaf851c070_0;
    %load/vec4 v0xaaaaf851c890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0xaaaaf851c890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %jmp T_30.21;
T_30.17 ;
    %load/vec4 v0xaaaaf851c2f0_0;
    %parti/s 21, 0, 2;
    %load/vec4 v0xaaaaf851c2f0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf851c2f0_0, 0;
    %jmp T_30.21;
T_30.18 ;
    %load/vec4 v0xaaaaf838a0b0_0;
    %parti/s 17, 0, 2;
    %load/vec4 v0xaaaaf838a0b0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf838a0b0_0, 0;
    %jmp T_30.21;
T_30.19 ;
    %load/vec4 v0xaaaaf851c4d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xaaaaf851c4d0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf851c4d0_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0xaaaaf851bf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xaaaaf851bf30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf851bf30_0, 0;
    %jmp T_30.21;
T_30.21 ;
    %pop/vec4 1;
T_30.15 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaaf850a000;
T_31 ;
    %wait E_0xaaaaf8438e70;
    %load/vec4 v0xaaaaf82d4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0xaaaaf841e9d0_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaaf841ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0xaaaaf841e9d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf841e9d0_0, 4, 1;
    %load/vec4 v0xaaaaf841e9d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xaaaaf82d4380_0;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf841e9d0_0, 4, 1;
    %load/vec4 v0xaaaaf841e9d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf841e9d0_0, 4, 1;
    %load/vec4 v0xaaaaf841e9d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf841e9d0_0, 4, 1;
    %load/vec4 v0xaaaaf82d4380_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf841e9d0_0, 4, 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaaf852cbb0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf852e440_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xaaaaf852def0_0, 0, 5;
    %end;
    .thread T_32, $init;
    .scope S_0xaaaaf852cbb0;
T_33 ;
    %wait E_0xaaaaf852d8a0;
    %load/vec4 v0xaaaaf852e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf852e240_0, 0, 1;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf852e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.9 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.10 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.11 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.12 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.13 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.14 ;
    %load/vec4 v0xaaaaf852def0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf852dd90_0, 0, 1;
    %jmp T_33.17;
T_33.17 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf852e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.18 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.27, 8;
    %load/vec4 v0xaaaaf852dfd0_0;
    %pad/u 3;
    %jmp/1 T_33.28, 8;
T_33.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_33.28, 8;
 ; End of false expr.
    %blend;
T_33.28;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.19 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.29, 8;
    %load/vec4 v0xaaaaf852dfd0_0;
    %pad/u 3;
    %jmp/1 T_33.30, 8;
T_33.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.30, 8;
 ; End of false expr.
    %blend;
T_33.30;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.20 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.31, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_33.32, 8;
T_33.31 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_33.32, 8;
 ; End of false expr.
    %blend;
T_33.32;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.21 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.33, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.34, 8;
T_33.33 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_33.34, 8;
 ; End of false expr.
    %blend;
T_33.34;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.22 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.35, 8;
    %load/vec4 v0xaaaaf852e300_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.37, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_33.38, 9;
T_33.37 ; End of true expr.
    %load/vec4 v0xaaaaf852dfd0_0;
    %pad/u 3;
    %jmp/0 T_33.38, 9;
 ; End of false expr.
    %blend;
T_33.38;
    %jmp/1 T_33.36, 8;
T_33.35 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_33.36, 8;
 ; End of false expr.
    %blend;
T_33.36;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.23 ;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.39, 8;
    %load/vec4 v0xaaaaf852dfd0_0;
    %pad/u 3;
    %jmp/1 T_33.40, 8;
T_33.39 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_33.40, 8;
 ; End of false expr.
    %blend;
T_33.40;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf852e160_0, 0, 3;
    %jmp T_33.26;
T_33.26 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaaf852cbb0;
T_34 ;
    %wait E_0xaaaaf852d840;
    %load/vec4 v0xaaaaf852e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaaf852e440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaaaf852def0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaaf852e160_0;
    %assign/vec4 v0xaaaaf852e440_0, 0;
    %load/vec4 v0xaaaaf852dd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.2, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_34.3, 8;
T_34.2 ; End of true expr.
    %load/vec4 v0xaaaaf852def0_0;
    %addi 1, 0, 5;
    %jmp/0 T_34.3, 8;
 ; End of false expr.
    %blend;
T_34.3;
    %assign/vec4 v0xaaaaf852def0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaaf84bf490;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf830a340_0, 0, 1;
    %end;
    .thread T_35, $init;
    .scope S_0xaaaaf84bf490;
T_36 ;
    %wait E_0xaaaaf8375c20;
    %load/vec4 v0xaaaaf830a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf830a340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf842e750_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xaaaaf830a340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf842e750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf830a340_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf842e750_0, 0;
    %load/vec4 v0xaaaaf830a340_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaf830a340_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xaaaaf84be5f0;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf83f5ac0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf82fd7d0_0, 0, 4;
    %end;
    .thread T_37, $init;
    .scope S_0xaaaaf84be5f0;
T_38 ;
    %wait E_0xaaaaf8379c60;
    %load/vec4 v0xaaaaf83f5ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %jmp T_38.4;
T_38.0 ;
    %load/vec4 v0xaaaaf83f5ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.5, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_38.6, 8;
T_38.5 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_38.6, 8;
 ; End of false expr.
    %blend;
T_38.6;
    %store/vec4 v0xaaaaf83f5d20_0, 0, 2;
    %jmp T_38.4;
T_38.1 ;
    %load/vec4 v0xaaaaf83f5ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_38.8, 8;
T_38.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_38.8, 8;
 ; End of false expr.
    %blend;
T_38.8;
    %store/vec4 v0xaaaaf83f5d20_0, 0, 2;
    %jmp T_38.4;
T_38.2 ;
    %load/vec4 v0xaaaaf83f5ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_38.10, 8;
T_38.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_38.10, 8;
 ; End of false expr.
    %blend;
T_38.10;
    %store/vec4 v0xaaaaf83f5d20_0, 0, 2;
    %jmp T_38.4;
T_38.3 ;
    %load/vec4 v0xaaaaf83f5ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_38.12, 8;
T_38.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_38.12, 8;
 ; End of false expr.
    %blend;
T_38.12;
    %store/vec4 v0xaaaaf83f5d20_0, 0, 2;
    %jmp T_38.4;
T_38.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf83f5ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %jmp T_38.17;
T_38.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf82fd590_0, 0, 1;
    %jmp T_38.17;
T_38.14 ;
    %load/vec4 v0xaaaaf82fd7d0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf82fd8b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf82fd590_0, 0, 1;
    %jmp T_38.17;
T_38.15 ;
    %load/vec4 v0xaaaaf82fd8b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0xaaaaf82fd7d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xaaaaf82fd590_0, 0, 1;
    %jmp T_38.17;
T_38.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf82fd590_0, 0, 1;
    %jmp T_38.17;
T_38.17 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xaaaaf84be5f0;
T_39 ;
    %wait E_0xaaaaf83792e0;
    %load/vec4 v0xaaaaf82fd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf82fd7d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf83f5ac0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaaaaf82fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0xaaaaf82fd7d0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf82fd8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf82fd7d0_0, 0;
    %load/vec4 v0xaaaaf83f5d20_0;
    %assign/vec4 v0xaaaaf83f5ac0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0xaaaaf82fd7d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaaf82fd7d0_0, 0;
    %load/vec4 v0xaaaaf83f5ac0_0;
    %assign/vec4 v0xaaaaf83f5ac0_0, 0;
T_39.5 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaaaaf8511100;
T_40 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaf853ba40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf853bb20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf853bbf0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf853bd80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf853b520_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf853b800_0, 0, 2;
    %pushi/vec4 4293950464, 0, 48;
    %concati/vec4 4227859455, 0, 32;
    %store/vec4 v0xaaaaf853b760_0, 0, 80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf853b450_0, 0, 1;
    %end;
    .thread T_40, $init;
    .scope S_0xaaaaf8511100;
T_41 ;
    %wait E_0xaaaaf8375c20;
    %load/vec4 v0xaaaaf853b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/qb/v v0xaaaaf853b8c0_0, 1;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaaf8511100;
T_42 ;
    %wait E_0xaaaaf8375c20;
    %load/vec4 v0xaaaaf853b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %delete/obj v0xaaaaf853b8c0_0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaaf8511100;
T_43 ;
    %wait E_0xaaaaf8375c20;
    %load/vec4 v0xaaaaf853bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xaaaaf853bb20_0;
    %store/qb/v v0xaaaaf853b8c0_0, 1;
    %vpi_func 2 131 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaf853bb20_0, 0;
T_43.0 ;
    %load/vec4 v0xaaaaf853be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0xaaaaf853bd80_0;
    %assign/vec4 v0xaaaaf853b800_0, 0;
    %load/vec4 v0xaaaaf853b520_0;
    %assign/vec4 v0xaaaaf853bd80_0, 0;
    %load/vec4 v0xaaaaf853b520_0;
    %load/vec4 v0xaaaaf853bd80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_43.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0xaaaaf853bbf0_0;
    %addi 1, 0, 32;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0xaaaaf853bbf0_0, 0;
    %load/vec4 v0xaaaaf853bd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.6 ;
    %vpi_func 2 140 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaf853b450_0, 0;
    %jmp T_43.10;
T_43.7 ;
    %vpi_func 2 141 "$urandom_range" 32, P_0xaaaaf851b310, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.11, 8;
    %load/vec4 v0xaaaaf853b760_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaaf853bbf0_0;
    %sub;
    %part/s 1;
    %nor/r;
    %jmp/1 T_43.12, 8;
T_43.11 ; End of true expr.
    %load/vec4 v0xaaaaf853b760_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaaf853bbf0_0;
    %sub;
    %part/s 1;
    %jmp/0 T_43.12, 8;
 ; End of false expr.
    %blend;
T_43.12;
    %assign/vec4 v0xaaaaf853b450_0, 0;
    %jmp T_43.10;
T_43.8 ;
    %vpi_func 2 142 "$urandom_range" 32, P_0xaaaaf851b310, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.13, 8;
    %load/vec4 v0xaaaaf853b380_0;
    %nor/r;
    %jmp/1 T_43.14, 8;
T_43.13 ; End of true expr.
    %load/vec4 v0xaaaaf853b380_0;
    %jmp/0 T_43.14, 8;
 ; End of false expr.
    %blend;
T_43.14;
    %assign/vec4 v0xaaaaf853b450_0, 0;
    %jmp T_43.10;
T_43.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf853b450_0, 0;
    %jmp T_43.10;
T_43.10 ;
    %pop/vec4 1;
T_43.2 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaaf8511100;
T_44 ;
    %wait E_0xaaaaf8375c20;
    %load/vec4 v0xaaaaf853b690_0;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 150 "$size" 32, v0xaaaaf853b8c0_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0xaaaaf853b5c0_0;
    %qpop/f/v v0xaaaaf853b8c0_0;
    %cmp/e;
    %jmp/0xz  T_44.2, 4;
    %vpi_func 2 152 "$size" 32, v0xaaaaf853b8c0_0 {0 0 0};
    %vpi_call/w 2 152 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaf853b5c0_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_44.3;
T_44.2 ;
    %vpi_func 2 154 "$size" 32, v0xaaaaf853b8c0_0 {0 0 0};
    %vpi_call/w 2 154 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaf853b5c0_0, S<0,vec4,u32>, $time {1 0 0};
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaaf8511100;
T_45 ;
    %wait E_0xaaaaf8376a20;
    %load/vec4 v0xaaaaf853bd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.0 ;
    %load/vec4 v0xaaaaf853bbf0_0;
    %cmpi/e 299, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_45.6, 8;
T_45.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_45.6, 8;
 ; End of false expr.
    %blend;
T_45.6;
    %store/vec4 v0xaaaaf853b520_0, 0, 2;
    %jmp T_45.4;
T_45.1 ;
    %load/vec4 v0xaaaaf853bbf0_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_45.8, 8;
T_45.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_45.8, 8;
 ; End of false expr.
    %blend;
T_45.8;
    %store/vec4 v0xaaaaf853b520_0, 0, 2;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0xaaaaf853bbf0_0;
    %cmpi/e 799, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_45.10, 8;
T_45.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_45.10, 8;
 ; End of false expr.
    %blend;
T_45.10;
    %store/vec4 v0xaaaaf853b520_0, 0, 2;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0xaaaaf853bbf0_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_45.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_45.12, 8;
T_45.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_45.12, 8;
 ; End of false expr.
    %blend;
T_45.12;
    %store/vec4 v0xaaaaf853b520_0, 0, 2;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xaaaaf8511100;
T_46 ;
    %vpi_call/w 2 171 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 172 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf853b240_0, 0, 1;
    %pushi/vec4 18000, 0, 32;
T_46.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.1, 5;
    %jmp/1 T_46.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0xaaaaf853b240_0;
    %inv;
    %store/vec4 v0xaaaaf853b240_0, 0, 1;
    %jmp T_46.0;
T_46.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 175 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "../tests/top_tb.v";
    "../source/encode/fm0_encoder.v";
    "../source/clk/strb_gen.v";
    "../source/top.v";
    "../source/detect_bits/bits_detector.v";
    "../source/detect_bits/bits_correlator.v";
    "../source/crc/crc16.v";
    "../source/crc/crc5.v";
    "../source/ctrl_fsm.v";
    "../source/encode/pie_encoder.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
    "../source/clk/sampler.v";
