Analysis & Synthesis report for exp4
Tue Jul 07 20:33:37 2015
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jul 07 20:33:37 2015    ;
; Quartus II Version          ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name               ; exp4                                     ;
; Top-level Entity Name       ; G1                                       ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 40                                       ;
; Total pins                  ; 74                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EPM240T100C5       ;                    ;
; Top-level entity name                                              ; G1                 ; exp4               ;
; Family name                                                        ; MAX II             ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- MAX II                                   ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+
; G1.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/G1.bdf     ;
; a7455.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/a7455.bdf  ;
; a7411.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/a7411.bdf  ;
; a7410.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/a7410.bdf  ;
; a74240.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/a74240.bdf ;
; a74138.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fsszns/Desktop/exp4/a74138.bdf ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 40    ;
;     -- Combinational with no register       ; 33    ;
;     -- Register only                        ; 7     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 21    ;
;     -- 3 input functions                    ; 7     ;
;     -- 2 input functions                    ; 5     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;         -- Combinational cells for routing  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 40    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 7     ;
;                                             ;       ;
; Total registers                             ; 7     ;
; I/O pins                                    ; 74    ;
; Maximum fan-out node                        ; U6_3  ;
; Maximum fan-out                             ; 15    ;
; Total fan-out                               ; 180   ;
; Average fan-out                             ; 1.58  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; |G1                        ; 40 (7)      ; 7            ; 0          ; 74   ; 0            ; 33 (0)       ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1                 ;
;    |a7411:inst37|          ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a7411:inst37    ;
;    |a7411:inst38|          ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a7411:inst38    ;
;    |a7411:inst39|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a7411:inst39    ;
;    |a74138:inst49|         ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a74138:inst49   ;
;    |a74138:inst50|         ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a74138:inst50   ;
;    |a74138:inst|           ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a74138:inst     ;
;    |a7455:inst26|          ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a7455:inst26    ;
;    |a7455:inst28|          ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |G1|a7455:inst28    ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 7     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Tue Jul 07 20:33:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp4 -c exp4
Info: Found 1 design units, including 1 entities, in source file G1.bdf
    Info: Found entity 1: G1
Info: Found 1 design units, including 1 entities, in source file ../EXEX/EXEX.bdf
    Info: Found entity 1: EXEX
Info: Found 1 design units, including 1 entities, in source file a7455.bdf
    Info: Found entity 1: a7455
Info: Found 1 design units, including 1 entities, in source file a7411.bdf
    Info: Found entity 1: a7411
Info: Found 1 design units, including 1 entities, in source file a7410.bdf
    Info: Found entity 1: a7410
Info: Found 1 design units, including 1 entities, in source file a74240.bdf
    Info: Found entity 1: a74240
Info: Found 1 design units, including 1 entities, in source file a74138.bdf
    Info: Found entity 1: a74138
Warning: Can't analyze file -- file C:/Users/fsszns/Desktop/exp4/G1.vhd is missing
Info: Elaborating entity "G1" for the top level hierarchy
Warning: Port "a1A3" of type a74240 and instance "inst43" is missing source signal
Warning: Port "a1A4" of type a74240 and instance "inst43" is missing source signal
Warning: Port "a2A3" of type a74240 and instance "inst43" is missing source signal
Warning: Port "c" of type a7411 and instance "inst37" is missing source signal
Info: Elaborating entity "a7411" for hierarchy "a7411:inst39"
Info: Elaborating entity "a74240" for hierarchy "a74240:inst43"
Info: Elaborating entity "a74138" for hierarchy "a74138:inst"
Info: Elaborating entity "a7455" for hierarchy "a7455:inst26"
Info: Elaborating entity "a7410" for hierarchy "a7410:inst40"
Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN
    Warning: Converting TRI node "a74240:inst44|27" that feeds logic to a wire
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus RSBUS~0 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus RDBUS~0 that it feeds
Warning: Removed always-enabled tri-state buffer a74240:inst43|1 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst43|26 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|26 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|6 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|27 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|11 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|26 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|1 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|36 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst18 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst17 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst16 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst15 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst10 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst9 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer inst8 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|10 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst45|31 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst43|6~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|10~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|6~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|11~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|1~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|31~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|36~0 feeding logic, open-drain buffer, or output pin
Warning: Tri-state bus RSBUS~0 is fed by always-enabled I/O buffer a74240:inst43|31, deleting other fan-ins of the tri-state bus
Warning: Tri-state bus RDBUS~0 is fed by always-enabled I/O buffer RDBUS~1, deleting other fan-ins of the tri-state bus
Warning: Removed always-enabled tri-state buffer a74240:inst43|6 feeding logic, open-drain buffer, or output pin
Warning: Converting TRI node "a74240:inst44|10" that feeds logic to an OR gate
Warning: Converting TRI node "a74240:inst44|6" that feeds logic to an OR gate
Warning: Removed always-enabled tri-state buffer a74240:inst44|11 feeding logic, open-drain buffer, or output pin
Warning: Converting TRI node "a74240:inst44|1" that feeds logic to an OR gate
Warning: Removed always-enabled tri-state buffer a74240:inst44|31 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst44|36 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer a74240:inst43|31 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer RDBUS~2 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer RDBUS~1 feeding logic, open-drain buffer, or output pin
Info: Implemented 114 device resources after synthesis - the final resource count might be different
    Info: Implemented 37 input pins
    Info: Implemented 37 output pins
    Info: Implemented 40 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Processing ended: Tue Jul 07 20:33:37 2015
    Info: Elapsed time: 00:00:01


