Analysis & Synthesis Status : Successful - Fri Nov 06 14:08:41 2020
Quartus II Version : 7.2 Build 151 09/26/2007 SJ Full Version
Revision Name : reg
Top-level Entity Name : reg
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 2
Total registers : 2
Total pins : 7
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
