irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 15, 2023 at 12:54:19 IST
irun
	-access +rwc
	register.v
file: register.v
	module worklib.regg_test:v
		errors: 0, warnings: 0
	module worklib.regg_ex:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		regg_test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.regg_ex:v <0x3859b186>
			streams:  16, words:  9806
		worklib.regg_test:v <0x3b1ab97a>
			streams:  12, words: 12172
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           20      20
		Scalar wires:         2       -
		Vectored wires:       6       -
		Always blocks:        4       4
		Initial blocks:       4       4
		Cont. assignments:    0       1
		Pseudo assignments:   7       7
	Writing initial simulation snapshot: worklib.regg_test:v
Loading snapshot worklib.regg_test:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
Time:  0, f=  x
Time: 27, f=  8
Time: 47, f=  2
Time: 67, f= 40
Time: 87, f=  3
Time:107, f=  5
mem[125] =   8
mem[126] =   x
mem[127] =   2
mem[128] =  40
mem[129] =   3
mem[130] =   5
Simulation complete via $finish(1) at time 300 NS + 0
./register.v:51  #300 $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 15, 2023 at 12:54:20 IST  (total: 00:00:01)
