and r0, r0, r1 
mvn r2, r0 
mvn r1, r2 
mvn r0, r1 
