Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 05:49:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.207        0.000                      0                 1022        0.122        0.000                      0                 1022        3.000        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.191        0.000                      0                  108        0.262        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               3.207        0.000                      0                  914        0.122        0.000                      0                  914       49.500        0.000                       0                   361  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.766ns (23.764%)  route 2.457ns (76.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.742     8.359    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430    14.835    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X34Y22         FDRE (Setup_fdre_C_R)       -0.524    14.550    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.766ns (23.764%)  route 2.457ns (76.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.742     8.359    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430    14.835    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X34Y22         FDRE (Setup_fdre_C_R)       -0.524    14.550    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.766ns (24.461%)  route 2.366ns (75.539%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.650     8.267    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.838    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.297    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X34Y20         FDRE (Setup_fdre_C_R)       -0.524    14.576    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.766ns (24.461%)  route 2.366ns (75.539%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.650     8.267    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.838    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.297    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X34Y20         FDRE (Setup_fdre_C_R)       -0.524    14.576    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.766ns (24.461%)  route 2.366ns (75.539%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.650     8.267    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.838    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.297    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X34Y20         FDRE (Setup_fdre_C_R)       -0.524    14.576    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.766ns (24.461%)  route 2.366ns (75.539%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  timerseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.048     6.702    timerseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.667     7.492    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.650     8.267    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.838    timerseg_driver/ctr/clk
    SLICE_X34Y20         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.297    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X34Y20         FDRE (Setup_fdre_C_R)       -0.524    14.576    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.704ns (22.766%)  route 2.388ns (77.234%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.467    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.591 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.663     7.255    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.242    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.660    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.704ns (22.766%)  route 2.388ns (77.234%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.467    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.591 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.663     7.255    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.242    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.660    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.704ns (22.766%)  route 2.388ns (77.234%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.467    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.591 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.663     7.255    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.242    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.660    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.704ns (22.766%)  route 2.388ns (77.234%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.467    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.591 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.663     7.255    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.242    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.660    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.116     1.764    bseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.874 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.874    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_6
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.105     1.612    bseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.116     1.765    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.875 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.875    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_6
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.607%)  route 0.115ns (31.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.115     1.763    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.874    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_5
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.105     1.612    bseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.596%)  route 0.115ns (31.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.115     1.764    aseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.875    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_5
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X41Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.876    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X41Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.876    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.767    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.875    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.105     1.612    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.768    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.876    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.105     1.612    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.768    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.876    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.105     1.612    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.768    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.876    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.105     1.612    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y4    aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y4    aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        3.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.813ns  (logic 54.391ns (56.768%)  route 41.423ns (43.232%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.182    96.538    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.322    96.860 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.582    97.443    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.493   101.493    brams/bram2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -97.443    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.363ns  (logic 54.232ns (56.279%)  route 42.132ns (43.722%))
  Logic Levels:           273  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.797    95.945    sm/ram_reg_i_136_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.069 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.597    96.666    sm/D_states_q[0]_i_10_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.790 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.425    97.215    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124    97.339 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.654    97.993    sm/D_states_d__0[0]
    SLICE_X58Y15         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.512   101.512    sm/clk_out1
    SLICE_X58Y15         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.094   101.606    
                         clock uncertainty           -0.149   101.457    
    SLICE_X58Y15         FDSE (Setup_fdse_C_D)       -0.103   101.354    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.354    
                         arrival time                         -97.993    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.798ns  (logic 54.366ns (56.750%)  route 41.432ns (43.250%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.182    96.538    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.297    96.835 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.592    97.428    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.493   101.493    brams/bram1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.857    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.857    
                         arrival time                         -97.428    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.965ns  (logic 54.232ns (56.512%)  route 41.733ns (43.488%))
  Logic Levels:           273  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.672    95.819    sm/ram_reg_i_136_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I2_O)        0.124    95.943 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.296    96.239    sm/D_states_q[2]_i_19_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.363 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.514    96.877    sm/D_states_q[2]_i_4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I2_O)        0.124    97.001 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.593    97.594    sm/D_states_d__0[2]
    SLICE_X62Y16         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.512   101.512    sm/clk_out1
    SLICE_X62Y16         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.592    
                         clock uncertainty           -0.149   101.443    
    SLICE_X62Y16         FDSE (Setup_fdse_C_D)       -0.047   101.396    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.396    
                         arrival time                         -97.594    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.794ns  (logic 54.366ns (56.753%)  route 41.428ns (43.247%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 101.448 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.846    96.202    sm/M_alum_out[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.297    96.499 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.924    97.423    L_reg/D[0]
    SLICE_X49Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.448   101.448    L_reg/clk_out1
    SLICE_X49Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.080   101.528    
                         clock uncertainty           -0.149   101.379    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)       -0.103   101.276    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        101.276    
                         arrival time                         -97.424    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.786ns  (logic 54.366ns (56.757%)  route 41.421ns (43.243%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 101.443 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.846    96.202    sm/M_alum_out[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.297    96.499 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.916    97.416    L_reg/D[0]
    SLICE_X47Y14         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.443   101.443    L_reg/clk_out1
    SLICE_X47Y14         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.523    
                         clock uncertainty           -0.149   101.374    
    SLICE_X47Y14         FDRE (Setup_fdre_C_D)       -0.103   101.271    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.271    
                         arrival time                         -97.416    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.735ns  (logic 54.366ns (56.788%)  route 41.369ns (43.212%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.846    96.202    sm/M_alum_out[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.297    96.499 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.865    97.364    L_reg/D[0]
    SLICE_X48Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.446   101.446    L_reg/clk_out1
    SLICE_X48Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.080   101.526    
                         clock uncertainty           -0.149   101.377    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.105   101.272    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                        101.272    
                         arrival time                         -97.365    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.843ns  (logic 54.490ns (56.853%)  route 41.353ns (43.147%))
  Logic Levels:           273  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.725    96.082    sm/M_alum_out[0]
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.297    96.379 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.429    96.808    sm/D_states_q[1]_i_2_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    96.932 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.541    97.472    sm/D_states_d__0[1]
    SLICE_X59Y19         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507   101.507    sm/clk_out1
    SLICE_X59Y19         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X59Y19         FDSE (Setup_fdse_C_D)       -0.067   101.385    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.385    
                         arrival time                         -97.472    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.704ns  (logic 54.366ns (56.806%)  route 41.338ns (43.194%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.846    96.202    sm/M_alum_out[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.297    96.499 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.834    97.333    L_reg/D[0]
    SLICE_X48Y14         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.446   101.446    L_reg/clk_out1
    SLICE_X48Y14         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.080   101.526    
                         clock uncertainty           -0.149   101.377    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)       -0.103   101.274    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.274    
                         arrival time                         -97.333    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.665ns  (logic 54.366ns (56.830%)  route 41.299ns (43.170%))
  Logic Levels:           272  (CARRY4=235 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 101.445 - 100.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.629     1.629    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDSE (Prop_fdse_C_Q)         0.456     2.085 f  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         2.018     4.104    sm/D_states_q[7]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.228 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=4, routed)           1.124     5.351    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.475 r  sm/ram_reg_i_264/O
                         net (fo=1, routed)           0.615     6.090    sm/ram_reg_i_264_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  sm/ram_reg_i_144/O
                         net (fo=13, routed)          1.276     7.489    L_reg/M_sm_ra2[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.613 f  L_reg/ram_reg_i_425/O
                         net (fo=1, routed)           1.318     8.932    sm/D_registers_q[7][12]_i_657
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.150     9.082 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.817     9.899    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.781 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.781    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.938 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.822    11.759    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.329    12.088 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    12.088    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.621 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.621    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.738    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.855    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.038    14.010    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124    14.134 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    14.134    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.684 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.798    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.912 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.912    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    15.026    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.297 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.863    16.160    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.533 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.533    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.066 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.574 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          1.036    18.610    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.942 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.942    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.492 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.062 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.734    20.796    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.313    21.109 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    21.109    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.642 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.642    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.759 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.759    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.876 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.876    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.993 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.110 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          0.934    23.044    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    23.168 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.168    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.718 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.718    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.832 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.832    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.946 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.946    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.060 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.060    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.174 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.174    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.445 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.839    25.284    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.373    25.657 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.657    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.190 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.190    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.307 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.307    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.424 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.424    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.541 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.541    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.658 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.658    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.815 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.703    27.518    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.332    27.850 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.850    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.400 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.628    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.742 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.856 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.856    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.084 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.833    29.916    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.313    30.229 r  alum/divider/D_registers_q[7][12]_i_478/O
                         net (fo=1, routed)           0.000    30.229    alum/divider/D_registers_q[7][12]_i_478_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.779 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.893 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.893    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.007 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.007    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.121    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.275    32.510    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.634 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.634    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.184    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.298    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.412    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.526    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.640 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.640    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.754    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.025 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          1.039    35.064    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.373    35.437 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.437    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.987 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.987    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.101 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.714 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          1.055    37.769    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.329    38.098 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    38.098    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.631 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.631    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.748 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.748    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.865 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.865    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.982 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.982    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.099 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.099    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.216 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.216    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.445 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.858    40.303    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.310    40.613 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.613    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.163 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.163    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.277 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.277    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.391 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.391    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.505 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.505    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.619 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.619    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.733 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.733    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.847 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.387    43.234    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.124    43.358 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.908 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.908    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    44.022    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.136    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.364 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.478 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.478    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.592    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.863 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.428    46.291    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.373    46.664 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.664    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.214 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    47.214    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.328 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    47.328    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.442 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    47.442    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.556 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.556    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.670 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.670    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.784 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.784    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.898 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.898    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.055 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.040    49.094    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.329    49.423 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    49.423    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.973 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.973    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.087 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    50.087    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.201 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    50.201    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.315 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.315    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    50.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.543 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    50.543    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.657 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    50.657    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.885 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.924    51.809    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.313    52.122 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    52.122    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.672 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    52.672    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.786 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.786    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.900 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.900    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.014 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    53.014    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.128 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.204    54.675    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124    54.799 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.799    alum/divider/ram_reg_i_954_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.349 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/ram_reg_i_883_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.463 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.463    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.577 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.577    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.691 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.691    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.805 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.805    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.919 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.919    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.033 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    56.033    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.147 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.147    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.418 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.057    57.475    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.373    57.848 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.848    alum/divider/ram_reg_i_950_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.398 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    58.398    alum/divider/ram_reg_i_878_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.512 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.512    alum/divider/ram_reg_i_808_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.626 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.626    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.740 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.740    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.854 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.854    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.968 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.968    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.082 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.082    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.196 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.196    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.353 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.899    60.251    alum/divider/d0[12]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.580 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    60.580    alum/divider/ram_reg_i_947_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.130 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    61.130    alum/divider/ram_reg_i_873_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.244 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    61.244    alum/divider/ram_reg_i_803_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.358 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.358    alum/divider/ram_reg_i_741_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.472 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    61.472    alum/divider/ram_reg_i_735_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.586 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    61.586    alum/divider/ram_reg_i_667_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.700 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.700    alum/divider/ram_reg_i_589_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.814 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.814    alum/divider/ram_reg_i_501_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.928 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.928    alum/divider/ram_reg_i_404_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.085 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.060    63.145    alum/divider/d0[11]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.474 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    63.474    alum/divider/ram_reg_i_944_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.024 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    64.024    alum/divider/ram_reg_i_872_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.138 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    64.138    alum/divider/ram_reg_i_802_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.252 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    64.252    alum/divider/ram_reg_i_740_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.366 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    64.366    alum/divider/ram_reg_i_677_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.480 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.480    alum/divider/ram_reg_i_601_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.594 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    64.594    alum/divider/ram_reg_i_514_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.708 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.708    alum/divider/ram_reg_i_419_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.822 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/divider/ram_reg_i_314_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.979 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.900    65.880    alum/divider/d0[10]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.209 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    66.209    alum/divider/ram_reg_i_957_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.759 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    66.759    alum/divider/ram_reg_i_888_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.873 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.873    alum/divider/ram_reg_i_813_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.987 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.987    alum/divider/ram_reg_i_746_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.101 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    67.101    alum/divider/ram_reg_i_682_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.215 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    67.215    alum/divider/ram_reg_i_606_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.329 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    67.329    alum/divider/ram_reg_i_519_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.443 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.443    alum/divider/ram_reg_i_426_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.557 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/divider/ram_reg_i_324_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.714 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.216    68.930    alum/divider/d0[9]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_894_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_823_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_757_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_751_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_687_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_611_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_524_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_431_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.206    71.876    alum/divider/d0[8]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.676 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    72.676    alum/divider/ram_reg_i_893_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.793 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    72.793    alum/divider/ram_reg_i_822_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.910 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    72.910    alum/divider/ram_reg_i_756_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.027 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/divider/ram_reg_i_693_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.144 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.144    alum/divider/ram_reg_i_619_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.261 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/divider/ram_reg_i_531_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.378 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/divider/ram_reg_i_439_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/divider/ram_reg_i_337_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.652 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.926    74.578    alum/divider/d0[7]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.332    74.910 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.910    alum/divider/ram_reg_i_972_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.460 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/divider/ram_reg_i_913_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/divider/ram_reg_i_847_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/divider/ram_reg_i_832_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/divider/ram_reg_i_762_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/divider/ram_reg_i_698_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/divider/ram_reg_i_626_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.144 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    76.144    alum/divider/ram_reg_i_540_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.258 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/divider/ram_reg_i_446_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.415 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.209    77.624    alum/divider/d0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.953 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    77.953    alum/divider/ram_reg_i_969_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.486 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    78.486    alum/divider/ram_reg_i_908_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.603 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    78.603    alum/divider/ram_reg_i_842_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.720 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    78.720    alum/divider/ram_reg_i_773_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.837 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    78.837    alum/divider/ram_reg_i_767_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.954 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    78.954    alum/divider/ram_reg_i_703_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.071 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/divider/ram_reg_i_631_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.188 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    79.188    alum/divider/ram_reg_i_546_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.305 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.305    alum/divider/ram_reg_i_457_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.462 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.011    80.474    alum/divider/d0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    80.806 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    80.806    alum/divider/ram_reg_i_966_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.356 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    81.356    alum/divider/ram_reg_i_907_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.470 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    81.470    alum/divider/ram_reg_i_841_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.584 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    81.584    alum/divider/ram_reg_i_772_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.698 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    81.698    alum/divider/ram_reg_i_708_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.812 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    81.812    alum/divider/ram_reg_i_636_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.926 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    81.926    alum/divider/ram_reg_i_551_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.040 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    82.040    alum/divider/ram_reg_i_460_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.154 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    82.154    alum/divider/ram_reg_i_356_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.311 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.028    83.339    alum/divider/d0[4]
    SLICE_X53Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.124 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/divider/ram_reg_i_922_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/divider/ram_reg_i_852_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/divider/ram_reg_i_778_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/ram_reg_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/ram_reg_i_641_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/ram_reg_i_556_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/ram_reg_i_465_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/ram_reg_i_362_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.079 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.980    86.059    alum/divider/d0[3]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    86.388 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    86.388    alum/divider/ram_reg_i_978_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.921 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    86.921    alum/divider/ram_reg_i_927_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.038 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    87.038    alum/divider/ram_reg_i_857_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.155 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/divider/ram_reg_i_783_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.272 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    87.272    alum/divider/ram_reg_i_718_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.389 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    87.389    alum/divider/ram_reg_i_646_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.506 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/divider/ram_reg_i_561_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.623 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.623    alum/divider/ram_reg_i_473_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.740 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.740    alum/divider/ram_reg_i_375_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.897 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.039    88.935    alum/divider/d0[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    89.267 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    89.267    alum/divider/ram_reg_i_981_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.817 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    89.817    alum/divider/ram_reg_i_932_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.931 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    89.931    alum/divider/ram_reg_i_862_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.045 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/divider/ram_reg_i_788_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/divider/ram_reg_i_723_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/divider/ram_reg_i_651_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/divider/ram_reg_i_566_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/divider/ram_reg_i_478_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/divider/ram_reg_i_380_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.772 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.912    91.685    alum/divider/d0[1]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.014 r  alum/divider/ram_reg_i_989/O
                         net (fo=1, routed)           0.000    92.014    alum/divider/ram_reg_i_989_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.547 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    92.547    alum/divider/ram_reg_i_982_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.664 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    92.664    alum/divider/ram_reg_i_937_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.781 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    92.781    alum/divider/ram_reg_i_867_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.898 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.898    alum/divider/ram_reg_i_793_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.015 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    93.015    alum/divider/ram_reg_i_728_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.132 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    93.132    alum/divider/ram_reg_i_656_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.249 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    93.249    alum/divider/ram_reg_i_571_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.366 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/divider/ram_reg_i_483_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.620 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.733    94.352    sm/d0[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.719 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.304    95.024    sm/ram_reg_i_254_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    95.148 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    95.148    sm/ram_reg_i_136_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    95.357 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.846    96.202    sm/M_alum_out[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.297    96.499 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.794    97.294    L_reg/D[0]
    SLICE_X48Y15         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.445   101.445    L_reg/clk_out1
    SLICE_X48Y15         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.080   101.525    
                         clock uncertainty           -0.149   101.376    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.103   101.273    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                         -97.294    
  -------------------------------------------------------------------
                         slack                                  3.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.583     0.583    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.780    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.851     0.851    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.075     0.658    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593     0.593    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.799    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.075     0.668    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     0.870    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.030 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.030    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.069 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.070    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.124 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.124    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593     0.593    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.060     0.653    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.591     0.591    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.811    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.060     0.651    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.111%)  route 0.109ns (36.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    sr1/clk_out1
    SLICE_X47Y22         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.109     0.803    sr1/D_waddr_q[1]
    SLICE_X46Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.848 r  sr1/D_mem_q[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.848    sr1/D_mem_q[3][1]_i_1_n_0
    SLICE_X46Y22         FDRE                                         r  sr1/D_mem_q_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.821     0.821    sr1/clk_out1
    SLICE_X46Y22         FDRE                                         r  sr1/D_mem_q_reg[3][1]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.121     0.688    sr1/D_mem_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.551     0.551    sr2/clk_out1
    SLICE_X47Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.110     0.802    sr2/D_waddr_q_reg[0]_0[0]
    SLICE_X46Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.847 r  sr2/D_mem_q[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.847    sr2/D_mem_q[3][0]_i_1__0_n_0
    SLICE_X46Y25         FDRE                                         r  sr2/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.818     0.818    sr2/clk_out1
    SLICE_X46Y25         FDRE                                         r  sr2/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.121     0.685    sr2/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/D_mem_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.556     0.556    sr3/clk_out1
    SLICE_X55Y27         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.111     0.807    sr3/D_waddr_q[1]
    SLICE_X54Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.852 r  sr3/D_mem_q[1][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.852    sr3/D_mem_q[1][0]_i_1__1_n_0
    SLICE_X54Y27         FDRE                                         r  sr3/D_mem_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.824     0.824    sr3/clk_out1
    SLICE_X54Y27         FDRE                                         r  sr3/D_mem_q_reg[1][0]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.121     0.690    sr3/D_mem_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    sr1/clk_out1
    SLICE_X47Y22         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.111     0.805    sr1/D_waddr_q[1]
    SLICE_X46Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.850 r  sr1/D_mem_q[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    sr1/D_mem_q[3][0]_i_1_n_0
    SLICE_X46Y22         FDRE                                         r  sr1/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.821     0.821    sr1/clk_out1
    SLICE_X46Y22         FDRE                                         r  sr1/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.121     0.688    sr1/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     0.870    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.030 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.030    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.069 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.070    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.135 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.135    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y3      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y14     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y9      L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y9      L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y10     L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y14     L_reg/D_registers_q_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y12     L_reg/D_registers_q_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y14     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y14     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y9      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y9      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y9      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y9      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y14     L_reg/D_registers_q_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y14     L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y14     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y14     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y9      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y9      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y9      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y9      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y14     L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y14     L_reg/D_registers_q_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 0.642ns (9.230%)  route 6.313ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.509    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 0.642ns (9.230%)  route 6.313ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.509    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 0.642ns (9.230%)  route 6.313ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.509    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 0.642ns (9.230%)  route 6.313ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.863     8.509    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 0.642ns (9.364%)  route 6.214ns (90.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.764     8.409    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 0.642ns (9.364%)  route 6.214ns (90.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.764     8.409    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 0.642ns (9.364%)  route 6.214ns (90.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.764     8.409    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 0.642ns (9.364%)  route 6.214ns (90.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.764     8.409    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 0.642ns (9.418%)  route 6.175ns (90.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.725     8.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 0.642ns (9.418%)  route 6.175ns (90.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.553     1.553    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     2.071 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         5.450     7.522    bseg_driver/ctr/Q[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.725     8.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X35Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.697ns  (logic 0.209ns (7.749%)  route 2.488ns (92.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     3.251    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.697ns  (logic 0.209ns (7.749%)  route 2.488ns (92.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     3.251    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.697ns  (logic 0.209ns (7.749%)  route 2.488ns (92.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     3.251    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.697ns  (logic 0.209ns (7.749%)  route 2.488ns (92.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     3.251    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X41Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.209ns (7.609%)  route 2.538ns (92.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.397     3.115    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.045     3.160 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.140     3.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    timerseg_driver/ctr/clk
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.209ns (7.609%)  route 2.538ns (92.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.397     3.115    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.045     3.160 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.140     3.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    timerseg_driver/ctr/clk
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.209ns (7.609%)  route 2.538ns (92.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.397     3.115    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.045     3.160 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.140     3.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    timerseg_driver/ctr/clk
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.209ns (7.609%)  route 2.538ns (92.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.397     3.115    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.045     3.160 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.140     3.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    timerseg_driver/ctr/clk
    SLICE_X34Y19         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.750ns  (logic 0.209ns (7.601%)  route 2.541ns (92.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.195     3.303    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.750ns  (logic 0.209ns (7.601%)  route 2.541ns (92.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         2.346     3.063    aseg_driver/ctr/Q[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.045     3.108 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.195     3.303    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X41Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.390ns  (logic 4.788ns (35.756%)  route 8.602ns (64.244%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.026     6.675    timerseg_driver/ctr/S[1]
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.799 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.133     7.932    L_reg/timerseg_OBUF[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.056 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.542     8.598    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.815     9.537    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I3_O)        0.150     9.687 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.087    14.774    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    18.521 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.521    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.139ns  (logic 4.593ns (34.960%)  route 8.546ns (65.040%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.026     6.675    timerseg_driver/ctr/S[1]
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.799 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.133     7.932    L_reg/timerseg_OBUF[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.056 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.542     8.598    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.722 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.207     9.929    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I3_O)        0.124    10.053 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.638    14.691    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    18.270 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.270    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.939ns  (logic 4.773ns (36.888%)  route 8.166ns (63.112%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.026     6.675    timerseg_driver/ctr/S[1]
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.799 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.133     7.932    L_reg/timerseg_OBUF[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.056 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.542     8.598    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.722 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.207     9.929    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I3_O)        0.153    10.082 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.258    14.340    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    18.070 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.070    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.710ns  (logic 4.416ns (34.744%)  route 8.294ns (65.256%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.442     7.092    L_reg/M_ctr_value_5[1]
    SLICE_X35Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.216 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.963     8.179    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.303 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039     9.342    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.466 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.850    14.315    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    17.841 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.841    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.675ns  (logic 4.561ns (35.984%)  route 8.114ns (64.016%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.026     6.675    timerseg_driver/ctr/S[1]
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.799 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.133     7.932    L_reg/timerseg_OBUF[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.056 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.542     8.598    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.722 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.333     9.055    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.124     9.179 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.081    14.259    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    17.806 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.806    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.512ns  (logic 4.588ns (36.668%)  route 7.924ns (63.332%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.026     6.675    timerseg_driver/ctr/S[1]
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.799 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.133     7.932    L_reg/timerseg_OBUF[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.056 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.542     8.598    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.815     9.537    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.661 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.409    14.069    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    17.643 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.643    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.350ns  (logic 4.659ns (37.722%)  route 7.691ns (62.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.547     5.131    timerseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.442     7.092    L_reg/M_ctr_value_5[1]
    SLICE_X35Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.216 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.963     8.179    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.303 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039     9.342    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.152     9.494 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.247    13.741    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    17.481 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.481    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.248ns  (logic 4.716ns (38.504%)  route 7.532ns (61.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.189     6.793    bseg_driver/ctr/S[1]
    SLICE_X31Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.917 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.789     7.707    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.848     8.679    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.803 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.044     9.847    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I3_O)        0.152     9.999 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.662    13.660    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    17.396 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.396    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.158ns  (logic 4.484ns (36.884%)  route 7.674ns (63.116%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.189     6.793    bseg_driver/ctr/S[1]
    SLICE_X31Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.917 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.789     7.707    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.831 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.848     8.679    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.803 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.044     9.847    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.971 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.803    13.774    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.306 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.306    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.137ns  (logic 4.722ns (38.908%)  route 7.415ns (61.092%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.189     6.793    bseg_driver/ctr/S[1]
    SLICE_X31Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.917 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.789     7.707    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.848     8.679    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.803 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.879     9.682    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I3_O)        0.153     9.835 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.710    13.544    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    17.286 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.286    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.520ns (54.231%)  route 1.283ns (45.769%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.226     1.873    aseg_driver/ctr/S[1]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.048     1.921 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.057     2.978    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         1.331     4.309 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.309    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.433ns (50.090%)  route 1.428ns (49.910%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.205     1.851    bseg_driver/ctr/S[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.896 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.223     3.120    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.367 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.367    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.547ns (53.858%)  route 1.325ns (46.142%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.182     1.829    L_reg/M_ctr_value_3[1]
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.201     2.075    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.049     2.124 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.942     3.066    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         1.312     4.378 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.378    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.527ns (52.721%)  route 1.369ns (47.279%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.400     2.047    bseg_driver/ctr/S[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I0_O)        0.045     2.092 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.969     3.061    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.341     4.402 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.402    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.439ns (49.040%)  route 1.495ns (50.960%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.157     1.804    L_reg/M_ctr_value[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.655     2.504    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I1_O)        0.045     2.549 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.683     3.233    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.441 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.441    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.454ns (49.362%)  route 1.492ns (50.638%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.157     1.804    L_reg/M_ctr_value[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.654     2.503    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I0_O)        0.045     2.548 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.681     3.229    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.452 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.452    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.460ns (48.082%)  route 1.576ns (51.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.392     2.040    aseg_driver/ctr/S[0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.184     3.269    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.274     4.543 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.543    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.527ns (50.066%)  route 1.523ns (49.934%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.423     2.070    bseg_driver/ctr/S[0]
    SLICE_X30Y5          LUT2 (Prop_lut2_I0_O)        0.048     2.118 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.099     3.217    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.338     4.555 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.555    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.460ns (47.856%)  route 1.590ns (52.144%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X41Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.392     2.040    aseg_driver/ctr/S[0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.198     3.283    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.274     4.557 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.557    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.477ns (48.372%)  route 1.576ns (51.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X35Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.182     1.829    L_reg/M_ctr_value_3[1]
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.201     2.075    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.120 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.193     3.313    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.559 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.559    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.850ns  (logic 12.375ns (33.581%)  route 24.476ns (66.419%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.661    29.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I0_O)        0.116    29.580 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.087    34.667    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    38.415 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.415    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.777ns  (logic 12.161ns (33.066%)  route 24.616ns (66.934%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039    29.842    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124    29.966 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.850    34.816    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.341 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.341    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.641ns  (logic 12.182ns (33.247%)  route 24.459ns (66.753%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.651    29.454    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.124    29.578 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.081    34.659    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.205 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.205    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.417ns  (logic 12.404ns (34.060%)  route 24.014ns (65.940%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039    29.842    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.152    29.994 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.247    34.241    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    37.982 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.982    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.214ns  (logic 12.214ns (33.729%)  route 23.999ns (66.271%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.634    29.437    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124    29.561 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.638    34.199    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    37.778 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.778    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.013ns  (logic 12.394ns (34.414%)  route 23.620ns (65.586%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.634    29.437    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I0_O)        0.153    29.590 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.258    33.848    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    37.578 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.578    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.006ns  (logic 12.209ns (33.908%)  route 23.797ns (66.092%))
  Logic Levels:           33  (CARRY4=7 LUT2=7 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.564     1.564    L_reg/clk_out1
    SLICE_X40Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          1.629     3.649    L_reg/M_timerseg_driver_value[5]
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.773 f  L_reg/L_275dd716_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.566     4.339    L_reg/L_275dd716_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.150     4.489 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.469     4.958    L_reg/L_275dd716_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.284 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.815     6.099    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.150     6.249 r  L_reg/L_275dd716_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.852     7.101    L_reg/L_275dd716_remainder0__0_carry_i_9__1_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.332     7.433 r  L_reg/L_275dd716_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.433    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.966 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.966    timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.281 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.018     9.299    L_reg/L_275dd716_remainder0_6[7]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.307     9.606 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           1.180    10.787    L_reg/i__carry__0_i_20_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    10.911 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.861    11.771    L_reg/i__carry_i_16__3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.895 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.456    12.351    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.150    12.501 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.783    13.284    L_reg/i__carry_i_19__4_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.352    13.636 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.687    14.323    L_reg/i__carry_i_21__3_n_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.326    14.649 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.663    15.311    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I1_O)        0.149    15.460 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.648    16.108    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    16.842 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.842    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.155 f  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.096    18.251    L_reg/L_275dd716_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.306    18.557 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.162    18.719    L_reg/i__carry_i_25__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.843 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           1.177    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.149    20.169 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.863    21.031    L_reg/i__carry_i_30_n_0
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.360    21.391 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.579    21.970    L_reg/i__carry_i_18__4_n_0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326    22.296 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.446    22.742    L_reg/i__carry_i_28_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.866 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.311    23.177    L_reg/i__carry_i_15__3_n_0
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.557    23.858    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.982 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.982    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.532 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.532    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.646 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.646    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.980 r  timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.871    25.851    timerseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.303    26.154 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.812    26.966    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152    27.118 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.834    27.952    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.332    28.284 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.395    28.679    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.803 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.661    29.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I0_O)        0.124    29.588 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.409    33.997    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.570 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.570    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.637ns  (logic 10.904ns (32.418%)  route 22.733ns (67.582%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X46Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     2.084 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=12, routed)          1.606     3.690    L_reg/M_bseg_driver_value[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     3.814 f  L_reg/L_275dd716_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.975     4.789    L_reg/L_275dd716_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.913 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.210     6.123    L_reg/L_275dd716_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.807     7.053    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.153     7.206 r  L_reg/L_275dd716_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.829     8.035    L_reg/L_275dd716_remainder0__0_carry_i_9__0_n_0
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.331     8.366 r  L_reg/L_275dd716_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.366    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.916    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.812    10.176    L_reg/L_275dd716_remainder0_4[9]
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.303    10.479 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.703    11.183    L_reg/i__carry__1_i_12_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.307 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.684    11.991    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.115 f  L_reg/i__carry_i_17__2/O
                         net (fo=3, routed)           0.841    12.956    L_reg/i__carry_i_17__2_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    13.080 r  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    13.373    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.124    13.497 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.852    14.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.124    14.472 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.529    15.002    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.539 f  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.794    16.332    L_reg/i__carry_i_14__1_0[2]
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.330    16.662 f  L_reg/i__carry_i_16__1/O
                         net (fo=19, routed)          1.494    18.156    L_reg/i__carry_i_16__1_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I0_O)        0.354    18.510 f  L_reg/i__carry_i_22__3/O
                         net (fo=1, routed)           0.803    19.313    L_reg/i__carry_i_22__3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I2_O)        0.326    19.639 f  L_reg/i__carry_i_14__1/O
                         net (fo=10, routed)          0.812    20.451    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.124    20.575 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.538    21.113    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I4_O)        0.124    21.237 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.847    22.084    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.208 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    22.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.758 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.758    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.872 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.872    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.986 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.986    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.208 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.582    23.790    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.299    24.089 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.159    24.248    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.372 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.854    25.226    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.124    25.350 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.826    26.176    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.300 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.149    26.449    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    26.573 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.025    27.599    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I1_O)        0.154    27.753 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.710    31.462    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    35.204 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.204    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.618ns  (logic 10.895ns (32.408%)  route 22.723ns (67.592%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X46Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     2.084 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=12, routed)          1.606     3.690    L_reg/M_bseg_driver_value[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     3.814 f  L_reg/L_275dd716_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.975     4.789    L_reg/L_275dd716_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.913 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.210     6.123    L_reg/L_275dd716_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.807     7.053    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.153     7.206 r  L_reg/L_275dd716_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.829     8.035    L_reg/L_275dd716_remainder0__0_carry_i_9__0_n_0
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.331     8.366 r  L_reg/L_275dd716_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.366    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.916    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.812    10.176    L_reg/L_275dd716_remainder0_4[9]
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.303    10.479 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.703    11.183    L_reg/i__carry__1_i_12_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.307 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.684    11.991    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.115 f  L_reg/i__carry_i_17__2/O
                         net (fo=3, routed)           0.841    12.956    L_reg/i__carry_i_17__2_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    13.080 r  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    13.373    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.124    13.497 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.852    14.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.124    14.472 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.529    15.002    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.539 f  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.794    16.332    L_reg/i__carry_i_14__1_0[2]
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.330    16.662 f  L_reg/i__carry_i_16__1/O
                         net (fo=19, routed)          1.494    18.156    L_reg/i__carry_i_16__1_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I0_O)        0.354    18.510 f  L_reg/i__carry_i_22__3/O
                         net (fo=1, routed)           0.803    19.313    L_reg/i__carry_i_22__3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I2_O)        0.326    19.639 f  L_reg/i__carry_i_14__1/O
                         net (fo=10, routed)          0.812    20.451    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.124    20.575 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.538    21.113    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I4_O)        0.124    21.237 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.847    22.084    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.208 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    22.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.758 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.758    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.872 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.872    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.986 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.986    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.208 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.582    23.790    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.299    24.089 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.159    24.248    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.372 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.854    25.226    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.124    25.350 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.826    26.176    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.300 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.149    26.449    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    26.573 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.063    27.637    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I1_O)        0.150    27.787 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.662    31.448    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    35.184 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.184    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.530ns  (logic 10.665ns (31.808%)  route 22.864ns (68.192%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X46Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     2.084 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=12, routed)          1.606     3.690    L_reg/M_bseg_driver_value[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     3.814 f  L_reg/L_275dd716_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.975     4.789    L_reg/L_275dd716_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.913 f  L_reg/L_275dd716_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.210     6.123    L_reg/L_275dd716_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.807     7.053    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.153     7.206 r  L_reg/L_275dd716_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.829     8.035    L_reg/L_275dd716_remainder0__0_carry_i_9__0_n_0
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.331     8.366 r  L_reg/L_275dd716_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.366    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.916    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__0_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  bseg_driver/decimal_renderer/L_275dd716_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.812    10.176    L_reg/L_275dd716_remainder0_4[9]
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.303    10.479 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.703    11.183    L_reg/i__carry__1_i_12_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.307 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.684    11.991    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.115 f  L_reg/i__carry_i_17__2/O
                         net (fo=3, routed)           0.841    12.956    L_reg/i__carry_i_17__2_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    13.080 r  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    13.373    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.124    13.497 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.852    14.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.124    14.472 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.529    15.002    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.539 f  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.794    16.332    L_reg/i__carry_i_14__1_0[2]
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.330    16.662 f  L_reg/i__carry_i_16__1/O
                         net (fo=19, routed)          1.494    18.156    L_reg/i__carry_i_16__1_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I0_O)        0.354    18.510 f  L_reg/i__carry_i_22__3/O
                         net (fo=1, routed)           0.803    19.313    L_reg/i__carry_i_22__3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I2_O)        0.326    19.639 f  L_reg/i__carry_i_14__1/O
                         net (fo=10, routed)          0.812    20.451    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.124    20.575 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.538    21.113    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I4_O)        0.124    21.237 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.847    22.084    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.208 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    22.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.758 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.758    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.872 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.872    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.986 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.986    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.208 r  bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.582    23.790    bseg_driver/decimal_renderer/L_275dd716_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.299    24.089 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.159    24.248    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.372 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.854    25.226    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.124    25.350 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.826    26.176    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.300 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.149    26.449    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    26.573 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.063    27.637    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I1_O)        0.124    27.761 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.803    31.564    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    35.096 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.096    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_221818980[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.413ns (73.580%)  route 0.507ns (26.420%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.589     0.589    forLoop_idx_0_221818980[1].cond_butt_dirs/clk_out1
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_221818980[1].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  forLoop_idx_0_221818980[1].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.839    forLoop_idx_0_221818980[1].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  forLoop_idx_0_221818980[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.398     1.282    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.508 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.508    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_221818980[2].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.408ns (73.268%)  route 0.514ns (26.732%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.591     0.591    forLoop_idx_0_221818980[2].cond_butt_dirs/clk_out1
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_221818980[2].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.831    forLoop_idx_0_221818980[2].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  forLoop_idx_0_221818980[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          0.415     1.291    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.513 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.513    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_221818980[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.412ns (73.153%)  route 0.518ns (26.847%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.586     0.586    forLoop_idx_0_221818980[0].cond_butt_dirs/clk_out1
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  forLoop_idx_0_221818980[0].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.826    forLoop_idx_0_221818980[0].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  forLoop_idx_0_221818980[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=30, routed)          0.419     1.290    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.515 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.515    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_221818980[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.409ns (73.119%)  route 0.518ns (26.881%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.592     0.592    forLoop_idx_0_221818980[3].cond_butt_dirs/clk_out1
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_221818980[3].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_221818980[3].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_221818980[3].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_221818980[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=29, routed)          0.419     1.296    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.519 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.519    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1703915241[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.421ns (73.400%)  route 0.515ns (26.600%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.592     0.592    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.416     1.292    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.527 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.527    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1703915241[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.415ns (72.909%)  route 0.526ns (27.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.594     0.594    forLoop_idx_0_1703915241[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.844    forLoop_idx_0_1703915241[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.417     1.306    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.535 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.535    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.416ns (72.182%)  route 0.546ns (27.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     0.834    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.448     1.327    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.557 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.557    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.433ns (62.792%)  route 0.849ns (37.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.554     0.554    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.148     0.702 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.849     1.551    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     2.836 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.836    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.420ns (61.273%)  route 0.898ns (38.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.565     0.565    display/clk_out1
    SLICE_X45Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.898     1.603    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.882 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.882    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.453ns (62.137%)  route 0.886ns (37.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.562     0.562    display/clk_out1
    SLICE_X46Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.886     1.611    mattop_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         1.289     2.901 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.901    mattop[2]
    N6                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.628ns (31.159%)  route 3.596ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.321    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.445 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779     5.224    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.437     1.437    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.628ns (31.159%)  route 3.596ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.321    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.445 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779     5.224    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.437     1.437    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.628ns (31.159%)  route 3.596ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.321    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.445 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779     5.224    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.437     1.437    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.628ns (31.159%)  route 3.596ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.321    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.445 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779     5.224    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.437     1.437    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.628ns (31.159%)  route 3.596ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.321    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.445 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779     5.224    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.437     1.437    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.622ns (40.606%)  route 2.373ns (59.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.373     3.872    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.996 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.996    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.509     1.509    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 1.619ns (41.455%)  route 2.286ns (58.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.286     3.781    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.905 r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.905    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.506     1.506    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.625ns (44.912%)  route 1.993ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.993     3.494    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.618 r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.618    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.497     1.497    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.617ns (46.592%)  route 1.854ns (53.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.854     3.347    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.471 r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.471    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.506     1.506    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 1.615ns (49.247%)  route 1.664ns (50.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.664     3.155    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.279 r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.279    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.497     1.497    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.300ns (33.884%)  route 0.585ns (66.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.585     0.839    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.884 r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.884    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.307ns (32.741%)  route 0.631ns (67.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.631     0.893    forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.938    forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1703915241[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.304ns (30.521%)  route 0.691ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.691     0.950    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.995 r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.995    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.851     0.851    forLoop_idx_0_221818980[1].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.306ns (30.095%)  route 0.711ns (69.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.711     0.972    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.017    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_221818980[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.313ns (27.975%)  route 0.807ns (72.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.807     1.075    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.120 r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.120    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.851     0.851    forLoop_idx_0_221818980[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_221818980[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.307ns (25.024%)  route 0.921ns (74.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.183    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.228 r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.228    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_221818980[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_221818980[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.311ns (24.767%)  route 0.945ns (75.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.945     1.211    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.256 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.256    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.316ns (18.155%)  route 1.426ns (81.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.405    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.293     1.743    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.822     0.822    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.316ns (18.155%)  route 1.426ns (81.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.405    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.293     1.743    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.822     0.822    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.316ns (18.155%)  route 1.426ns (81.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.405    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.293     1.743    reset_cond/M_reset_cond_in
    SLICE_X54Y26         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.822     0.822    reset_cond/clk_out1
    SLICE_X54Y26         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





