<stg><name>dut_perform_conv.1</name>


<trans_list>

<trans id="782" from="1" to="2">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="2" to="3">
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="2" to="2">
<condition id="293">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="3" to="4">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="4" to="5">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="5" to="6">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="6" to="7">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="7" to="8">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="8" to="9">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="9" to="10">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="10" to="11">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="11" to="12">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="12" to="13">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="13" to="14">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="14" to="15">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="15" to="16">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="16" to="17">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="17" to="18">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="18" to="19">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="19" to="25">
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="19" to="20">
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="20" to="21">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="21" to="22">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="22" to="23">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="23" to="24">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="24" to="3">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="25" to="26">
<condition id="337">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="26" to="27">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="27" to="25">
<condition id="342">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="27" to="28">
<condition id="344">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="28" to="27">
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="28" to="29">
<condition id="347">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="29" to="30">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="30" to="31">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="31" to="32">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="32" to="33">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="33" to="34">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="34" to="35">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="35" to="36">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="36" to="37">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="37" to="38">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="38" to="39">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="39" to="40">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="40" to="41">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="41" to="42">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="42" to="43">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="43" to="44">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="44" to="45">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="45" to="46">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="46" to="28">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i21 [ 0, %0 ], [ %next_mul, %3 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %phi_urem = phi i10 [ 0, %0 ], [ %idx_urem, %3 ]

]]></node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond1 = icmp eq i10 %i, -224

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %i_1 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %.preheader79.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="3" op_0_bw="10">
<![CDATA[
:0  %tmp_20 = trunc i10 %phi_urem to i3

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  %next_mul = add i21 1366, %phi_mul

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_22 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %phi_mul, i32 12, i32 20)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="9">
<![CDATA[
:3  %newIndex2 = zext i9 %tmp_22 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_V_addr = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_V5_addr = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_V5_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_V6_addr = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_V6_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:7  switch i3 %tmp_20, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch37:0  store i14 0, i14* %output_V5_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch36:0  store i14 0, i14* %output_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="!0"/>
<literal name="tmp_20" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch38:0  store i14 0, i14* %output_V6_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_20" val="!0"/>
<literal name="tmp_20" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %next_urem = add i10 %phi_urem, 1

]]></node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_40 = icmp ult i10 %next_urem, 3

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2  %idx_urem = select i1 %tmp_40, i10 %next_urem, i10 0

]]></node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader79.preheader:0  %indvar_flatten1 = phi i15 [ %indvar_flatten_next2, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader79.preheader:1  %x = phi i2 [ %x_cast1_mid2, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader79.preheader:2  %indvar_flatten2 = phi i14 [ %indvar_flatten_next1, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader79.preheader:3  %y = phi i2 [ %y_cast_mid2, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader79.preheader:4  %indvar_flatten = phi i13 [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader79.preheader:5  %n = phi i7 [ %n_mid2, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader79.preheader:6  %m = phi i6 [ %m_1, %ifBlock ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.preheader:7  %x_cast2 = zext i2 %x to i5

]]></node>
<StgValue><ssdm name="x_cast2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.preheader:9  %y_cast1 = zext i2 %y to i5

]]></node>
<StgValue><ssdm name="y_cast1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.preheader:10  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y, i2 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="4">
<![CDATA[
.preheader79.preheader:11  %p_shl1_cast = zext i4 %p_shl1 to i5

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.preheader:12  %tmp_6 = sub i5 %p_shl1_cast, %y_cast1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.preheader:13  %tmp2 = add i5 %x_cast2, %tmp_6

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="12" op_0_bw="5">
<![CDATA[
.preheader79.preheader:14  %tmp10_cast_cast = sext i5 %tmp2 to i12

]]></node>
<StgValue><ssdm name="tmp10_cast_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="10" op_0_bw="7">
<![CDATA[
.preheader79.preheader:15  %n_cast = zext i7 %n to i10

]]></node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="7">
<![CDATA[
.preheader79.preheader:16  %tmp = trunc i7 %n to i6

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader79.preheader:18  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.preheader:19  %p_shl2_cast = zext i9 %p_shl2 to i10

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.preheader:20  %tmp9 = add i10 %n_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="12" op_0_bw="10">
<![CDATA[
.preheader79.preheader:21  %tmp9_cast_cast = zext i10 %tmp9 to i12

]]></node>
<StgValue><ssdm name="tmp9_cast_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:22  %o_index = add i12 %tmp9_cast_cast, %tmp10_cast_cast

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:30  %exitcond_flatten2 = icmp eq i15 %indvar_flatten1, -14336

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:31  %indvar_flatten_next2 = add i15 1, %indvar_flatten1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:2  %exitcond_flatten = icmp eq i14 %indvar_flatten2, 6144

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:3  %y_mid = select i1 %exitcond_flatten, i2 0, i2 %y

]]></node>
<StgValue><ssdm name="y_mid"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:25  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader79.loopexit:26  %exitcond2 = icmp eq i6 %m, -32

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:27  %exitcond9_mid = and i1 %exitcond2, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond9_mid"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader79.loopexit:28  %exitcond_flatten1 = icmp eq i13 %indvar_flatten, 2048

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:29  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:32  %tmp_23 = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:56  %exitcond_flatten_not = xor i1 %exitcond_flatten1, true

]]></node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:57  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:58  %exitcond9_mid1 = and i1 %exitcond9_mid, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond9_mid1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ifBlock:2  %indvar_flatten_op = add i13 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ifBlock:3  %indvar_flatten_next = select i1 %tmp_23, i13 1, i13 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ifBlock:4  %indvar_flatten47_op = add i14 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten47_op"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ifBlock:5  %indvar_flatten_next1 = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten47_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.preheader:8  %x_1 = add i2 1, %x

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader79.preheader:17  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp, i5 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79.preheader:32  br i1 %exitcond_flatten2, label %.preheader76, label %.preheader79.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:4  %x_cast1_mid2 = select i1 %exitcond_flatten, i2 %x_1, i2 %x

]]></node>
<StgValue><ssdm name="x_cast1_mid2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:6  %x_cast2_mid2_cast = zext i2 %x_cast1_mid2 to i5

]]></node>
<StgValue><ssdm name="x_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:7  %x_1_mid1 = xor i2 %x, -2

]]></node>
<StgValue><ssdm name="x_1_mid1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:13  %tmp10_cast_cast_mid_cast = zext i2 %x_1 to i5

]]></node>
<StgValue><ssdm name="tmp10_cast_cast_mid_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:14  %tmp10_cast_cast_mid3 = select i1 %exitcond_flatten, i5 %tmp10_cast_cast_mid_cast, i5 %tmp2

]]></node>
<StgValue><ssdm name="tmp10_cast_cast_mid3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:30  %y_1 = add i2 1, %y_mid

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader79.loopexit:33  %n_mid = select i1 %tmp_23, i7 0, i7 %n

]]></node>
<StgValue><ssdm name="n_mid"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:34  %y_cast_mid2 = select i1 %exitcond_flatten_mid, i2 %y_1, i2 %y_mid

]]></node>
<StgValue><ssdm name="y_cast_mid2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:35  %y_cast_mid2_cast = zext i2 %y_cast_mid2 to i6

]]></node>
<StgValue><ssdm name="y_cast_mid2_cast"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:36  %y_cast1_mid1 = zext i2 %y_1 to i5

]]></node>
<StgValue><ssdm name="y_cast1_mid1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:37  %p_shl1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y_1, i2 0)

]]></node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="5" op_0_bw="4">
<![CDATA[
.preheader79.loopexit:38  %p_shl1_cast_mid1 = zext i4 %p_shl1_mid1 to i5

]]></node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:39  %tmp_6_mid1 = sub i5 %p_shl1_cast_mid1, %y_cast1_mid1

]]></node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:40  %tmp2_mid1 = add i5 %x_cast2_mid2_cast, %tmp_6_mid1

]]></node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:42  %tmp10_cast_cast_mid2 = select i1 %exitcond_flatten_mid, i5 %tmp2_mid1, i5 %tmp10_cast_cast_mid3

]]></node>
<StgValue><ssdm name="tmp10_cast_cast_mid2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="12" op_0_bw="5">
<![CDATA[
.preheader79.loopexit:43  %tmp10_cast_cast_mid2_cast = sext i5 %tmp10_cast_cast_mid2 to i12

]]></node>
<StgValue><ssdm name="tmp10_cast_cast_mid2_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader79.loopexit:44  %tmp_2_mid = select i1 %tmp_23, i11 0, i11 %tmp_2

]]></node>
<StgValue><ssdm name="tmp_2_mid"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader79.loopexit:59  %n_2 = add i7 1, %n_mid

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:61  %tmp_25 = or i1 %exitcond9_mid1, %exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:62  %tmp_26 = or i1 %tmp_25, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader79.loopexit:63  %m_mid2 = select i1 %tmp_26, i6 0, i6 %m

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:64  %n_cast_mid1 = zext i7 %n_2 to i10

]]></node>
<StgValue><ssdm name="n_cast_mid1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="6" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:65  %tmp_27 = trunc i7 %n_2 to i6

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:66  %tmp_2_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_27, i5 0)

]]></node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader79.loopexit:67  %tmp_2_mid2 = select i1 %exitcond9_mid1, i11 %tmp_2_mid1, i11 %tmp_2_mid

]]></node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:68  %p_shl2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_27, i3 0)

]]></node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:69  %p_shl2_cast_mid1 = zext i9 %p_shl2_mid1 to i10

]]></node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:70  %tmp9_mid1 = add i10 %n_cast_mid1, %p_shl2_cast_mid1

]]></node>
<StgValue><ssdm name="tmp9_mid1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="12" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:71  %tmp9_cast_cast_mid1 = zext i10 %tmp9_mid1 to i12

]]></node>
<StgValue><ssdm name="tmp9_cast_cast_mid1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:72  %o_index_mid1 = add i12 %tmp9_cast_cast_mid1, %tmp10_cast_cast_mid2_cast

]]></node>
<StgValue><ssdm name="o_index_mid1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader79.loopexit:85  %n_mid2 = select i1 %exitcond9_mid1, i7 %n_2, i7 %n_mid

]]></node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="11" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:86  %m_cast1 = zext i6 %m_mid2 to i11

]]></node>
<StgValue><ssdm name="m_cast1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:88  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="5" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:90  %tmp_29 = trunc i6 %m_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:91  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_29, i2 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:92  %p_shl4_cast = zext i7 %p_shl4 to i8

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader79.loopexit:93  %tmp_1 = add i11 %tmp_2_mid2, %m_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader79.loopexit:98  %tmp5 = add i6 %y_cast_mid2_cast, %m_mid2

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:99  %tmp12_cast = zext i6 %tmp5 to i8

]]></node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader79.loopexit:100  %tmp1 = add i8 %p_shl4_cast, %tmp12_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="10" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:101  %tmp1_cast = zext i8 %tmp1 to i10

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:102  %p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp1, i2 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:103  %tmp6 = add i10 %tmp1_cast, %p_shl3

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifBlock:1  %m_1 = add i6 %m_mid2, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:6  br label %.preheader79.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="10" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:5  %x_cast1_mid2_cast = zext i2 %x_cast1_mid2 to i10

]]></node>
<StgValue><ssdm name="x_cast1_mid2_cast"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:138  %tmp1_0_1 = add i10 5, %tmp6

]]></node>
<StgValue><ssdm name="tmp1_0_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:139  %i_index_0_1 = add i10 %tmp1_0_1, %x_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_0_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:166  %tmp1_0_2 = add i10 10, %tmp6

]]></node>
<StgValue><ssdm name="tmp1_0_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:167  %i_index_0_2 = add i10 %tmp1_0_2, %x_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_0_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:8  %tmp_24_1_cast_mid2 = select i1 %exitcond_flatten, i2 %x_1_mid1, i2 %x_1

]]></node>
<StgValue><ssdm name="tmp_24_1_cast_mid2"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="10" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:9  %tmp_24_1_cast_mid2_cast = zext i2 %tmp_24_1_cast_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_24_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:10  %tmp_24_2_cast_mid2_v_v = zext i2 %x_cast1_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_24_2_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:11  %tmp_24_2_cast_mid2_v = add i3 2, %tmp_24_2_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="tmp_24_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="10" op_0_bw="3">
<![CDATA[
.preheader79.loopexit:12  %tmp_24_2_cast_mid2 = zext i3 %tmp_24_2_cast_mid2_v to i10

]]></node>
<StgValue><ssdm name="tmp_24_2_cast_mid2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:15  %tmp_19 = icmp ne i2 %x_1, -1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:16  %tmp_21 = select i1 %tmp_19, i2 %x_1, i2 %x_1_mid1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:104  %i_index = add i10 %tmp6, %x_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:194  %i_index_1 = add i10 %tmp6, %tmp_24_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:221  %i_index_1_1 = add i10 %tmp1_0_1, %tmp_24_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_1_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:248  %i_index_1_2 = add i10 %tmp1_0_2, %tmp_24_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_1_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:275  %i_index_2 = add i10 %tmp6, %tmp_24_2_cast_mid2

]]></node>
<StgValue><ssdm name="i_index_2"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:302  %i_index_2_1 = add i10 %tmp1_0_1, %tmp_24_2_cast_mid2

]]></node>
<StgValue><ssdm name="i_index_2_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:329  %i_index_2_2 = add i10 %tmp1_0_2, %tmp_24_2_cast_mid2

]]></node>
<StgValue><ssdm name="i_index_2_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="195" st_id="7" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="206" st_id="8" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="218" st_id="9" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="254" st_id="12" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="266" st_id="13" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="277" st_id="14" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="288" st_id="15" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="15" op_0_bw="11">
<![CDATA[
.preheader79.loopexit:94  %tmp_10_cast1 = zext i11 %tmp_1 to i15

]]></node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:95  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="15" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:96  %p_shl_cast = zext i14 %p_shl to i15

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:97  %tmp_5 = add i15 %p_shl_cast, %tmp_10_cast1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:140  %w_index_0_1 = add i15 3, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_0_1"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:141  %tmp_28_0_1 = zext i15 %w_index_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_28_0_1"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:144  %zext5_cast = zext i10 %i_index_0_1 to i22

]]></node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:145  %mul5 = mul i22 1639, %zext5_cast

]]></node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:146  %tmp_31 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul5, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:161  %w_conv2_addr_1 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_0_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:162  %w_conv2_load_1 = load i12* %w_conv2_addr_1, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:168  %w_index_0_2 = add i15 6, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_0_2"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:169  %tmp_28_0_2 = zext i15 %w_index_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_28_0_2"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:172  %zext6_cast = zext i10 %i_index_0_2 to i22

]]></node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:173  %mul6 = mul i22 1639, %zext6_cast

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:174  %tmp_32 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul6, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:189  %w_conv2_addr_2 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_0_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:190  %w_conv2_load_2 = load i12* %w_conv2_addr_2, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:199  %zext7_cast = zext i10 %i_index_1 to i22

]]></node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:200  %mul7 = mul i22 1639, %zext7_cast

]]></node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:201  %tmp_33 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul7, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:226  %zext8_cast = zext i10 %i_index_1_1 to i22

]]></node>
<StgValue><ssdm name="zext8_cast"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:227  %mul8 = mul i22 1639, %zext8_cast

]]></node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:228  %tmp_34 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul8, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:334  %zext12_cast = zext i10 %i_index_2_2 to i22

]]></node>
<StgValue><ssdm name="zext12_cast"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:335  %mul11 = mul i22 1639, %zext12_cast

]]></node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:336  %tmp_38 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul11, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="326" st_id="16" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:108  %zext4_cast = zext i10 %i_index to i22

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:109  %mul4 = mul i22 1639, %zext4_cast

]]></node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:110  %tmp_30 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul4, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:147  %newIndex4 = sext i9 %tmp_31 to i10

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:148  %newIndex1 = zext i10 %newIndex4 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:149  %input_V_addr_1 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:150  %input_V_load_1 = load i14* %input_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:151  %input_V1_addr_1 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_V1_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:152  %input_V1_load_1 = load i14* %input_V1_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_1"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:153  %input_V2_addr_1 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_V2_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:154  %input_V2_load_1 = load i14* %input_V2_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_1"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:155  %input_V3_addr_1 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_V3_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:156  %input_V3_load_1 = load i14* %input_V3_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_1"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:157  %input_V4_addr_1 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_V4_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:158  %input_V4_load_1 = load i14* %input_V4_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_1"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:162  %w_conv2_load_1 = load i12* %w_conv2_addr_1, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:175  %newIndex10 = sext i9 %tmp_32 to i10

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:176  %newIndex11 = zext i10 %newIndex10 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:177  %input_V_addr_2 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:178  %input_V_load_2 = load i14* %input_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:179  %input_V1_addr_2 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_V1_addr_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:180  %input_V1_load_2 = load i14* %input_V1_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_2"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:181  %input_V2_addr_2 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_V2_addr_2"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:182  %input_V2_load_2 = load i14* %input_V2_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_2"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:183  %input_V3_addr_2 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_V3_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:184  %input_V3_load_2 = load i14* %input_V3_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_2"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:185  %input_V4_addr_2 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_V4_addr_2"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:186  %input_V4_load_2 = load i14* %input_V4_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_2"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:190  %w_conv2_load_2 = load i12* %w_conv2_addr_2, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:195  %w_index_1 = add i15 1, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:196  %tmp_28_1 = zext i15 %w_index_1 to i64

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:216  %w_conv2_addr_3 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:217  %w_conv2_load_3 = load i12* %w_conv2_addr_3, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:222  %w_index_1_1 = add i15 4, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_1_1"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:223  %tmp_28_1_1 = zext i15 %w_index_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:243  %w_conv2_addr_4 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_4"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:244  %w_conv2_load_4 = load i12* %w_conv2_addr_4, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:253  %zext9_cast = zext i10 %i_index_1_2 to i22

]]></node>
<StgValue><ssdm name="zext9_cast"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:254  %mul9 = mul i22 1639, %zext9_cast

]]></node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:255  %tmp_35 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul9, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:280  %zext10_cast = zext i10 %i_index_2 to i22

]]></node>
<StgValue><ssdm name="zext10_cast"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:281  %mul = mul i22 1639, %zext10_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:282  %tmp_36 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:307  %zext11_cast = zext i10 %i_index_2_1 to i22

]]></node>
<StgValue><ssdm name="zext11_cast"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:308  %mul10 = mul i22 1639, %zext11_cast

]]></node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:309  %tmp_37 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul10, i32 13, i32 21)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="383" st_id="17" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:150  %input_V_load_1 = load i14* %input_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:152  %input_V1_load_1 = load i14* %input_V1_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_1"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:154  %input_V2_load_1 = load i14* %input_V2_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_1"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:156  %input_V3_load_1 = load i14* %input_V3_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_1"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:158  %input_V4_load_1 = load i14* %input_V4_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_1"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:178  %input_V_load_2 = load i14* %input_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:180  %input_V1_load_2 = load i14* %input_V1_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_2"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:182  %input_V2_load_2 = load i14* %input_V2_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_2"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:184  %input_V3_load_2 = load i14* %input_V3_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_2"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:186  %input_V4_load_2 = load i14* %input_V4_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_2"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:202  %newIndex12 = sext i9 %tmp_33 to i10

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:203  %newIndex14 = zext i10 %newIndex12 to i64

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:204  %input_V_addr_3 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:205  %input_V_load_3 = load i14* %input_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:206  %input_V1_addr_3 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_V1_addr_3"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:207  %input_V1_load_3 = load i14* %input_V1_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_3"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:208  %input_V2_addr_3 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_V2_addr_3"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:209  %input_V2_load_3 = load i14* %input_V2_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_3"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:210  %input_V3_addr_3 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_V3_addr_3"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:211  %input_V3_load_3 = load i14* %input_V3_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_3"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:212  %input_V4_addr_3 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_V4_addr_3"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:213  %input_V4_load_3 = load i14* %input_V4_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_3"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:217  %w_conv2_load_3 = load i12* %w_conv2_addr_3, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:229  %newIndex15 = sext i9 %tmp_34 to i10

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:230  %newIndex16 = zext i10 %newIndex15 to i64

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:231  %input_V_addr_4 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:232  %input_V_load_4 = load i14* %input_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:233  %input_V1_addr_4 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_V1_addr_4"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:234  %input_V1_load_4 = load i14* %input_V1_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_4"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:235  %input_V2_addr_4 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_V2_addr_4"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:236  %input_V2_load_4 = load i14* %input_V2_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_4"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:237  %input_V3_addr_4 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_V3_addr_4"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:238  %input_V3_load_4 = load i14* %input_V3_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_4"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:239  %input_V4_addr_4 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="input_V4_addr_4"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:240  %input_V4_load_4 = load i14* %input_V4_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_4"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:244  %w_conv2_load_4 = load i12* %w_conv2_addr_4, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:249  %w_index_1_2 = add i15 7, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_1_2"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:250  %tmp_28_1_2 = zext i15 %w_index_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_28_1_2"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:270  %w_conv2_addr_5 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_5"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:271  %w_conv2_load_5 = load i12* %w_conv2_addr_5, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:330  %w_index_2_2 = add i15 8, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_2_2"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:331  %tmp_28_2_2 = zext i15 %w_index_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_28_2_2"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:351  %w_conv2_addr_8 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_8"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:352  %w_conv2_load_8 = load i12* %w_conv2_addr_8, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="438" st_id="18" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="3">
<![CDATA[
.preheader79.preheader:24  %tmp_10 = trunc i12 %arrayNo2 to i3

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.preheader:28  %sel_tmp = icmp eq i3 %tmp_10, 0

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.preheader:29  %sel_tmp2 = icmp eq i3 %tmp_10, 1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:17  %arrayNo2_cast_mid = zext i2 %tmp_21 to i3

]]></node>
<StgValue><ssdm name="arrayNo2_cast_mid"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:18  %arrayNo2_cast_mid3 = select i1 %exitcond_flatten, i3 %arrayNo2_cast_mid, i3 %tmp_10

]]></node>
<StgValue><ssdm name="arrayNo2_cast_mid3"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:21  %sel_tmp_mid = icmp eq i2 %tmp_21, 0

]]></node>
<StgValue><ssdm name="sel_tmp_mid"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:22  %sel_tmp_mid3 = select i1 %exitcond_flatten, i1 %sel_tmp_mid, i1 %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp_mid3"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:23  %sel_tmp2_mid = icmp eq i2 %tmp_21, 1

]]></node>
<StgValue><ssdm name="sel_tmp2_mid"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:24  %sel_tmp2_mid3 = select i1 %exitcond_flatten, i1 %sel_tmp2_mid, i1 %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp2_mid3"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="3" op_0_bw="3">
<![CDATA[
.preheader79.loopexit:46  %tmp_24 = trunc i5 %arrayNo2_mid to i3

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:47  %arrayNo2_cast_mid5 = select i1 %exitcond_flatten_mid, i3 %tmp_24, i3 %arrayNo2_cast_mid3

]]></node>
<StgValue><ssdm name="arrayNo2_cast_mid5"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:52  %sel_tmp_mid4 = icmp eq i3 %tmp_24, 0

]]></node>
<StgValue><ssdm name="sel_tmp_mid4"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:53  %sel_tmp_mid5 = select i1 %exitcond_flatten_mid, i1 %sel_tmp_mid4, i1 %sel_tmp_mid3

]]></node>
<StgValue><ssdm name="sel_tmp_mid5"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:54  %sel_tmp2_mid4 = icmp eq i3 %tmp_24, 1

]]></node>
<StgValue><ssdm name="sel_tmp2_mid4"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:55  %sel_tmp2_mid5 = select i1 %exitcond_flatten_mid, i1 %sel_tmp2_mid4, i1 %sel_tmp2_mid3

]]></node>
<StgValue><ssdm name="sel_tmp2_mid5"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:111  %newIndex8 = sext i9 %tmp_30 to i10

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:112  %newIndex9 = zext i10 %newIndex8 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:113  %input_V_addr = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:114  %input_V_load = load i14* %input_V_addr, align 2

]]></node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:115  %input_V1_addr = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_V1_addr"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:116  %input_V1_load = load i14* %input_V1_addr, align 2

]]></node>
<StgValue><ssdm name="input_V1_load"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:117  %input_V2_addr = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_V2_addr"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:118  %input_V2_load = load i14* %input_V2_addr, align 2

]]></node>
<StgValue><ssdm name="input_V2_load"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:119  %input_V3_addr = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_V3_addr"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:120  %input_V3_load = load i14* %input_V3_addr, align 2

]]></node>
<StgValue><ssdm name="input_V3_load"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:121  %input_V4_addr = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_V4_addr"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:122  %input_V4_load = load i14* %input_V4_addr, align 2

]]></node>
<StgValue><ssdm name="input_V4_load"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:143  %arrayNo5_cast = zext i10 %arrayNo5 to i32

]]></node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:159  %tmp_11 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_1, i14 %input_V1_load_1, i14 %input_V2_load_1, i14 %input_V3_load_1, i14 %input_V4_load_1, i32 %arrayNo5_cast)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:171  %arrayNo6_cast = zext i10 %arrayNo6 to i32

]]></node>
<StgValue><ssdm name="arrayNo6_cast"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:187  %tmp_12 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_2, i14 %input_V1_load_2, i14 %input_V2_load_2, i14 %input_V3_load_2, i14 %input_V4_load_2, i32 %arrayNo6_cast)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:205  %input_V_load_3 = load i14* %input_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:207  %input_V1_load_3 = load i14* %input_V1_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_3"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:209  %input_V2_load_3 = load i14* %input_V2_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_3"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:211  %input_V3_load_3 = load i14* %input_V3_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_3"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:213  %input_V4_load_3 = load i14* %input_V4_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_3"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:232  %input_V_load_4 = load i14* %input_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:234  %input_V1_load_4 = load i14* %input_V1_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_4"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:236  %input_V2_load_4 = load i14* %input_V2_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_4"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:238  %input_V3_load_4 = load i14* %input_V3_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_4"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:240  %input_V4_load_4 = load i14* %input_V4_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_4"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:271  %w_conv2_load_5 = load i12* %w_conv2_addr_5, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:276  %w_index_2 = add i15 2, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:277  %tmp_28_2 = zext i15 %w_index_2 to i64

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:297  %w_conv2_addr_6 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_6"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:298  %w_conv2_load_6 = load i12* %w_conv2_addr_6, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:303  %w_index_2_1 = add i15 5, %tmp_5

]]></node>
<StgValue><ssdm name="w_index_2_1"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:304  %tmp_28_2_1 = zext i15 %w_index_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_28_2_1"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:324  %w_conv2_addr_7 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_7"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:325  %w_conv2_load_7 = load i12* %w_conv2_addr_7, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:337  %newIndex = sext i9 %tmp_38 to i10

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:338  %newIndex7 = zext i10 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:339  %input_V_addr_8 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_V_addr_8"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:340  %input_V_load_8 = load i14* %input_V_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:341  %input_V1_addr_8 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_V1_addr_8"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:342  %input_V1_load_8 = load i14* %input_V1_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_8"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:343  %input_V2_addr_8 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_V2_addr_8"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:344  %input_V2_load_8 = load i14* %input_V2_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_8"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:345  %input_V3_addr_8 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_V3_addr_8"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:346  %input_V3_load_8 = load i14* %input_V3_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_8"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:347  %input_V4_addr_8 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_V4_addr_8"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:348  %input_V4_load_8 = load i14* %input_V4_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_8"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:352  %w_conv2_load_8 = load i12* %w_conv2_addr_8, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.preheader:25  %zext1_cast = zext i12 %o_index to i26

]]></node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.preheader:26  %mul1 = mul i26 5462, %zext1_cast

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="12" op_0_bw="12" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.preheader:27  %newIndex3 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul1, i32 14, i32 25)

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="12" op_0_bw="5">
<![CDATA[
.preheader79.loopexit:41  %tmp10_cast_cast_mid1 = sext i5 %tmp2_mid1 to i12

]]></node>
<StgValue><ssdm name="tmp10_cast_cast_mid1"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:48  %zext2_cast = zext i12 %tmp10_cast_cast_mid1 to i26

]]></node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:49  %mul2 = mul i26 5462, %zext2_cast

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:105  %tmp_7 = zext i15 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:114  %input_V_load = load i14* %input_V_addr, align 2

]]></node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:116  %input_V1_load = load i14* %input_V1_addr, align 2

]]></node>
<StgValue><ssdm name="input_V1_load"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:118  %input_V2_load = load i14* %input_V2_addr, align 2

]]></node>
<StgValue><ssdm name="input_V2_load"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:120  %input_V3_load = load i14* %input_V3_addr, align 2

]]></node>
<StgValue><ssdm name="input_V3_load"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:122  %input_V4_load = load i14* %input_V4_addr, align 2

]]></node>
<StgValue><ssdm name="input_V4_load"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:125  %w_conv2_addr = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="w_conv2_addr"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:126  %w_conv2_load = load i12* %w_conv2_addr, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:160  %OP1_V_0_1_cast = sext i14 %tmp_11 to i26

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:163  %OP2_V_0_1_cast = sext i12 %w_conv2_load_1 to i26

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:164  %p_Val2_3_0_1 = mul i26 %OP1_V_0_1_cast, %OP2_V_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_1"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:165  %p_Val2_5_0_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_1, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_0_1"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:188  %OP1_V_0_2_cast = sext i14 %tmp_12 to i26

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:191  %OP2_V_0_2_cast = sext i12 %w_conv2_load_2 to i26

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:192  %p_Val2_3_0_2 = mul i26 %OP1_V_0_2_cast, %OP2_V_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_2"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:193  %p_Val2_5_0_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_2, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_0_2"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:198  %arrayNo7_cast = zext i10 %arrayNo7 to i32

]]></node>
<StgValue><ssdm name="arrayNo7_cast"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:214  %tmp_13 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_3, i14 %input_V1_load_3, i14 %input_V2_load_3, i14 %input_V3_load_3, i14 %input_V4_load_3, i32 %arrayNo7_cast)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:225  %arrayNo8_cast = zext i10 %arrayNo8 to i32

]]></node>
<StgValue><ssdm name="arrayNo8_cast"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:241  %tmp_14 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_4, i14 %input_V1_load_4, i14 %input_V2_load_4, i14 %input_V3_load_4, i14 %input_V4_load_4, i32 %arrayNo8_cast)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:256  %newIndex17 = sext i9 %tmp_35 to i10

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:257  %newIndex18 = zext i10 %newIndex17 to i64

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:258  %input_V_addr_5 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:259  %input_V_load_5 = load i14* %input_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:260  %input_V1_addr_5 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_V1_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:261  %input_V1_load_5 = load i14* %input_V1_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_5"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:262  %input_V2_addr_5 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_V2_addr_5"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:263  %input_V2_load_5 = load i14* %input_V2_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_5"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:264  %input_V3_addr_5 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_V3_addr_5"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:265  %input_V3_load_5 = load i14* %input_V3_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_5"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:266  %input_V4_addr_5 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_V4_addr_5"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:267  %input_V4_load_5 = load i14* %input_V4_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_5"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:283  %newIndex19 = sext i9 %tmp_36 to i10

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:284  %newIndex20 = zext i10 %newIndex19 to i64

]]></node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:285  %input_V_addr_6 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:286  %input_V_load_6 = load i14* %input_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:287  %input_V1_addr_6 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="input_V1_addr_6"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:288  %input_V1_load_6 = load i14* %input_V1_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_6"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:289  %input_V2_addr_6 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="input_V2_addr_6"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:290  %input_V2_load_6 = load i14* %input_V2_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_6"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:291  %input_V3_addr_6 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="input_V3_addr_6"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:292  %input_V3_load_6 = load i14* %input_V3_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_6"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:293  %input_V4_addr_6 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="input_V4_addr_6"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:294  %input_V4_load_6 = load i14* %input_V4_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_6"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:298  %w_conv2_load_6 = load i12* %w_conv2_addr_6, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:325  %w_conv2_load_7 = load i12* %w_conv2_addr_7, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:333  %arrayNo_cast = zext i10 %arrayNo to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:340  %input_V_load_8 = load i14* %input_V_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:342  %input_V1_load_8 = load i14* %input_V1_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_8"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:344  %input_V2_load_8 = load i14* %input_V2_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_8"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:346  %input_V3_load_8 = load i14* %input_V3_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_8"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:348  %input_V4_load_8 = load i14* %input_V4_addr_8, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_8"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:349  %tmp_18 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_8, i14 %input_V1_load_8, i14 %input_V2_load_8, i14 %input_V3_load_8, i14 %input_V4_load_8, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="579" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader79.loopexit:19  %newIndex3_mid_cast = select i1 %tmp_19, i12 0, i12 1

]]></node>
<StgValue><ssdm name="newIndex3_mid_cast"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader79.loopexit:20  %newIndex4_mid2102_v = select i1 %exitcond_flatten, i12 %newIndex3_mid_cast, i12 %newIndex3

]]></node>
<StgValue><ssdm name="newIndex4_mid2102_v"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="12" op_0_bw="12" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:50  %newIndex3_mid2 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul2, i32 14, i32 25)

]]></node>
<StgValue><ssdm name="newIndex3_mid2"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader79.loopexit:51  %newIndex4_mid240_v = select i1 %exitcond_flatten_mid, i12 %newIndex3_mid2, i12 %newIndex4_mid2102_v

]]></node>
<StgValue><ssdm name="newIndex4_mid240_v"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

]]></node>
<StgValue><ssdm name="arrayNo2_mid1"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="3" op_0_bw="3">
<![CDATA[
.preheader79.loopexit:74  %tmp_28 = trunc i12 %arrayNo2_mid1 to i3

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:75  %arrayNo2_cast_mid2 = select i1 %exitcond9_mid1, i3 %tmp_28, i3 %arrayNo2_cast_mid5

]]></node>
<StgValue><ssdm name="arrayNo2_cast_mid2"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:81  %sel_tmp_mid1 = icmp eq i3 %tmp_28, 0

]]></node>
<StgValue><ssdm name="sel_tmp_mid1"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:83  %sel_tmp2_mid1 = icmp eq i3 %tmp_28, 1

]]></node>
<StgValue><ssdm name="sel_tmp2_mid1"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:107  %arrayNo4_cast = zext i10 %arrayNo4 to i32

]]></node>
<StgValue><ssdm name="arrayNo4_cast"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:123  %tmp_9 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load, i14 %input_V1_load, i14 %input_V2_load, i14 %input_V3_load, i14 %input_V4_load, i32 %arrayNo4_cast)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:126  %w_conv2_load = load i12* %w_conv2_addr, align 2

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:252  %arrayNo9_cast = zext i10 %arrayNo9 to i32

]]></node>
<StgValue><ssdm name="arrayNo9_cast"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:259  %input_V_load_5 = load i14* %input_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:261  %input_V1_load_5 = load i14* %input_V1_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_5"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:263  %input_V2_load_5 = load i14* %input_V2_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_5"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:265  %input_V3_load_5 = load i14* %input_V3_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_5"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:267  %input_V4_load_5 = load i14* %input_V4_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_5"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:268  %tmp_15 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_5, i14 %input_V1_load_5, i14 %input_V2_load_5, i14 %input_V3_load_5, i14 %input_V4_load_5, i32 %arrayNo9_cast)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:279  %arrayNo10_cast = zext i10 %arrayNo1 to i32

]]></node>
<StgValue><ssdm name="arrayNo10_cast"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:286  %input_V_load_6 = load i14* %input_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:288  %input_V1_load_6 = load i14* %input_V1_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_6"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:290  %input_V2_load_6 = load i14* %input_V2_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_6"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:292  %input_V3_load_6 = load i14* %input_V3_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_6"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:294  %input_V4_load_6 = load i14* %input_V4_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_6"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:295  %tmp_16 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_6, i14 %input_V1_load_6, i14 %input_V2_load_6, i14 %input_V3_load_6, i14 %input_V4_load_6, i32 %arrayNo10_cast)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:310  %newIndex13 = sext i9 %tmp_37 to i10

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:311  %newIndex21 = zext i10 %newIndex13 to i64

]]></node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:312  %input_V_addr_7 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:313  %input_V_load_7 = load i14* %input_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:314  %input_V1_addr_7 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_V1_addr_7"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:315  %input_V1_load_7 = load i14* %input_V1_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_7"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:316  %input_V2_addr_7 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_V2_addr_7"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:317  %input_V2_load_7 = load i14* %input_V2_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_7"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:318  %input_V3_addr_7 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_V3_addr_7"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:319  %input_V3_load_7 = load i14* %input_V3_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_7"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:320  %input_V4_addr_7 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_V4_addr_7"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:321  %input_V4_load_7 = load i14* %input_V4_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_7"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader79.loopexit:365  switch i3 %arrayNo2_cast_mid2, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="622" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:76  %zext3_cast = zext i12 %o_index_mid1 to i26

]]></node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:77  %mul3 = mul i26 5462, %zext3_cast

]]></node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:306  %arrayNo11_cast = zext i10 %arrayNo10 to i32

]]></node>
<StgValue><ssdm name="arrayNo11_cast"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:313  %input_V_load_7 = load i14* %input_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:315  %input_V1_load_7 = load i14* %input_V1_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V1_load_7"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:317  %input_V2_load_7 = load i14* %input_V2_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V2_load_7"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:319  %input_V3_load_7 = load i14* %input_V3_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V3_load_7"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:321  %input_V4_load_7 = load i14* %input_V4_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_V4_load_7"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:322  %tmp_17 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_7, i14 %input_V1_load_7, i14 %input_V2_load_7, i14 %input_V3_load_7, i14 %input_V4_load_7, i32 %arrayNo11_cast)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="632" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="12" op_0_bw="12" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:78  %newIndex3_mid1 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul3, i32 14, i32 25)

]]></node>
<StgValue><ssdm name="newIndex3_mid1"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader79.loopexit:79  %newIndex4_mid2_v = select i1 %exitcond9_mid1, i12 %newIndex3_mid1, i12 %newIndex4_mid240_v

]]></node>
<StgValue><ssdm name="newIndex4_mid2_v"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="64" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:80  %newIndex4_mid2 = zext i12 %newIndex4_mid2_v to i64

]]></node>
<StgValue><ssdm name="newIndex4_mid2"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:124  %OP1_V_cast = sext i14 %tmp_9 to i26

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:127  %OP2_V_cast = sext i12 %w_conv2_load to i26

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:128  %p_Val2_3 = mul i26 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:130  %output_V6_addr_1 = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex4_mid2

]]></node>
<StgValue><ssdm name="output_V6_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:131  %output_V6_load_1 = load i14* %output_V6_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V6_load_1"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:132  %output_V_addr_1 = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex4_mid2

]]></node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:133  %output_V_load_1 = load i14* %output_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:134  %output_V5_addr_1 = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex4_mid2

]]></node>
<StgValue><ssdm name="output_V5_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:135  %output_V5_load_1 = load i14* %output_V5_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V5_load_1"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:215  %OP1_V_1_cast = sext i14 %tmp_13 to i26

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:218  %OP2_V_1_cast = sext i12 %w_conv2_load_3 to i26

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:219  %p_Val2_3_1 = mul i26 %OP1_V_1_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:220  %p_Val2_5_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:242  %OP1_V_1_1_cast = sext i14 %tmp_14 to i26

]]></node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:245  %OP2_V_1_1_cast = sext i12 %w_conv2_load_4 to i26

]]></node>
<StgValue><ssdm name="OP2_V_1_1_cast"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:246  %p_Val2_3_1_1 = mul i26 %OP1_V_1_1_cast, %OP2_V_1_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1_1"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:247  %p_Val2_5_1_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_1, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_1_1"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:269  %OP1_V_1_2_cast = sext i14 %tmp_15 to i26

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:272  %OP2_V_1_2_cast = sext i12 %w_conv2_load_5 to i26

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:273  %p_Val2_3_1_2 = mul i26 %OP1_V_1_2_cast, %OP2_V_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1_2"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:274  %p_Val2_5_1_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_2, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_1_2"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:350  %OP1_V_2_2_cast = sext i14 %tmp_18 to i26

]]></node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:353  %OP2_V_2_2_cast = sext i12 %w_conv2_load_8 to i26

]]></node>
<StgValue><ssdm name="OP2_V_2_2_cast"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:354  %p_Val2_3_2_2 = mul i26 %OP1_V_2_2_cast, %OP2_V_2_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_2_2"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:355  %p_Val2_5_2_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_2, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="660" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:82  %sel_tmp_mid2 = select i1 %exitcond9_mid1, i1 %sel_tmp_mid1, i1 %sel_tmp_mid5

]]></node>
<StgValue><ssdm name="sel_tmp_mid2"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader79.loopexit:84  %sel_tmp2_mid2 = select i1 %exitcond9_mid1, i1 %sel_tmp2_mid1, i1 %sel_tmp2_mid5

]]></node>
<StgValue><ssdm name="sel_tmp2_mid2"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:129  %p_Val2_5 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:131  %output_V6_load_1 = load i14* %output_V6_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V6_load_1"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:133  %output_V_load_1 = load i14* %output_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="14" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:135  %output_V5_load_1 = load i14* %output_V5_addr_1, align 2

]]></node>
<StgValue><ssdm name="output_V5_load_1"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader79.loopexit:136  %sel_tmp1 = select i1 %sel_tmp_mid2, i14 %output_V_load_1, i14 %output_V6_load_1

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader79.loopexit:137  %p_Val2_4_0_0_phi = select i1 %sel_tmp2_mid2, i14 %output_V5_load_1, i14 %sel_tmp1

]]></node>
<StgValue><ssdm name="p_Val2_4_0_0_phi"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:296  %OP1_V_2_cast = sext i14 %tmp_16 to i26

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:299  %OP2_V_2_cast = sext i12 %w_conv2_load_6 to i26

]]></node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:300  %p_Val2_3_2 = mul i26 %OP1_V_2_cast, %OP2_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_2"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:301  %p_Val2_5_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:323  %OP1_V_2_1_cast = sext i14 %tmp_17 to i26

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:326  %OP2_V_2_1_cast = sext i12 %w_conv2_load_7 to i26

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:327  %p_Val2_3_2_1 = mul i26 %OP1_V_2_1_cast, %OP2_V_2_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_2_1"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:328  %p_Val2_5_2_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_1, i32 12, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_5_2_1"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:357  %tmp21 = add i14 %p_Val2_5_1, %p_Val2_5_1_1

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:360  %tmp23 = add i14 %p_Val2_4_0_0_phi, %p_Val2_5

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:361  %tmp25 = add i14 %p_Val2_5_2_2, %p_Val2_5_0_1

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:362  %tmp26 = add i14 %p_Val2_5_0_2, %tmp25

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79.loopexit:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18432, i64 18432, i64 18432)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:31  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:60  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @Ln_Lm_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:87  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader79.loopexit:89  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:356  %tmp19 = add i14 %p_Val2_5_2_1, %p_Val2_5_2

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:358  %tmp22 = add i14 %p_Val2_5_1_2, %tmp21

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:359  %tmp20 = add i14 %tmp19, %tmp22

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:363  %tmp24 = add i14 %tmp23, %tmp26

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:364  %p_Val2_6_2_2 = add i14 %tmp20, %tmp24

]]></node>
<StgValue><ssdm name="p_Val2_6_2_2"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch31:0  store i14 %p_Val2_6_2_2, i14* %output_V5_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch30:0  store i14 %p_Val2_6_2_2, i14* %output_V_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="!0"/>
<literal name="arrayNo2_cast_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch32:0  store i14 %p_Val2_6_2_2, i14* %output_V6_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="arrayNo2_cast_mid2" val="!0"/>
<literal name="arrayNo2_cast_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader76:0  %n1 = phi i7 [ 0, %.preheader79.preheader ], [ %n_1, %.preheader75 ]

]]></node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:2  %exitcond8 = icmp eq i7 %n1, -64

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:3  %n_1 = add i7 %n1, 1

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %exitcond8, label %5, label %.preheader75.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="64" op_0_bw="7">
<![CDATA[
.preheader75.preheader:3  %tmp_8 = zext i7 %n1 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader75.preheader:4  %b_conv2_addr = getelementptr [64 x i9]* @b_conv2, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="b_conv2_addr"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="9" op_0_bw="6">
<![CDATA[
.preheader75.preheader:5  %p_Val2_1 = load i9* %b_conv2_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="6" op_0_bw="7">
<![CDATA[
.preheader75.preheader:0  %tmp_39 = trunc i7 %n1 to i6

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader75.preheader:1  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_39, i3 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="11" op_0_bw="9">
<![CDATA[
.preheader75.preheader:2  %p_shl5_cast = zext i9 %p_shl5 to i11

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="9" op_0_bw="6">
<![CDATA[
.preheader75.preheader:5  %p_Val2_1 = load i9* %b_conv2_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="14" op_0_bw="9">
<![CDATA[
.preheader75.preheader:6  %p_Val2_1_cast = zext i9 %p_Val2_1 to i14

]]></node>
<StgValue><ssdm name="p_Val2_1_cast"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:7  br label %.preheader75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader75:0  %x2 = phi i2 [ 0, %.preheader75.preheader ], [ %x_2, %.preheader ]

]]></node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="7" op_0_bw="2">
<![CDATA[
.preheader75:1  %x2_cast = zext i2 %x2 to i7

]]></node>
<StgValue><ssdm name="x2_cast"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader75:3  %exitcond7 = icmp eq i2 %x2, -1

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader75:4  %x_2 = add i2 %x2, 1

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:5  br i1 %exitcond7, label %.preheader76, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp3 = add i7 %n1, %x2_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp29_cast_cast = zext i7 %tmp3 to i13

]]></node>
<StgValue><ssdm name="tmp29_cast_cast"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %y3 = phi i2 [ %y_2, %4 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="y3"/></StgValue>
</operation>

<operation id="722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="5" op_0_bw="2">
<![CDATA[
.preheader:1  %y3_cast = zext i2 %y3 to i5

]]></node>
<StgValue><ssdm name="y3_cast"/></StgValue>
</operation>

<operation id="723" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %y3, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="725" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %y_2 = add i2 %y3, 1

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader75, label %_ifconv4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv4:0  %p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y3, i2 0)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="5" op_0_bw="4">
<![CDATA[
_ifconv4:1  %p_shl6_cast = zext i4 %p_shl6 to i5

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="729" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv4:2  %tmp_3 = sub i5 %p_shl6_cast, %y3_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="11" op_0_bw="5">
<![CDATA[
_ifconv4:3  %tmp_3_cast = sext i5 %tmp_3 to i11

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="731" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv4:4  %tmp4 = add i11 %tmp_3_cast, %p_shl5_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="13" op_0_bw="11">
<![CDATA[
_ifconv4:5  %tmp30_cast_cast = sext i11 %tmp4 to i13

]]></node>
<StgValue><ssdm name="tmp30_cast_cast"/></StgValue>
</operation>

<operation id="733" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:6  %index = add i13 %tmp29_cast_cast, %tmp30_cast_cast

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="734" st_id="29" stage="17" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="735" st_id="30" stage="16" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="736" st_id="31" stage="15" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="737" st_id="32" stage="14" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="738" st_id="33" stage="13" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="739" st_id="34" stage="12" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="740" st_id="35" stage="11" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="741" st_id="36" stage="10" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="742" st_id="37" stage="9" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="743" st_id="38" stage="8" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="744" st_id="39" stage="7" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="745" st_id="40" stage="6" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="746" st_id="41" stage="5" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="747" st_id="42" stage="4" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="748" st_id="43" stage="3" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="28" op_0_bw="13">
<![CDATA[
_ifconv4:9  %zext13_cast = zext i13 %index to i28

]]></node>
<StgValue><ssdm name="zext13_cast"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv4:10  %mul12 = mul i28 10923, %zext13_cast

]]></node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:11  %newIndex5 = call i13 @_ssdm_op_PartSelect.i13.i28.i32.i32(i28 %mul12, i32 15, i32 27)

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="752" st_id="44" stage="2" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="753" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="13">
<![CDATA[
_ifconv4:12  %newIndex6 = zext i13 %newIndex5 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:13  %output_V_addr_2 = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:14  %output_V5_addr_2 = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_V5_addr_2"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:15  %output_V6_addr_2 = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="output_V6_addr_2"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:16  %output_V6_load = load i14* %output_V6_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V6_load"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:17  %output_V_load = load i14* %output_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:18  %output_V5_load = load i14* %output_V5_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V5_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="760" st_id="45" stage="1" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="3" op_0_bw="3">
<![CDATA[
_ifconv4:8  %tmp_41 = trunc i13 %arrayNo3 to i3

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="762" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:16  %output_V6_load = load i14* %output_V6_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V6_load"/></StgValue>
</operation>

<operation id="763" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:17  %output_V_load = load i14* %output_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="764" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="14" op_0_bw="9">
<![CDATA[
_ifconv4:18  %output_V5_load = load i14* %output_V5_addr_2, align 2

]]></node>
<StgValue><ssdm name="output_V5_load"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv4:19  %sel_tmp5 = icmp eq i3 %tmp_41, 0

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv4:20  %sel_tmp6 = select i1 %sel_tmp5, i14 %output_V_load, i14 %output_V6_load

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv4:21  %sel_tmp7 = icmp eq i3 %tmp_41, 1

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv4:22  %p_Val2_s = select i1 %sel_tmp7, i14 %output_V5_load, i14 %sel_tmp6

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:23  %p_Val2_2 = add i14 %p_Val2_s, %p_Val2_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="13" op_0_bw="14">
<![CDATA[
_ifconv4:24  %tmp_42 = trunc i14 %p_Val2_2 to i13

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="771" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:25  %tmp_s = icmp sgt i14 %p_Val2_2, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="772" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv4:26  %p_s = select i1 %tmp_s, i13 %tmp_42, i13 0

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="773" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="14" op_0_bw="13">
<![CDATA[
_ifconv4:27  %p_cast = zext i13 %p_s to i14

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="774" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ifconv4:28  switch i3 %tmp_41, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch1:0  store i14 %p_cast, i14* %output_V5_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch0:0  store i14 %p_cast, i14* %output_V_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_41" val="!0"/>
<literal name="tmp_41" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
branch2:0  store i14 %p_cast, i14* %output_V6_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_41" val="!0"/>
<literal name="tmp_41" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
