Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Nov 19 17:20:21 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: OC/SC/clock_10_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.988        0.000                      0                  195        0.196        0.000                      0                  195        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.988        0.000                      0                  195        0.196        0.000                      0                  195        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 sendData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.625ns (32.115%)  route 3.435ns (67.885%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 14.554 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.745     4.992    clock_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  sendData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     5.470 r  sendData_reg[4]/Q
                         net (fo=97, routed)          2.060     7.531    OC/CR/spiData_reg[6]_2[4]
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.295     7.826 r  OC/CR/i_/spiData[3]_i_14/O
                         net (fo=1, routed)           0.000     7.826    OC/CR/i_/spiData[3]_i_14_n_0
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I1_O)      0.214     8.040 r  OC/CR/i_/spiData_reg[3]_i_6/O
                         net (fo=1, routed)           0.718     8.758    OC/CR/charBitMap[11]
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.297     9.055 r  OC/CR/spiData[3]_i_4/O
                         net (fo=1, routed)           0.656     9.711    OC/CR/spiData[3]_i_4_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  OC/CR/spiData[3]_i_3/O
                         net (fo=1, routed)           0.000     9.835    OC/CR/spiData[3]_i_3_n_0
    SLICE_X3Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    10.052 r  OC/CR/spiData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.052    OC/spiData_0[3]
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649    14.554    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[3]/C
                         clock pessimism              0.457    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.064    15.040    OC/spiData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.555ns (31.652%)  route 3.358ns (68.348%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 14.554 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.744     4.991    clock_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.478     5.469 r  sendData_reg[1]/Q
                         net (fo=97, routed)          1.960     7.430    OC/CR/spiData_reg[6]_2[1]
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.295     7.725 r  OC/CR/i_/spiData[1]_i_17/O
                         net (fo=1, routed)           0.000     7.725    OC/CR/i_/spiData[1]_i_17_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I0_O)      0.241     7.966 r  OC/CR/i_/spiData_reg[1]_i_9/O
                         net (fo=1, routed)           0.000     7.966    OC/CR/charBitMap[41]
    SLICE_X6Y31          MUXF8 (Prop_muxf8_I0_O)      0.098     8.064 r  OC/CR/spiData_reg[1]_i_5/O
                         net (fo=1, routed)           0.959     9.022    OC/CR/spiData_reg[1]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.319     9.341 r  OC/CR/spiData[1]_i_2/O
                         net (fo=1, routed)           0.439     9.780    OC/CR/spiData[1]_i_2_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  OC/CR/spiData[1]_i_1/O
                         net (fo=1, routed)           0.000     9.904    OC/spiData_0[1]
    SLICE_X1Y33          FDRE                                         r  OC/spiData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649    14.554    OC/clock_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  OC/spiData_reg[1]/C
                         clock pessimism              0.457    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.029    15.005    OC/spiData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 OC/byteCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.890ns (18.488%)  route 3.924ns (81.512%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 14.554 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.829     5.076    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  OC/byteCounter_reg[0]/Q
                         net (fo=30, routed)          2.730     8.324    OC/CR/spiData_reg[5]_1[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.448 r  OC/CR/spiData[4]_i_5/O
                         net (fo=1, routed)           0.750     9.198    OC/CR/spiData[4]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     9.322 r  OC/CR/spiData[4]_i_2/O
                         net (fo=1, routed)           0.444     9.766    OC/CR/spiData[4]_i_2_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.890 r  OC/CR/spiData[4]_i_1/O
                         net (fo=1, routed)           0.000     9.890    OC/spiData_0[4]
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649    14.554    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[4]/C
                         clock pessimism              0.457    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.007    OC/spiData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.282ns (26.240%)  route 3.604ns (73.760%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.745     4.992    clock_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     5.510 r  sendData_reg[3]/Q
                         net (fo=97, routed)          2.385     7.895    OC/CR/spiData_reg[6]_2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.019 r  OC/CR/i_/spiData[6]_i_22/O
                         net (fo=1, routed)           0.000     8.019    OC/CR/i_/spiData[6]_i_22_n_0
    SLICE_X5Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     8.236 r  OC/CR/i_/spiData_reg[6]_i_11/O
                         net (fo=1, routed)           0.649     8.885    OC/CR/charBitMap[30]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.299     9.184 r  OC/CR/spiData[6]_i_3/O
                         net (fo=1, routed)           0.570     9.754    OC/CR/spiData[6]_i_3_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.878 r  OC/CR/spiData[6]_i_1/O
                         net (fo=1, routed)           0.000     9.878    OC/spiData_0[6]
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650    14.555    OC/clock_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[6]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.031    15.008    OC/spiData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.145ns (23.737%)  route 3.679ns (76.263%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.744     4.991    clock_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.478     5.469 r  sendData_reg[1]/Q
                         net (fo=97, routed)          1.841     7.310    OC/CR/spiData_reg[6]_2[1]
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     7.605 r  OC/CR/i_/spiData[7]_i_4/O
                         net (fo=1, routed)           0.282     7.887    OC/CR/i_/spiData[7]_i_4_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.011 r  OC/CR/i_/spiData[7]_i_3/O
                         net (fo=3, routed)           0.850     8.861    OC/CR/charBitMap[63]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  OC/CR/spiData[2]_i_3/O
                         net (fo=1, routed)           0.706     9.691    OC/CR/spiData[2]_i_3_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.815 r  OC/CR/spiData[2]_i_1/O
                         net (fo=1, routed)           0.000     9.815    OC/spiData_0[2]
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650    14.555    OC/clock_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[2]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.029    15.006    OC/spiData_reg[2]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.408ns (29.330%)  route 3.393ns (70.670%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.744     4.991    clock_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.478     5.469 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.144     7.613    OC/CR/spiData_reg[6]_2[1]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.295     7.908 r  OC/CR/i_/spiData[5]_i_15/O
                         net (fo=1, routed)           0.000     7.908    OC/CR/i_/spiData[5]_i_15_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I0_O)      0.212     8.120 r  OC/CR/i_/spiData_reg[5]_i_7/O
                         net (fo=1, routed)           0.658     8.779    OC/CR/charBitMap[37]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.299     9.078 r  OC/CR/spiData[5]_i_2/O
                         net (fo=1, routed)           0.590     9.668    OC/CR/spiData[5]_i_2_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  OC/CR/spiData[5]_i_1/O
                         net (fo=1, routed)           0.000     9.792    OC/spiData_0[5]
    SLICE_X2Y34          FDRE                                         r  OC/spiData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650    14.555    OC/clock_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  OC/spiData_reg[5]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.077    15.054    OC/spiData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 sendData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.408ns (31.400%)  route 3.076ns (68.600%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.745     4.992    clock_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  sendData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     5.470 r  sendData_reg[4]/Q
                         net (fo=97, routed)          1.815     7.285    OC/CR/spiData_reg[6]_2[4]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     7.580 r  OC/CR/i_/spiData[0]_i_14/O
                         net (fo=1, routed)           0.000     7.580    OC/CR/i_/spiData[0]_i_14_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I1_O)      0.214     7.794 r  OC/CR/i_/spiData_reg[0]_i_7/O
                         net (fo=1, routed)           0.793     8.587    OC/CR/charBitMap[40]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.297     8.884 r  OC/CR/spiData[0]_i_3/O
                         net (fo=1, routed)           0.468     9.353    OC/CR/spiData[0]_i_3_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.477 r  OC/CR/spiData[0]_i_1/O
                         net (fo=1, routed)           0.000     9.477    OC/spiData_0[0]
    SLICE_X2Y34          FDRE                                         r  OC/spiData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650    14.555    OC/clock_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  OC/spiData_reg[0]/C
                         clock pessimism              0.457    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.079    15.056    OC/spiData_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 OC/sendDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.996ns (24.831%)  route 3.015ns (75.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.830     5.077    OC/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  OC/sendDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  OC/sendDone_reg/Q
                         net (fo=9, routed)           1.075     6.671    OC/sendDone
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.150     6.821 f  OC/state[4]_i_6/O
                         net (fo=2, routed)           1.263     8.083    OC/DG/state_reg[0]_2
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.328     8.411 r  OC/DG/state[4]_i_1/O
                         net (fo=5, routed)           0.677     9.089    OC/state
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.651    14.556    OC/clock_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[0]/C
                         clock pessimism              0.457    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.773    OC/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 OC/sendDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.996ns (24.831%)  route 3.015ns (75.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.830     5.077    OC/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  OC/sendDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  OC/sendDone_reg/Q
                         net (fo=9, routed)           1.075     6.671    OC/sendDone
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.150     6.821 f  OC/state[4]_i_6/O
                         net (fo=2, routed)           1.263     8.083    OC/DG/state_reg[0]_2
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.328     8.411 r  OC/DG/state[4]_i_1/O
                         net (fo=5, routed)           0.677     9.089    OC/state
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.651    14.556    OC/clock_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[4]/C
                         clock pessimism              0.457    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.773    OC/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 OC/DG/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/DG/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.147%)  route 2.911ns (77.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 14.547 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.822     5.069    OC/DG/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  OC/DG/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  OC/DG/counter_reg[8]/Q
                         net (fo=2, routed)           0.993     6.518    OC/DG/counter_reg[8]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.642 r  OC/DG/delayDone_i_4/O
                         net (fo=1, routed)           0.452     7.094    OC/DG/delayDone_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.218 f  OC/DG/delayDone_i_2/O
                         net (fo=2, routed)           0.581     7.799    OC/DG/delayDone_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     7.923 r  OC/DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.885     8.808    OC/DG/counter[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  OC/DG/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.642    14.547    OC/DG/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  OC/DG/counter_reg[0]/C
                         clock pessimism              0.496    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    14.579    OC/DG/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 OC/nextState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.111%)  route 0.093ns (30.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.620     1.513    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  OC/nextState_reg[0]/Q
                         net (fo=1, routed)           0.093     1.770    OC/nextState[0]
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  OC/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    OC/state[0]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.888     2.029    OC/clock_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[0]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092     1.619    OC/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 OC/nextState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.620     1.513    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  OC/nextState_reg[1]/Q
                         net (fo=1, routed)           0.141     1.818    OC/nextState[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  OC/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    OC/state[1]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  OC/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.888     2.029    OC/clock_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  OC/state_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120     1.647    OC/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 OC/byteCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/byteCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.341%)  route 0.151ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  OC/byteCounter_reg[3]/Q
                         net (fo=2, routed)           0.151     1.827    OC/byteCounter_reg_n_0_[3]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.048     1.875 r  OC/byteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.875    OC/byteCounter[3]_i_2_n_0
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.887     2.028    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.133     1.645    OC/byteCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 OC/columnAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.624     1.517    OC/clock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  OC/columnAddr_reg[6]/Q
                         net (fo=3, routed)           0.167     1.825    OC/columnAddr_reg_n_0_[6]
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.042     1.867 r  OC/columnAddr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.867    OC/columnAddr[7]_i_2_n_0
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.894     2.035    OC/clock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.107     1.624    OC/columnAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 OC/columnAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.621     1.514    OC/clock_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  OC/columnAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  OC/columnAddr_reg[5]/Q
                         net (fo=3, routed)           0.170     1.825    OC/columnAddr_reg_n_0_[5]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.042     1.867 r  OC/columnAddr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.867    OC/columnAddr[5]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  OC/columnAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.891     2.032    OC/clock_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  OC/columnAddr_reg[5]/C
                         clock pessimism             -0.518     1.514    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.619    OC/columnAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.483    clock_IBUF_BUFG
    SLICE_X10Y36         FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.164     1.647 r  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.175     1.822    OC/FSM_onehot_state_reg[2]_3
    SLICE_X10Y36         LUT5 (Prop_lut5_I3_O)        0.043     1.865 r  OC/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    OC_n_5
    SLICE_X10Y36         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.999    clock_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.131     1.614    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 OC/columnAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.990%)  route 0.171ns (45.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.624     1.517    OC/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  OC/columnAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  OC/columnAddr_reg[0]/Q
                         net (fo=8, routed)           0.171     1.852    OC/columnAddr_reg_n_0_[0]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  OC/columnAddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    OC/columnAddr[4]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  OC/columnAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.894     2.035    OC/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  OC/columnAddr_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.121     1.638    OC/columnAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 OC/DG/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/DG/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.614     1.507    OC/DG/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  OC/DG/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  OC/DG/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.765    OC/DG/counter_reg[11]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  OC/DG/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    OC/DG/counter_reg[8]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  OC/DG/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.882     2.023    OC/DG/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  OC/DG/counter_reg[11]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.612    OC/DG/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 OC/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.379%)  route 0.194ns (50.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  OC/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  OC/state_reg[4]/Q
                         net (fo=38, routed)          0.194     1.847    OC/state_reg_n_0_[4]
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.048     1.895 r  OC/nextState[4]_i_2/O
                         net (fo=1, routed)           0.000     1.895    OC/nextState_1[4]
    SLICE_X1Y37          FDRE                                         r  OC/nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.889     2.030    OC/clock_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  OC/nextState_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.633    OC/nextState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 OC/columnAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.624     1.517    OC/clock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  OC/columnAddr_reg[6]/Q
                         net (fo=3, routed)           0.167     1.825    OC/columnAddr_reg_n_0_[6]
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  OC/columnAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    OC/columnAddr[6]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.894     2.035    OC/clock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  OC/columnAddr_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.608    OC/columnAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    byteCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y33    byteCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y33    byteCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    byteCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    byteCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    byteCounter_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    byteCounter_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    byteCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    byteCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    byteCounter_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    byteCounter_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    byteCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    byteCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    byteCounter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 1.085ns (13.833%)  route 6.759ns (86.167%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.114     7.047    OC/SC/reset_IBUF
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.152     7.199 r  OC/SC/CE_i_1/O
                         net (fo=1, routed)           0.644     7.844    OC/SC/CE_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  OC/SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.057ns (13.999%)  route 6.494ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.551    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.057ns (13.999%)  route 6.494ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.551    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.057ns (13.999%)  route 6.494ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.551    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.057ns (13.999%)  route 6.494ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.551    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.057ns (13.999%)  route 6.494ns (86.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.551    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.057ns (14.084%)  route 6.448ns (85.916%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.419     7.505    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.057ns (14.084%)  route 6.448ns (85.916%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.419     7.505    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/shiftReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.057ns (14.084%)  route 6.448ns (85.916%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          6.029     6.962    OC/SC/reset_IBUF
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.086 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.419     7.505    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 1.057ns (15.211%)  route 5.892ns (84.790%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          5.892     6.825    OC/SC/reset_IBUF
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  OC/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     6.949    OC/SC/done_send_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  OC/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OC/SC/shiftReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/spi_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.151ns (59.111%)  route 0.104ns (40.889%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  OC/SC/shiftReg_reg[7]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  OC/SC/shiftReg_reg[7]/Q
                         net (fo=1, routed)           0.104     0.255    OC/SC/p_0_in
    SLICE_X2Y33          FDSE                                         r  OC/SC/spi_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/shiftReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.191ns (65.768%)  route 0.099ns (34.232%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  OC/SC/shiftReg_reg[4]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/shiftReg_reg[4]/Q
                         net (fo=1, routed)           0.099     0.245    OC/SC/shiftReg_reg_n_0_[4]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.290 r  OC/SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.290    OC/SC/shiftReg__0[5]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.249ns (77.752%)  route 0.071ns (22.248%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  OC/SC/FSM_onehot_state_reg[2]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  OC/SC/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.071     0.222    OC/SC/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y32          LUT5 (Prop_lut5_I2_O)        0.098     0.320 r  OC/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    OC/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y32          FDSE                                         r  OC/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/shiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.212ns (65.356%)  route 0.112ns (34.644%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  OC/SC/shiftReg_reg[0]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  OC/SC/shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.112     0.279    OC/SC/shiftReg_reg_n_0_[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.324 r  OC/SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    OC/SC/shiftReg__0[1]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/shiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  OC/SC/shiftReg_reg[2]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/shiftReg_reg[2]/Q
                         net (fo=1, routed)           0.158     0.304    OC/SC/shiftReg_reg_n_0_[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  OC/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    OC/SC/shiftReg__0[3]
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.168     0.314    OC/SC/spiDone
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  OC/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     0.359    OC/SC/done_send_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  OC/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/dataCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.212ns (58.754%)  route 0.149ns (41.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  OC/SC/dataCount_reg[2]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  OC/SC/dataCount_reg[2]/Q
                         net (fo=4, routed)           0.149     0.316    OC/SC/dataCount_reg_n_0_[2]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  OC/SC/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    OC/SC/dataCount[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  OC/SC/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.212ns (58.431%)  route 0.151ns (41.569%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  OC/SC/dataCount_reg[2]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  OC/SC/dataCount_reg[2]/Q
                         net (fo=4, routed)           0.151     0.318    OC/SC/dataCount_reg_n_0_[2]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  OC/SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    OC/SC/dataCount[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  OC/SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.212ns (52.763%)  route 0.190ns (47.237%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  OC/SC/FSM_onehot_state_reg[1]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  OC/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.190     0.357    OC/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.045     0.402 r  OC/SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.402    OC/SC/shiftReg__0[4]
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/SC/shiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.213ns (51.526%)  route 0.200ns (48.474%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  OC/SC/shiftReg_reg[6]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  OC/SC/shiftReg_reg[6]/Q
                         net (fo=1, routed)           0.200     0.367    OC/SC/shiftReg_reg_n_0_[6]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.046     0.413 r  OC/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.413    OC/SC/shiftReg__0[7]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OC/SC/clock_10_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.272ns (54.281%)  route 2.756ns (45.719%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.822     5.069    OC/SC/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  OC/SC/clock_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  OC/SC/clock_10_reg/Q
                         net (fo=19, routed)          0.931     6.457    OC/SC/clock_10
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  OC/SC/oled_spi_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.825     8.405    oled_spi_clk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.692    11.097 r  oled_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.097    oled_spi_clk
    AB12                                                              r  oled_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/oled_vbat_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.962ns  (logic 3.290ns (66.303%)  route 1.672ns (33.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.831     5.078    OC/clock_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  OC/oled_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDSE (Prop_fdse_C_Q)         0.518     5.596 r  OC/oled_vbat_reg/Q
                         net (fo=1, routed)           1.672     7.268    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.772    10.040 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000    10.040    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/oled_vdd_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 3.283ns (66.187%)  route 1.677ns (33.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.833     5.080    OC/clock_IBUF_BUFG
    SLICE_X2Y39          FDSE                                         r  OC/oled_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.518     5.598 r  OC/oled_vdd_reg/Q
                         net (fo=1, routed)           1.677     7.275    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.765    10.040 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000    10.040    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/oled_dc_n_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dc_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.777ns  (logic 3.088ns (64.648%)  route 1.689ns (35.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.829     5.076    OC/clock_IBUF_BUFG
    SLICE_X5Y36          FDSE                                         r  OC/oled_dc_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDSE (Prop_fdse_C_Q)         0.456     5.532 r  OC/oled_dc_n_reg/Q
                         net (fo=1, routed)           1.689     7.221    oled_dc_n_OBUF
    U10                  OBUF (Prop_obuf_I_O)         2.632     9.854 r  oled_dc_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.854    oled_dc_n
    U10                                                               r  oled_dc_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/oled_reset_n_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.749ns  (logic 3.072ns (64.686%)  route 1.677ns (35.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.830     5.077    OC/clock_IBUF_BUFG
    SLICE_X3Y36          FDSE                                         r  OC/oled_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.456     5.533 r  OC/oled_reset_n_reg/Q
                         net (fo=1, routed)           1.677     7.210    oled_reset_n_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616     9.826 r  oled_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.826    oled_reset_n
    U9                                                                r  oled_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.718ns (33.930%)  route 1.398ns (66.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.828     5.075    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     5.494 f  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           1.398     6.893    OC/SC/spiLoadData
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.299     7.192 r  OC/SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     7.192    OC/SC/dataCount[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  OC/SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/dataCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.108ns  (logic 0.718ns (34.058%)  route 1.390ns (65.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.828     5.075    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     5.494 f  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           1.390     6.885    OC/SC/spiLoadData
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.299     7.184 r  OC/SC/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     7.184    OC/SC/dataCount[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  OC/SC/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.005ns  (logic 0.718ns (35.817%)  route 1.287ns (64.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.828     5.075    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     5.494 r  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.822     6.316    OC/SC/spiLoadData
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.299     6.615 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.080    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.005ns  (logic 0.718ns (35.817%)  route 1.287ns (64.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.828     5.075    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     5.494 r  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.822     6.316    OC/SC/spiLoadData
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.299     6.615 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.080    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.005ns  (logic 0.718ns (35.817%)  route 1.287ns (64.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.828     5.075    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     5.494 r  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.822     6.316    OC/SC/spiLoadData
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.299     6.615 r  OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.465     7.080    OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OC/spiData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  OC/spiData_reg[6]/Q
                         net (fo=1, routed)           0.097     1.750    OC/SC/shiftReg_reg[7]_0[6]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  OC/SC/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.795    OC/SC/shiftReg__0[6]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.618     1.511    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  OC/spiData_reg[3]/Q
                         net (fo=1, routed)           0.137     1.789    OC/SC/shiftReg_reg[7]_0[3]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  OC/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    OC/SC/shiftReg__0[3]
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  OC/spiData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  OC/spiData_reg[2]/Q
                         net (fo=1, routed)           0.142     1.795    OC/SC/shiftReg_reg[7]_0[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.840 r  OC/SC/shiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    OC/SC/shiftReg__0[2]
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.445%)  route 0.190ns (50.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.618     1.511    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  OC/spiData_reg[4]/Q
                         net (fo=1, routed)           0.190     1.842    OC/SC/shiftReg_reg[7]_0[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.887 r  OC/SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    OC/SC/shiftReg__0[4]
    SLICE_X3Y32          FDRE                                         r  OC/SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.238%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.618     1.511    OC/clock_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  OC/spiData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  OC/spiData_reg[1]/Q
                         net (fo=1, routed)           0.244     1.896    OC/SC/shiftReg_reg[7]_0[1]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  OC/SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    OC/SC/shiftReg__0[1]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.227ns (48.776%)  route 0.238ns (51.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.238     1.878    OC/SC/spiLoadData
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.099     1.977 r  OC/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     1.977    OC/SC/done_send_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  OC/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.209ns (43.800%)  route 0.268ns (56.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  OC/spiData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  OC/spiData_reg[5]/Q
                         net (fo=1, routed)           0.268     1.944    OC/SC/shiftReg_reg[7]_0[5]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  OC/SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.989    OC/SC/shiftReg__0[5]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.227ns (43.454%)  route 0.295ns (56.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.640 f  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.295     1.935    OC/SC/spiLoadData
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.099     2.034 r  OC/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    OC/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y32          FDSE                                         r  OC/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.185ns (35.408%)  route 0.337ns (64.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  OC/spiData_reg[7]/Q
                         net (fo=1, routed)           0.337     1.990    OC/SC/shiftReg_reg[7]_0[7]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.044     2.034 r  OC/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.034    OC/SC/shiftReg__0[7]
    SLICE_X0Y33          FDRE                                         r  OC/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/SC/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.227ns (43.371%)  route 0.296ns (56.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.619     1.512    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.296     1.936    OC/SC/spiLoadData
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.099     2.035 r  OC/SC/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.035    OC/SC/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  OC/SC/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/spiData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 0.933ns (13.476%)  route 5.990ns (86.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.990     6.924    OC/reset_IBUF
    SLICE_X1Y33          FDRE                                         r  OC/spiData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649     4.554    OC/clock_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  OC/spiData_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/spiData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 0.933ns (13.669%)  route 5.893ns (86.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.893     6.826    OC/reset_IBUF
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649     4.554    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/spiData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 0.933ns (13.669%)  route 5.893ns (86.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.893     6.826    OC/reset_IBUF
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.649     4.554    OC/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  OC/spiData_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            byteCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 0.933ns (13.733%)  route 5.861ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.861     6.794    reset_IBUF
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     4.474    clock_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            byteCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 0.933ns (13.733%)  route 5.861ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.861     6.794    reset_IBUF
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     4.474    clock_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            byteCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 0.933ns (13.733%)  route 5.861ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.861     6.794    reset_IBUF
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     4.474    clock_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            byteCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 0.933ns (13.733%)  route 5.861ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=83, routed)          5.861     6.794    reset_IBUF
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     4.474    clock_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  byteCounter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/byteCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.057ns (15.712%)  route 5.671ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          5.292     6.225    OC/SC/reset_IBUF
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     6.728    OC/SC_n_8
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650     4.555    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/byteCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.057ns (15.712%)  route 5.671ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          5.292     6.225    OC/SC/reset_IBUF
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     6.728    OC/SC_n_8
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650     4.555    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            OC/byteCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.057ns (15.712%)  route 5.671ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=83, routed)          5.292     6.225    OC/SC/reset_IBUF
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     6.728    OC/SC_n_8
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.650     4.555    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/spiLoadData_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.191ns (34.941%)  route 0.356ns (65.059%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.240     0.386    OC/SC/spiDone
    SLICE_X1Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  OC/SC/spiLoadData_i_1/O
                         net (fo=1, routed)           0.116     0.547    OC/data2
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.887     2.028    OC/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  OC/spiLoadData_reg/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/oled_reset_n_reg/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.404%)  route 0.398ns (67.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.287     0.433    OC/SC/spiDone
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.478 r  OC/SC/oled_reset_n_i_1/O
                         net (fo=1, routed)           0.111     0.589    OC/SC_n_6
    SLICE_X3Y36          FDSE                                         r  OC/oled_reset_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.888     2.029    OC/clock_IBUF_BUFG
    SLICE_X3Y36          FDSE                                         r  OC/oled_reset_n_reg/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/currPage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.191ns (28.034%)  route 0.490ns (71.966%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.490     0.636    OC/spiDone
    SLICE_X0Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.681 r  OC/currPage[0]_i_1/O
                         net (fo=1, routed)           0.000     0.681    OC/currPage[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  OC/currPage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.888     2.029    OC/clock_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  OC/currPage_reg[0]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/nextState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.191ns (24.807%)  route 0.579ns (75.193%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.387     0.533    OC/SC/spiDone
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.578 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.192     0.770    OC/SC_n_4
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.889     2.030    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[0]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/nextState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.191ns (24.807%)  route 0.579ns (75.193%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.387     0.533    OC/SC/spiDone
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.578 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.192     0.770    OC/SC_n_4
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.889     2.030    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[1]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/nextState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.191ns (24.807%)  route 0.579ns (75.193%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.387     0.533    OC/SC/spiDone
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.578 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.192     0.770    OC/SC_n_4
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.889     2.030    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[2]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/nextState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.191ns (24.807%)  route 0.579ns (75.193%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.387     0.533    OC/SC/spiDone
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.578 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.192     0.770    OC/SC_n_4
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.889     2.030    OC/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  OC/nextState_reg[3]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/sendDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.773%)  route 0.580ns (75.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.580     0.726    OC/SC/spiDone
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.771 r  OC/SC/sendDone_i_1/O
                         net (fo=1, routed)           0.000     0.771    OC/SC_n_7
    SLICE_X4Y37          FDRE                                         r  OC/sendDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.888     2.029    OC/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  OC/sendDone_reg/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/byteCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.191ns (24.556%)  route 0.587ns (75.444%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.471     0.617    OC/SC/spiDone
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.662 r  OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.116     0.778    OC/SC_n_8
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.887     2.028    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[0]/C

Slack:                    inf
  Source:                 OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OC/byteCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.191ns (24.556%)  route 0.587ns (75.444%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  OC/SC/done_send_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OC/SC/done_send_reg/Q
                         net (fo=9, routed)           0.471     0.617    OC/SC/spiDone
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.662 r  OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.116     0.778    OC/SC_n_8
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.887     2.028    OC/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  OC/byteCounter_reg[1]/C





