

================================================================
== Vitis HLS Report for 'v_mix_422_to_444_false_3'
================================================================
* Date:           Thu Jul 18 12:04:15 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94  |v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2  |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_103_1  |     4352|  8303040|  68 ~ 3844|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %layerEnableFlag, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width"   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%height_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %height"   --->   Operation 6 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%layerEnableFlag_2 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %layerEnableFlag"   --->   Operation 7 'read' 'layerEnableFlag_2' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_0_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_0_val_c, i1 %layerEnableFlag_2"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %height, void "   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width, void "   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %layerEnableFlag_2, void %if.end, void %VITIS_LOOP_105_2.preheader" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:101]   --->   Operation 14 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_07 = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95]   --->   Operation 15 'alloca' 'y_07' <Predicate = (layerEnableFlag_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln95 = store i12 0, i12 %y_07" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95]   --->   Operation 16 'store' 'store_ln95' <Predicate = (layerEnableFlag_2)> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln103 = br void %VITIS_LOOP_105_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 17 'br' 'br_ln103' <Predicate = (layerEnableFlag_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%y = load i12 %y_07" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 18 'load' 'y' <Predicate = (layerEnableFlag_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.54ns)   --->   "%icmp_ln103 = icmp_eq  i12 %y, i12 %height_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 19 'icmp' 'icmp_ln103' <Predicate = (layerEnableFlag_2)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (layerEnableFlag_2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%y_19 = add i12 %y, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 21 'add' 'y_19' <Predicate = (layerEnableFlag_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_105_2.split, void %if.end.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 22 'br' 'br_ln103' <Predicate = (layerEnableFlag_2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = (layerEnableFlag_2 & !icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.84ns)   --->   "%call_ln0 = call void @v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2, i12 %width_read, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv"   --->   Operation 24 'call' 'call_ln0' <Predicate = (layerEnableFlag_2 & !icmp_ln103)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln95 = store i12 %y_19, i12 %y_07" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95]   --->   Operation 25 'store' 'store_ln95' <Predicate = (layerEnableFlag_2 & !icmp_ln103)> <Delay = 1.29>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 26 'br' 'br_ln0' <Predicate = (layerEnableFlag_2 & icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:114]   --->   Operation 27 'ret' 'ret_ln114' <Predicate = (icmp_ln103) | (!layerEnableFlag_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 28 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (4.14ns)   --->   "%call_ln0 = call void @v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2, i12 %width_read, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln103 = br void %VITIS_LOOP_105_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 30 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcLayer0Yuv422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ layerEnableFlag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer0Yuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerEnableFlag_0_val_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000]
width_read            (read             ) [ 0011]
height_read           (read             ) [ 0011]
layerEnableFlag_2     (read             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
write_ln0             (write            ) [ 0000]
specstablecontent_ln0 (specstablecontent) [ 0000]
specstablecontent_ln0 (specstablecontent) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
br_ln101              (br               ) [ 0000]
y_07                  (alloca           ) [ 0111]
store_ln95            (store            ) [ 0000]
br_ln103              (br               ) [ 0000]
y                     (load             ) [ 0000]
icmp_ln103            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
y_19                  (add              ) [ 0000]
br_ln103              (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln95            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln114             (ret              ) [ 0000]
specloopname_ln103    (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln103              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcLayer0Yuv422">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv422"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerEnableFlag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerEnableFlag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcLayer0Yuv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_layerEnableFlag_0_val_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnableFlag_0_val_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="y_07_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_07/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="width_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="layerEnableFlag_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerEnableFlag_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="1"/>
<pin id="97" dir="0" index="2" bw="24" slack="0"/>
<pin id="98" dir="0" index="3" bw="24" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln95_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="12" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="1"/>
<pin id="110" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln103_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="12" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="y_19_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_19/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln95_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="1"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="width_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="1"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="height_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="1"/>
<pin id="134" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="layerEnableFlag_2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="layerEnableFlag_2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="y_07_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y_07 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="108" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="68" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="140"><net_src comp="80" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="64" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcLayer0Yuv | {2 3 }
	Port: HwReg_layerEnableFlag_0_val_c | {1 }
 - Input state : 
	Port: v_mix_422_to_444<false>.3 : srcLayer0Yuv422 | {2 3 }
	Port: v_mix_422_to_444<false>.3 : height | {1 }
	Port: v_mix_422_to_444<false>.3 : width | {1 }
	Port: v_mix_422_to_444<false>.3 : layerEnableFlag | {1 }
  - Chain level:
	State 1
		store_ln95 : 1
	State 2
		icmp_ln103 : 1
		y_19 : 1
		br_ln103 : 2
		store_ln95 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94 |    12   |    24   |
|----------|--------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln103_fu_111                      |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                          y_19_fu_116                         |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                     width_read_read_fu_68                    |    0    |    0    |
|   read   |                    height_read_read_fu_74                    |    0    |    0    |
|          |                 layerEnableFlag_2_read_fu_80                 |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   write  |                     write_ln0_write_fu_86                    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |    12   |    48   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   height_read_reg_132   |   12   |
|layerEnableFlag_2_reg_137|    1   |
|    width_read_reg_127   |   12   |
|       y_07_reg_141      |   12   |
+-------------------------+--------+
|          Total          |   37   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   49   |   48   |
+-----------+--------+--------+
