<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Icarus_Verilog的安装与使用 | Yuddi的个人博客</title><meta name="author" content="Yuddi"><meta name="copyright" content="Yuddi"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Icarus Verilog是一个Verilog 模拟和合成工具。它作为编译器运行，将用Verilog （IEEE-1364） 编写的源代码编译为某种目标格式">
<meta property="og:type" content="article">
<meta property="og:title" content="Icarus_Verilog的安装与使用">
<meta property="og:url" content="https://yuddicpp.github.io/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/index.html">
<meta property="og:site_name" content="Yuddi的个人博客">
<meta property="og:description" content="Icarus Verilog是一个Verilog 模拟和合成工具。它作为编译器运行，将用Verilog （IEEE-1364） 编写的源代码编译为某种目标格式">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://yuddicpp.github.io/img/Icarus_Verilog/top_cover.png">
<meta property="article:published_time" content="2021-04-13T14:14:11.000Z">
<meta property="article:modified_time" content="2022-12-11T03:07:03.106Z">
<meta property="article:author" content="Yuddi">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://yuddicpp.github.io/img/Icarus_Verilog/top_cover.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://yuddicpp.github.io/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Icarus_Verilog的安装与使用',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-12-11 11:07:03'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">6</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">2</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/Icarus_Verilog/top_cover.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Yuddi的个人博客</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Icarus_Verilog的安装与使用</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2021-04-13T14:14:11.000Z" title="Created 2021-04-13 22:14:11">2021-04-13</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2022-12-11T03:07:03.106Z" title="Updated 2022-12-11 11:07:03">2022-12-11</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Software/">Software</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Icarus_Verilog的安装与使用"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="软件介绍"><a href="#软件介绍" class="headerlink" title="软件介绍"></a>软件介绍</h1><p>Icarus Verilog是一个 Verilog 模拟和合成工具。它作为编译器运行，将用 Verilog （IEEE-1364） 编写的源代码编译为某种目标格式。对于批处理模拟，编译器可以生成称为vvp 程序集的中间窗体。此中间窗体由”vvp”命令执行。对于合成，编译器以所需的格式生成网络列表。 这是一个非常简便的Verilog编译工具。</p>
<h1 id="安装步骤"><a href="#安装步骤" class="headerlink" title="安装步骤"></a>安装步骤</h1><figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">sudo apt-get install verilog</span><br><span class="line">sudo apt-get install gtkwave</span><br></pre></td></tr></table></figure>
<h1 id="使用例程"><a href="#使用例程" class="headerlink" title="使用例程"></a>使用例程</h1><h2 id="1-代码"><a href="#1-代码" class="headerlink" title="1. 代码"></a>1. 代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dds</span><br><span class="line">	#(</span><br><span class="line">		<span class="keyword">parameter</span> K_WIDTH = <span class="number">27</span>,</span><br><span class="line">		<span class="keyword">parameter</span> TABLE_AW = <span class="number">10</span>,</span><br><span class="line">		<span class="keyword">parameter</span> DATA_W = <span class="number">12</span>,</span><br><span class="line">		<span class="keyword">parameter</span> MEM_FILE = <span class="string">&quot;SineTable.dat&quot;</span></span><br><span class="line">	)</span><br><span class="line">	(</span><br><span class="line">		<span class="keyword">input</span> Clock,</span><br><span class="line">		<span class="keyword">input</span> ClkEn,</span><br><span class="line">		<span class="keyword">input</span> [K_WIDTH-<span class="number">1</span>:<span class="number">0</span>]FreqWord,</span><br><span class="line">		<span class="keyword">input</span> [K_WIDTH-<span class="number">1</span>:<span class="number">0</span>]PhaseShift,</span><br><span class="line">		<span class="keyword">output</span> DAC_clk,</span><br><span class="line">		<span class="keyword">output</span> [DATA_W-<span class="number">1</span>:<span class="number">0</span>]Out</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">		<span class="keyword">reg</span> <span class="keyword">signed</span> [DATA_W-<span class="number">1</span>:<span class="number">0</span>]sinTable[<span class="number">2</span>**TABLE_AW-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">		<span class="keyword">reg</span> [K_WIDTH-<span class="number">1</span>:<span class="number">0</span>]addr;</span><br><span class="line">		<span class="keyword">wire</span> [K_WIDTH-<span class="number">1</span>:<span class="number">0</span>]Paddr;</span><br><span class="line">		<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">			addr = <span class="number">0</span>;</span><br><span class="line">			<span class="built_in">$readmemh</span>(MEM_FILE,sinTable);</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">always</span> @(<span class="keyword">posedge</span> Clock) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(ClkEn)</span><br><span class="line">				addr &lt;= addr + FreqWord;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">assign</span> Paddr = addr + PhaseShift;</span><br><span class="line">		<span class="keyword">assign</span> Out = sinTable[Paddr[K_WIDTH-<span class="number">1</span>:K_WIDTH-TABLE_AW]];</span><br><span class="line">		<span class="keyword">assign</span> DAC_clk = Clock;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench;</span><br><span class="line">	<span class="keyword">reg</span> clk = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">reg</span> clkEn = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">23</span>:<span class="number">0</span>]freq = <span class="number">24&#x27;h04_0000</span>;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">23</span>:<span class="number">0</span>]phaseShift=<span class="number">24&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">wire</span> dac_clk;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">11</span>:<span class="number">0</span>]out;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="built_in">$dumpfile</span>(<span class="string">&quot;dds.vcd&quot;</span>);</span><br><span class="line">		<span class="built_in">$dumpvars</span>(<span class="number">0</span>, dds_inst);</span><br><span class="line">		#<span class="number">10000</span> freq=<span class="number">24&#x27;h08_0000</span>;</span><br><span class="line">		#<span class="number">20000</span> freq=<span class="number">24&#x27;h0C_0000</span>;</span><br><span class="line">		#<span class="number">30000</span> freq=<span class="number">24&#x27;h10_0000</span>;</span><br><span class="line">		#<span class="number">40000</span> freq=<span class="number">24&#x27;h18_0000</span>;</span><br><span class="line">		#<span class="number">50000</span> freq=<span class="number">24&#x27;h20_0000</span>;</span><br><span class="line">		#<span class="number">60000</span> freq=<span class="number">24&#x27;h30_0000</span>;</span><br><span class="line">		#<span class="number">70000</span> <span class="built_in">$finish</span>();</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">		#<span class="number">4</span> clk=~clk;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	dds#(</span><br><span class="line">		<span class="variable">.K_WIDTH</span>(<span class="number">24</span>),</span><br><span class="line">		<span class="variable">.DATA_W</span>(<span class="number">12</span>),</span><br><span class="line">		<span class="variable">.TABLE_AW</span>(<span class="number">10</span>),</span><br><span class="line">		<span class="variable">.MEM_FILE</span>(<span class="string">&quot;SineTable.dat&quot;</span>)</span><br><span class="line">		)</span><br><span class="line">	dds_inst(</span><br><span class="line">		<span class="variable">.FreqWord</span>(freq),</span><br><span class="line">		<span class="variable">.PhaseShift</span>(phaseShift),</span><br><span class="line">		<span class="variable">.Clock</span>(clk),</span><br><span class="line">		<span class="variable">.ClkEn</span>(clkEn),</span><br><span class="line">		<span class="variable">.DAC_clk</span>(dac_clk),</span><br><span class="line">		<span class="variable">.Out</span>(out)</span><br><span class="line">		);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>其中SineTable.dat为正弦波信号数据的文件</p>
<h2 id="2-编译"><a href="#2-编译" class="headerlink" title="2.编译"></a>2.编译</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">iverilog -o dds.vvp dds.v testbench.v //生成vvp文件</span><br><span class="line">vvp dds.vvp //编译生成文件</span><br><span class="line">gtkwave dds.vcd //查看数据结果</span><br></pre></td></tr></table></figure>
<p><img src="/img/Icarus_Verilog/compile.png" alt=""></p>
<h2 id="3-查看波形数据"><a href="#3-查看波形数据" class="headerlink" title="3.查看波形数据"></a>3.查看波形数据</h2><p><img src="/img/Icarus_Verilog/wave.png" alt=""></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="https://yuddicpp.github.io">Yuddi</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="https://yuddicpp.github.io/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/">https://yuddicpp.github.io/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="/img/Icarus_Verilog/top_cover.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> Donate</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg" alt="wechat"/></a><div class="post-qr-code-desc">wechat</div></li><li class="reward-item"><a href="/img/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/alipay.jpg" alt="alipay"/></a><div class="post-qr-code-desc">alipay</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2021/10/31/%E5%9F%BA%E4%BA%8EPCA%E7%9A%84%E4%BA%BA%E8%84%B8%E8%AF%86%E5%88%AB/"><img class="prev-cover" src="/img/PCA_Face_Recognize/top_cover.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">基于PCA的人脸识别</div></div></a></div><div class="next-post pull-right"><a href="/2020/12/01/%E5%9F%BA%E4%BA%8E%E5%85%A8%E8%BF%9E%E6%8E%A5%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E7%9A%84MNIST%E6%89%8B%E5%86%99%E6%95%B0%E5%AD%97%E8%AF%86%E5%88%AB/"><img class="next-cover" src="/img/MNIST/top_cover.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">基于全连接神经网络的MNIST手写数字识别</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Yuddi</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">6</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">2</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/Yuddicpp"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/Yuddicpp" target="_blank" title="Github"><i class="fab fa-github"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">Study Together</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E4%BB%8B%E7%BB%8D"><span class="toc-number">1.</span> <span class="toc-text">软件介绍</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%89%E8%A3%85%E6%AD%A5%E9%AA%A4"><span class="toc-number">2.</span> <span class="toc-text">安装步骤</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8%E4%BE%8B%E7%A8%8B"><span class="toc-number">3.</span> <span class="toc-text">使用例程</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E4%BB%A3%E7%A0%81"><span class="toc-number">3.1.</span> <span class="toc-text">1. 代码</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E7%BC%96%E8%AF%91"><span class="toc-number">3.2.</span> <span class="toc-text">2.编译</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-%E6%9F%A5%E7%9C%8B%E6%B3%A2%E5%BD%A2%E6%95%B0%E6%8D%AE"><span class="toc-number">3.3.</span> <span class="toc-text">3.查看波形数据</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/11/14/diffusion-model/" title="Diffusion Model介绍"><img src="/img/diffusion_model/DDPM.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Diffusion Model介绍"/></a><div class="content"><a class="title" href="/2022/11/14/diffusion-model/" title="Diffusion Model介绍">Diffusion Model介绍</a><time datetime="2022-11-14T03:31:40.000Z" title="Created 2022-11-14 11:31:40">2022-11-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/10/31/%E5%9F%BA%E4%BA%8EPCA%E7%9A%84%E4%BA%BA%E8%84%B8%E8%AF%86%E5%88%AB/" title="基于PCA的人脸识别"><img src="/img/PCA_Face_Recognize/top_cover.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="基于PCA的人脸识别"/></a><div class="content"><a class="title" href="/2021/10/31/%E5%9F%BA%E4%BA%8EPCA%E7%9A%84%E4%BA%BA%E8%84%B8%E8%AF%86%E5%88%AB/" title="基于PCA的人脸识别">基于PCA的人脸识别</a><time datetime="2021-10-31T14:07:22.000Z" title="Created 2021-10-31 22:07:22">2021-10-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/" title="Icarus_Verilog的安装与使用"><img src="/img/Icarus_Verilog/top_cover.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Icarus_Verilog的安装与使用"/></a><div class="content"><a class="title" href="/2021/04/13/Icarus-Verilog%E7%9A%84%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8/" title="Icarus_Verilog的安装与使用">Icarus_Verilog的安装与使用</a><time datetime="2021-04-13T14:14:11.000Z" title="Created 2021-04-13 22:14:11">2021-04-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2020/12/01/%E5%9F%BA%E4%BA%8E%E5%85%A8%E8%BF%9E%E6%8E%A5%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E7%9A%84MNIST%E6%89%8B%E5%86%99%E6%95%B0%E5%AD%97%E8%AF%86%E5%88%AB/" title="基于全连接神经网络的MNIST手写数字识别"><img src="/img/MNIST/top_cover.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="基于全连接神经网络的MNIST手写数字识别"/></a><div class="content"><a class="title" href="/2020/12/01/%E5%9F%BA%E4%BA%8E%E5%85%A8%E8%BF%9E%E6%8E%A5%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E7%9A%84MNIST%E6%89%8B%E5%86%99%E6%95%B0%E5%AD%97%E8%AF%86%E5%88%AB/" title="基于全连接神经网络的MNIST手写数字识别">基于全连接神经网络的MNIST手写数字识别</a><time datetime="2020-12-01T14:00:51.000Z" title="Created 2020-12-01 22:00:51">2020-12-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2020/10/01/Apriori/" title="Apriori算法"><img src="/img/Apriori/top_cover.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Apriori算法"/></a><div class="content"><a class="title" href="/2020/10/01/Apriori/" title="Apriori算法">Apriori算法</a><time datetime="2020-10-01T13:48:51.000Z" title="Created 2020-10-01 21:48:51">2020-10-01</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By Yuddi</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>