;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT2_PC2
LED__0__PORT EQU 2
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* DMA_Timer */
DMA_Timer__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DMA_Timer__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DMA_Timer__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DMA_Timer__CFG2_SRC_SEL_MASK EQU 0x07
DMA_Timer__INDEX EQU 0x00
DMA_Timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DMA_Timer__PM_ACT_MSK EQU 0x01
DMA_Timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DMA_Timer__PM_STBY_MSK EQU 0x01

/* USB_CDC_1 */
USB_CDC_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_arb_int__INTC_MASK EQU 0x400000
USB_CDC_1_arb_int__INTC_NUMBER EQU 22
USB_CDC_1_arb_int__INTC_PRIOR_NUM EQU 7
USB_CDC_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_CDC_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_bus_reset__INTC_MASK EQU 0x800000
USB_CDC_1_bus_reset__INTC_NUMBER EQU 23
USB_CDC_1_bus_reset__INTC_PRIOR_NUM EQU 7
USB_CDC_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_CDC_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_CDC_1_Dm__0__MASK EQU 0x80
USB_CDC_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_CDC_1_Dm__0__PORT EQU 15
USB_CDC_1_Dm__0__SHIFT EQU 7
USB_CDC_1_Dm__AG EQU CYREG_PRT15_AG
USB_CDC_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_CDC_1_Dm__BIE EQU CYREG_PRT15_BIE
USB_CDC_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_CDC_1_Dm__BYP EQU CYREG_PRT15_BYP
USB_CDC_1_Dm__CTL EQU CYREG_PRT15_CTL
USB_CDC_1_Dm__DM0 EQU CYREG_PRT15_DM0
USB_CDC_1_Dm__DM1 EQU CYREG_PRT15_DM1
USB_CDC_1_Dm__DM2 EQU CYREG_PRT15_DM2
USB_CDC_1_Dm__DR EQU CYREG_PRT15_DR
USB_CDC_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_CDC_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_CDC_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_CDC_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_CDC_1_Dm__MASK EQU 0x80
USB_CDC_1_Dm__PORT EQU 15
USB_CDC_1_Dm__PRT EQU CYREG_PRT15_PRT
USB_CDC_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_CDC_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_CDC_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_CDC_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_CDC_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_CDC_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_CDC_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_CDC_1_Dm__PS EQU CYREG_PRT15_PS
USB_CDC_1_Dm__SHIFT EQU 7
USB_CDC_1_Dm__SLW EQU CYREG_PRT15_SLW
USB_CDC_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_CDC_1_Dp__0__MASK EQU 0x40
USB_CDC_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_CDC_1_Dp__0__PORT EQU 15
USB_CDC_1_Dp__0__SHIFT EQU 6
USB_CDC_1_Dp__AG EQU CYREG_PRT15_AG
USB_CDC_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_CDC_1_Dp__BIE EQU CYREG_PRT15_BIE
USB_CDC_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_CDC_1_Dp__BYP EQU CYREG_PRT15_BYP
USB_CDC_1_Dp__CTL EQU CYREG_PRT15_CTL
USB_CDC_1_Dp__DM0 EQU CYREG_PRT15_DM0
USB_CDC_1_Dp__DM1 EQU CYREG_PRT15_DM1
USB_CDC_1_Dp__DM2 EQU CYREG_PRT15_DM2
USB_CDC_1_Dp__DR EQU CYREG_PRT15_DR
USB_CDC_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_CDC_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_CDC_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_CDC_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_CDC_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_CDC_1_Dp__MASK EQU 0x40
USB_CDC_1_Dp__PORT EQU 15
USB_CDC_1_Dp__PRT EQU CYREG_PRT15_PRT
USB_CDC_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_CDC_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_CDC_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_CDC_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_CDC_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_CDC_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_CDC_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_CDC_1_Dp__PS EQU CYREG_PRT15_PS
USB_CDC_1_Dp__SHIFT EQU 6
USB_CDC_1_Dp__SLW EQU CYREG_PRT15_SLW
USB_CDC_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_CDC_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_dp_int__INTC_MASK EQU 0x1000
USB_CDC_1_dp_int__INTC_NUMBER EQU 12
USB_CDC_1_dp_int__INTC_PRIOR_NUM EQU 7
USB_CDC_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_CDC_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_ep_0__INTC_MASK EQU 0x1000000
USB_CDC_1_ep_0__INTC_NUMBER EQU 24
USB_CDC_1_ep_0__INTC_PRIOR_NUM EQU 7
USB_CDC_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_CDC_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_ep_1__INTC_MASK EQU 0x02
USB_CDC_1_ep_1__INTC_NUMBER EQU 1
USB_CDC_1_ep_1__INTC_PRIOR_NUM EQU 7
USB_CDC_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USB_CDC_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_ep_2__INTC_MASK EQU 0x04
USB_CDC_1_ep_2__INTC_NUMBER EQU 2
USB_CDC_1_ep_2__INTC_PRIOR_NUM EQU 7
USB_CDC_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USB_CDC_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_ep_3__INTC_MASK EQU 0x08
USB_CDC_1_ep_3__INTC_NUMBER EQU 3
USB_CDC_1_ep_3__INTC_PRIOR_NUM EQU 7
USB_CDC_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USB_CDC_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_CDC_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_CDC_1_sof_int__INTC_MASK EQU 0x200000
USB_CDC_1_sof_int__INTC_NUMBER EQU 21
USB_CDC_1_sof_int__INTC_PRIOR_NUM EQU 7
USB_CDC_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_CDC_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_CDC_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_CDC_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_CDC_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_CDC_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_CDC_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_CDC_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_CDC_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_CDC_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_CDC_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_CDC_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_CDC_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_CDC_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_CDC_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_CDC_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_CDC_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_CDC_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_CDC_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_CDC_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_CDC_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_CDC_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_CDC_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_CDC_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_CDC_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_CDC_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_CDC_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_CDC_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_CDC_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_CDC_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_CDC_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_CDC_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_CDC_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_CDC_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_CDC_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_CDC_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_CDC_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_CDC_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_CDC_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_CDC_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_CDC_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_CDC_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_CDC_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_CDC_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_CDC_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_CDC_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_CDC_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_CDC_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_CDC_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_CDC_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_CDC_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_CDC_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_CDC_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_CDC_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_CDC_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_CDC_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_CDC_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_CDC_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_CDC_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_CDC_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_CDC_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_CDC_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_CDC_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_CDC_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_CDC_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_CDC_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_CDC_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_CDC_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_CDC_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_CDC_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_CDC_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_CDC_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_CDC_1_USB__CR0 EQU CYREG_USB_CR0
USB_CDC_1_USB__CR1 EQU CYREG_USB_CR1
USB_CDC_1_USB__CWA EQU CYREG_USB_CWA
USB_CDC_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_CDC_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_CDC_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_CDC_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_CDC_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_CDC_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_CDC_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_CDC_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_CDC_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_CDC_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_CDC_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_CDC_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_CDC_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_CDC_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_CDC_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_CDC_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_CDC_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_CDC_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_CDC_1_USB__PM_ACT_MSK EQU 0x01
USB_CDC_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_CDC_1_USB__PM_STBY_MSK EQU 0x01
USB_CDC_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_CDC_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_CDC_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_CDC_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_CDC_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_CDC_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_CDC_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_CDC_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_CDC_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_CDC_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_CDC_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_CDC_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_CDC_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_CDC_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_CDC_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_CDC_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_CDC_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_CDC_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_CDC_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_CDC_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_CDC_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_CDC_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_CDC_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_CDC_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_CDC_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_CDC_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_CDC_1_USB__SOF0 EQU CYREG_USB_SOF0
USB_CDC_1_USB__SOF1 EQU CYREG_USB_SOF1
USB_CDC_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_CDC_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_CDC_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Cycle_ISR_1 */
Cycle_ISR_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Cycle_ISR_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Cycle_ISR_1__INTC_MASK EQU 0x01
Cycle_ISR_1__INTC_NUMBER EQU 0
Cycle_ISR_1__INTC_PRIOR_NUM EQU 7
Cycle_ISR_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Cycle_ISR_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Cycle_ISR_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DMA_UART_Tx */
DMA_UART_Tx__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_UART_Tx__DRQ_NUMBER EQU 0
DMA_UART_Tx__NUMBEROF_TDS EQU 0
DMA_UART_Tx__PRIORITY EQU 2
DMA_UART_Tx__TERMIN_EN EQU 0
DMA_UART_Tx__TERMIN_SEL EQU 0
DMA_UART_Tx__TERMOUT0_EN EQU 0
DMA_UART_Tx__TERMOUT0_SEL EQU 0
DMA_UART_Tx__TERMOUT1_EN EQU 0
DMA_UART_Tx__TERMOUT1_SEL EQU 0

/* I2C_Master_1 */
I2C_Master_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Master_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Master_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Master_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Master_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Master_1_I2C_FF__D EQU CYREG_I2C_D
I2C_Master_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Master_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Master_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Master_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Master_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Master_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_Master_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_Master_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_Master_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_Master_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_Master_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Master_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Master_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_Master_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Master_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_Master_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_Master_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Master_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
