/*Device: MKV10Z7
 Version: 1.6
 Description: MKV10Z7 Freescale Microcontroller
*/


/*
*********ATTENTION**********: 
The following MACRO items may missed in MKV10Z7.h:

DAC_C1_DACBFWM_MASK

*/
#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(FTFA_MemMap, FSEC)", OFFSET(FTFA_MemMap,FSEC), 2},
	{"OFFSET(FTFA_MemMap, FSTAT)", OFFSET(FTFA_MemMap,FSTAT), 0},
	{"OFFSET(FTFA_MemMap, FCNFG)", OFFSET(FTFA_MemMap,FCNFG), 1},
	{"OFFSET(FTFA_MemMap, FOPT)", OFFSET(FTFA_MemMap,FOPT), 3},
	{"OFFSET(FTFA_MemMap, FCCOB3)", OFFSET(FTFA_MemMap,FCCOB3), 4},
	{"OFFSET(FTFA_MemMap, FCCOB2)", OFFSET(FTFA_MemMap,FCCOB2), 5},
	{"OFFSET(FTFA_MemMap, FCCOB1)", OFFSET(FTFA_MemMap,FCCOB1), 6},
	{"OFFSET(FTFA_MemMap, FCCOB0)", OFFSET(FTFA_MemMap,FCCOB0), 7},
	{"OFFSET(FTFA_MemMap, FCCOB7)", OFFSET(FTFA_MemMap,FCCOB7), 8},
	{"OFFSET(FTFA_MemMap, FCCOB6)", OFFSET(FTFA_MemMap,FCCOB6), 9},
	{"OFFSET(FTFA_MemMap, FCCOB5)", OFFSET(FTFA_MemMap,FCCOB5), 10},
	{"OFFSET(FTFA_MemMap, FCCOB4)", OFFSET(FTFA_MemMap,FCCOB4), 11},
	{"OFFSET(FTFA_MemMap, FCCOBB)", OFFSET(FTFA_MemMap,FCCOBB), 12},
	{"OFFSET(FTFA_MemMap, FCCOBA)", OFFSET(FTFA_MemMap,FCCOBA), 13},
	{"OFFSET(FTFA_MemMap, FCCOB9)", OFFSET(FTFA_MemMap,FCCOB9), 14},
	{"OFFSET(FTFA_MemMap, FCCOB8)", OFFSET(FTFA_MemMap,FCCOB8), 15},
	{"OFFSET(FTFA_MemMap, FPROT3)", OFFSET(FTFA_MemMap,FPROT3), 16},
	{"OFFSET(FTFA_MemMap, FPROT2)", OFFSET(FTFA_MemMap,FPROT2), 17},
	{"OFFSET(FTFA_MemMap, FPROT1)", OFFSET(FTFA_MemMap,FPROT1), 18},
	{"OFFSET(FTFA_MemMap, FPROT0)", OFFSET(FTFA_MemMap,FPROT0), 19},
	{"sizeof(FTFA_MemMap)", sizeof(struct FTFA_MemMap), 20},
	{"OFFSET(PDB_MemMap, SC)", OFFSET(PDB_MemMap,SC), 0},
	{"OFFSET(PDB_MemMap, MOD)", OFFSET(PDB_MemMap,MOD), 4},
	{"OFFSET(PDB_MemMap, CNT)", OFFSET(PDB_MemMap,CNT), 8},
	{"OFFSET(PDB_MemMap, IDLY)", OFFSET(PDB_MemMap,IDLY), 12},
	{"OFFSET(PDB_MemMap, POEN)", OFFSET(PDB_MemMap,POEN), 400},
	{"OFFSET(PDB_MemMap, PODLY)", OFFSET(PDB_MemMap,PODLY[0]), 404},
	{"OFFSET(PDB_MemMap, INTC)", OFFSET(PDB_MemMap,INTC), 336},
	{"OFFSET(PDB_MemMap, INT)", OFFSET(PDB_MemMap,INT), 340},
	{"sizeof(PDB_MemMap)", sizeof(struct PDB_MemMap), 412},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"OFFSET(CRC_MemMap, CTRL)", OFFSET(CRC_MemMap,CTRL), 8},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(WDOG_MemMap, STCTRLH)", OFFSET(WDOG_MemMap,STCTRLH), 0},
	{"OFFSET(WDOG_MemMap, STCTRLL)", OFFSET(WDOG_MemMap,STCTRLL), 2},
	{"OFFSET(WDOG_MemMap, TOVALH)", OFFSET(WDOG_MemMap,TOVALH), 4},
	{"OFFSET(WDOG_MemMap, TOVALL)", OFFSET(WDOG_MemMap,TOVALL), 6},
	{"OFFSET(WDOG_MemMap, WINH)", OFFSET(WDOG_MemMap,WINH), 8},
	{"OFFSET(WDOG_MemMap, WINL)", OFFSET(WDOG_MemMap,WINL), 10},
	{"OFFSET(WDOG_MemMap, REFRESH)", OFFSET(WDOG_MemMap,REFRESH), 12},
	{"OFFSET(WDOG_MemMap, UNLOCK)", OFFSET(WDOG_MemMap,UNLOCK), 14},
	{"OFFSET(WDOG_MemMap, TMROUTH)", OFFSET(WDOG_MemMap,TMROUTH), 16},
	{"OFFSET(WDOG_MemMap, TMROUTL)", OFFSET(WDOG_MemMap,TMROUTL), 18},
	{"OFFSET(WDOG_MemMap, RSTCNT)", OFFSET(WDOG_MemMap,RSTCNT), 20},
	{"OFFSET(WDOG_MemMap, PRESC)", OFFSET(WDOG_MemMap,PRESC), 22},
	{"sizeof(WDOG_MemMap)", sizeof(struct WDOG_MemMap), 24},
	{"OFFSET(OSC_MemMap, CR)", OFFSET(OSC_MemMap,CR), 0},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(LLWU_MemMap, PE1)", OFFSET(LLWU_MemMap,PE1), 0},
	{"OFFSET(LLWU_MemMap, PE2)", OFFSET(LLWU_MemMap,PE2), 1},
	{"OFFSET(LLWU_MemMap, PE3)", OFFSET(LLWU_MemMap,PE3), 2},
	{"OFFSET(LLWU_MemMap, PE4)", OFFSET(LLWU_MemMap,PE4), 3},
	{"OFFSET(LLWU_MemMap, ME)", OFFSET(LLWU_MemMap,ME), 4},
	{"OFFSET(LLWU_MemMap, F1)", OFFSET(LLWU_MemMap,F1), 5},
	{"OFFSET(LLWU_MemMap, F2)", OFFSET(LLWU_MemMap,F2), 6},
	{"OFFSET(LLWU_MemMap, F3)", OFFSET(LLWU_MemMap,F3), 7},
	{"OFFSET(LLWU_MemMap, FILT1)", OFFSET(LLWU_MemMap,FILT1), 8},
	{"OFFSET(LLWU_MemMap, FILT2)", OFFSET(LLWU_MemMap,FILT2), 9},
	{"sizeof(LLWU_MemMap)", sizeof(struct LLWU_MemMap), 10},
	{"OFFSET(DMA_MemMap, ES)", OFFSET(DMA_MemMap,ES), 4},
	{"OFFSET(DMA_MemMap, ERQ)", OFFSET(DMA_MemMap,ERQ), 12},
	{"OFFSET(DMA_MemMap, EEI)", OFFSET(DMA_MemMap,EEI), 20},
	{"OFFSET(DMA_MemMap, CEEI)", OFFSET(DMA_MemMap,CEEI), 24},
	{"OFFSET(DMA_MemMap, SEEI)", OFFSET(DMA_MemMap,SEEI), 25},
	{"OFFSET(DMA_MemMap, CERQ)", OFFSET(DMA_MemMap,CERQ), 26},
	{"OFFSET(DMA_MemMap, SERQ)", OFFSET(DMA_MemMap,SERQ), 27},
	{"OFFSET(DMA_MemMap, CDNE)", OFFSET(DMA_MemMap,CDNE), 28},
	{"OFFSET(DMA_MemMap, SSRT)", OFFSET(DMA_MemMap,SSRT), 29},
	{"OFFSET(DMA_MemMap, CERR)", OFFSET(DMA_MemMap,CERR), 30},
	{"OFFSET(DMA_MemMap, CINT)", OFFSET(DMA_MemMap,CINT), 31},
	{"OFFSET(DMA_MemMap, ERR)", OFFSET(DMA_MemMap,ERR), 44},
	{"OFFSET(DMA_MemMap, HRS)", OFFSET(DMA_MemMap,HRS), 52},
	{"OFFSET(DMA_MemMap, EARS)", OFFSET(DMA_MemMap,EARS), 68},
	{"OFFSET(DMA_MemMap, DCHPRI3)", OFFSET(DMA_MemMap,DCHPRI3), 256},
	{"OFFSET(DMA_MemMap, DCHPRI2)", OFFSET(DMA_MemMap,DCHPRI2), 257},
	{"OFFSET(DMA_MemMap, DCHPRI1)", OFFSET(DMA_MemMap,DCHPRI1), 258},
	{"OFFSET(DMA_MemMap, DCHPRI0)", OFFSET(DMA_MemMap,DCHPRI0), 259},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 4224},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"OFFSET(DMAMUX_MemMap, CHCFG)", OFFSET(DMAMUX_MemMap,CHCFG[0]), 0},
	{"sizeof(DMAMUX_MemMap)", sizeof(struct DMAMUX_MemMap), 4},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, STOPCTRL)", OFFSET(SMC_MemMap,STOPCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(SPI_MemMap, MCR)", OFFSET(SPI_MemMap,MCR), 0},
	{"OFFSET(SPI_MemMap, TCR)", OFFSET(SPI_MemMap,TCR), 8},
	{"OFFSET(SPI_MemMap, CTAR)", OFFSET(SPI_MemMap,CTAR[0]), 12},
	{"OFFSET(SPI_MemMap, CTAR_SLAVE)", OFFSET(SPI_MemMap,CTAR_SLAVE), 12},
	{"OFFSET(SPI_MemMap, SR)", OFFSET(SPI_MemMap,SR), 44},
	{"OFFSET(SPI_MemMap, RSER)", OFFSET(SPI_MemMap,RSER), 48},
	{"OFFSET(SPI_MemMap, PUSHR_SLAVE)", OFFSET(SPI_MemMap,PUSHR_SLAVE), 52},
	{"OFFSET(SPI_MemMap, PUSHR)", OFFSET(SPI_MemMap,PUSHR), 52},
	{"OFFSET(SPI_MemMap, POPR)", OFFSET(SPI_MemMap,POPR), 56},
	{"OFFSET(SPI_MemMap, TXFR0)", OFFSET(SPI_MemMap,TXFR0), 60},
	{"OFFSET(SPI_MemMap, TXFR1)", OFFSET(SPI_MemMap,TXFR1), 64},
	{"OFFSET(SPI_MemMap, TXFR2)", OFFSET(SPI_MemMap,TXFR2), 68},
	{"OFFSET(SPI_MemMap, TXFR3)", OFFSET(SPI_MemMap,TXFR3), 72},
	{"OFFSET(SPI_MemMap, RXFR0)", OFFSET(SPI_MemMap,RXFR0), 124},
	{"OFFSET(SPI_MemMap, RXFR1)", OFFSET(SPI_MemMap,RXFR1), 128},
	{"OFFSET(SPI_MemMap, RXFR2)", OFFSET(SPI_MemMap,RXFR2), 132},
	{"OFFSET(SPI_MemMap, RXFR3)", OFFSET(SPI_MemMap,RXFR3), 136},
	{"OFFSET(SPI_MemMap, SREX)", OFFSET(SPI_MemMap,SREX), 316},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 320},
	{"OFFSET(DAC_MemMap, C0)", OFFSET(DAC_MemMap,C0), 33},
	{"OFFSET(DAC_MemMap, C2)", OFFSET(DAC_MemMap,C2), 35},
	{"sizeof(DAC_MemMap)", sizeof(struct DAC_MemMap), 36},
	{"OFFSET(SIM_MemMap, SOPT1)", OFFSET(SIM_MemMap,SOPT1), 0},
	{"OFFSET(SIM_MemMap, SOPT2)", OFFSET(SIM_MemMap,SOPT2), 4100},
	{"OFFSET(SIM_MemMap, SOPT7)", OFFSET(SIM_MemMap,SOPT7), 4120},
	{"OFFSET(SIM_MemMap, SDID)", OFFSET(SIM_MemMap,SDID), 4132},
	{"OFFSET(SIM_MemMap, SCGC4)", OFFSET(SIM_MemMap,SCGC4), 4148},
	{"OFFSET(SIM_MemMap, SCGC5)", OFFSET(SIM_MemMap,SCGC5), 4152},
	{"OFFSET(SIM_MemMap, SCGC6)", OFFSET(SIM_MemMap,SCGC6), 4156},
	{"OFFSET(SIM_MemMap, SCGC7)", OFFSET(SIM_MemMap,SCGC7), 4160},
	{"OFFSET(SIM_MemMap, CLKDIV1)", OFFSET(SIM_MemMap,CLKDIV1), 4164},
	{"OFFSET(SIM_MemMap, FCFG1)", OFFSET(SIM_MemMap,FCFG1), 4172},
	{"OFFSET(SIM_MemMap, UIDMH)", OFFSET(SIM_MemMap,UIDMH), 4184},
	{"OFFSET(SIM_MemMap, UIDML)", OFFSET(SIM_MemMap,UIDML), 4188},
	{"OFFSET(SIM_MemMap, UIDL)", OFFSET(SIM_MemMap,UIDL), 4192},
	{"OFFSET(SIM_MemMap, FCFG2)", OFFSET(SIM_MemMap,FCFG2), 4176},
	{"OFFSET(SIM_MemMap, SOPT4)", OFFSET(SIM_MemMap,SOPT4), 4108},
	{"OFFSET(SIM_MemMap, SOPT5)", OFFSET(SIM_MemMap,SOPT5), 4112},
	{"OFFSET(SIM_MemMap, SOPT8)", OFFSET(SIM_MemMap,SOPT8), 4124},
	{"OFFSET(SIM_MemMap, WDOGCTRL)", OFFSET(SIM_MemMap,WDOGCTRL), 4256},
	{"sizeof(SIM_MemMap)", sizeof(struct SIM_MemMap), 4260},
	{"OFFSET(EWM_MemMap, SERV)", OFFSET(EWM_MemMap,SERV), 1},
	{"OFFSET(EWM_MemMap, CMPL)", OFFSET(EWM_MemMap,CMPL), 2},
	{"OFFSET(EWM_MemMap, CMPH)", OFFSET(EWM_MemMap,CMPH), 3},
	{"OFFSET(EWM_MemMap, CLKCTRL)", OFFSET(EWM_MemMap,CLKCTRL), 4},
	{"OFFSET(EWM_MemMap, CLKPRESCALER)", OFFSET(EWM_MemMap,CLKPRESCALER), 5},
	{"sizeof(EWM_MemMap)", sizeof(struct EWM_MemMap), 6},
	{"OFFSET(MCG_MemMap, C3)", OFFSET(MCG_MemMap,C3), 2},
	{"OFFSET(MCG_MemMap, C4)", OFFSET(MCG_MemMap,C4), 3},
	{"OFFSET(MCG_MemMap, C6)", OFFSET(MCG_MemMap,C6), 5},
	{"OFFSET(MCG_MemMap, ATCVH)", OFFSET(MCG_MemMap,ATCVH), 10},
	{"OFFSET(MCG_MemMap, ATCVL)", OFFSET(MCG_MemMap,ATCVL), 11},
	{"sizeof(MCG_MemMap)", sizeof(struct MCG_MemMap), 12},
	{"OFFSET(MTB_MemMap, POSITION)", OFFSET(MTB_MemMap,POSITION), 0},
	{"OFFSET(MTB_MemMap, MASTER)", OFFSET(MTB_MemMap,MASTER), 4},
	{"OFFSET(MTB_MemMap, FLOW)", OFFSET(MTB_MemMap,FLOW), 8},
	{"OFFSET(MTB_MemMap, BASE)", OFFSET(MTB_MemMap,BASE), 12},
	{"OFFSET(MTB_MemMap, MODECTRL)", OFFSET(MTB_MemMap,MODECTRL), 3840},
	{"OFFSET(MTB_MemMap, TAGSET)", OFFSET(MTB_MemMap,TAGSET), 4000},
	{"OFFSET(MTB_MemMap, TAGCLEAR)", OFFSET(MTB_MemMap,TAGCLEAR), 4004},
	{"OFFSET(MTB_MemMap, LOCKACCESS)", OFFSET(MTB_MemMap,LOCKACCESS), 4016},
	{"OFFSET(MTB_MemMap, LOCKSTAT)", OFFSET(MTB_MemMap,LOCKSTAT), 4020},
	{"OFFSET(MTB_MemMap, AUTHSTAT)", OFFSET(MTB_MemMap,AUTHSTAT), 4024},
	{"OFFSET(MTB_MemMap, DEVICEARCH)", OFFSET(MTB_MemMap,DEVICEARCH), 4028},
	{"OFFSET(MTB_MemMap, DEVICECFG)", OFFSET(MTB_MemMap,DEVICECFG), 4040},
	{"OFFSET(MTB_MemMap, DEVICETYPID)", OFFSET(MTB_MemMap,DEVICETYPID), 4044},
	{"OFFSET(MTB_MemMap, PERIPHID)", OFFSET(MTB_MemMap,PERIPHID[0]), 4048},
	{"OFFSET(MTB_MemMap, COMPID)", OFFSET(MTB_MemMap,COMPID[0]), 4080},
	{"sizeof(MTB_MemMap)", sizeof(struct MTB_MemMap), 4096},
	{"OFFSET(RCM_MemMap, SRS0)", OFFSET(RCM_MemMap,SRS0), 0},
	{"OFFSET(RCM_MemMap, SRS1)", OFFSET(RCM_MemMap,SRS1), 1},
	{"OFFSET(RCM_MemMap, RPFC)", OFFSET(RCM_MemMap,RPFC), 4},
	{"OFFSET(RCM_MemMap, RPFW)", OFFSET(RCM_MemMap,RPFW), 5},
	{"sizeof(RCM_MemMap)", sizeof(struct RCM_MemMap), 6},
	{"OFFSET(MTBDWT_MemMap, TBCTRL)", OFFSET(MTBDWT_MemMap,TBCTRL), 512},
	{"sizeof(MTBDWT_MemMap)", sizeof(struct MTBDWT_MemMap), 4096},
	{"OFFSET(MMDVSQ_MemMap, DEND)", OFFSET(MMDVSQ_MemMap,DEND), 0},
	{"OFFSET(MMDVSQ_MemMap, DSOR)", OFFSET(MMDVSQ_MemMap,DSOR), 4},
	{"OFFSET(MMDVSQ_MemMap, RES)", OFFSET(MMDVSQ_MemMap,RES), 12},
	{"OFFSET(MMDVSQ_MemMap, RCND)", OFFSET(MMDVSQ_MemMap,RCND), 16},
	{"sizeof(MMDVSQ_MemMap)", sizeof(struct MMDVSQ_MemMap), 20},
	{"OFFSET(ROM_MemMap, PERIPHID4)", OFFSET(ROM_MemMap,PERIPHID4), 4048},
	{"OFFSET(ROM_MemMap, PERIPHID5)", OFFSET(ROM_MemMap,PERIPHID5), 4052},
	{"OFFSET(ROM_MemMap, PERIPHID6)", OFFSET(ROM_MemMap,PERIPHID6), 4056},
	{"OFFSET(ROM_MemMap, PERIPHID7)", OFFSET(ROM_MemMap,PERIPHID7), 4060},
	{"OFFSET(ROM_MemMap, PERIPHID0)", OFFSET(ROM_MemMap,PERIPHID0), 4064},
	{"OFFSET(ROM_MemMap, PERIPHID1)", OFFSET(ROM_MemMap,PERIPHID1), 4068},
	{"OFFSET(ROM_MemMap, PERIPHID2)", OFFSET(ROM_MemMap,PERIPHID2), 4072},
	{"OFFSET(ROM_MemMap, PERIPHID3)", OFFSET(ROM_MemMap,PERIPHID3), 4076},
	{"OFFSET(ROM_MemMap, ENTRY)", OFFSET(ROM_MemMap,ENTRY[0]), 0},
	{"OFFSET(ROM_MemMap, TABLEMARK)", OFFSET(ROM_MemMap,TABLEMARK), 12},
	{"OFFSET(ROM_MemMap, SYSACCESS)", OFFSET(ROM_MemMap,SYSACCESS), 4044},
	{"sizeof(ROM_MemMap)", sizeof(struct ROM_MemMap), 4096},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, D)", OFFSET(I2C_MemMap,D), 4},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 12},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, PLACR)", OFFSET(MCM_MemMap,PLACR), 12},
	{"OFFSET(MCM_MemMap, CPO)", OFFSET(MCM_MemMap,CPO), 64},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 68},
	{"OFFSET(NV_MemMap, BACKKEY3)", OFFSET(NV_MemMap,BACKKEY3), 0},
	{"OFFSET(NV_MemMap, BACKKEY2)", OFFSET(NV_MemMap,BACKKEY2), 1},
	{"OFFSET(NV_MemMap, BACKKEY1)", OFFSET(NV_MemMap,BACKKEY1), 2},
	{"OFFSET(NV_MemMap, BACKKEY0)", OFFSET(NV_MemMap,BACKKEY0), 3},
	{"OFFSET(NV_MemMap, BACKKEY7)", OFFSET(NV_MemMap,BACKKEY7), 4},
	{"OFFSET(NV_MemMap, BACKKEY6)", OFFSET(NV_MemMap,BACKKEY6), 5},
	{"OFFSET(NV_MemMap, BACKKEY5)", OFFSET(NV_MemMap,BACKKEY5), 6},
	{"OFFSET(NV_MemMap, BACKKEY4)", OFFSET(NV_MemMap,BACKKEY4), 7},
	{"sizeof(NV_MemMap)", sizeof(struct NV_MemMap), 14},
	{"OFFSET(ADC_MemMap, SC1)", OFFSET(ADC_MemMap,SC1[0]), 0},
	{"OFFSET(ADC_MemMap, CFG1)", OFFSET(ADC_MemMap,CFG1), 8},
	{"OFFSET(ADC_MemMap, CFG2)", OFFSET(ADC_MemMap,CFG2), 12},
	{"OFFSET(ADC_MemMap, R)", OFFSET(ADC_MemMap,R[0]), 16},
	{"OFFSET(ADC_MemMap, CV1)", OFFSET(ADC_MemMap,CV1), 24},
	{"OFFSET(ADC_MemMap, CV2)", OFFSET(ADC_MemMap,CV2), 28},
	{"OFFSET(ADC_MemMap, SC2)", OFFSET(ADC_MemMap,SC2), 32},
	{"OFFSET(ADC_MemMap, SC3)", OFFSET(ADC_MemMap,SC3), 36},
	{"OFFSET(ADC_MemMap, OFS)", OFFSET(ADC_MemMap,OFS), 40},
	{"OFFSET(ADC_MemMap, PG)", OFFSET(ADC_MemMap,PG), 44},
	{"OFFSET(ADC_MemMap, MG)", OFFSET(ADC_MemMap,MG), 48},
	{"OFFSET(ADC_MemMap, CLPD)", OFFSET(ADC_MemMap,CLPD), 52},
	{"OFFSET(ADC_MemMap, CLPS)", OFFSET(ADC_MemMap,CLPS), 56},
	{"OFFSET(ADC_MemMap, CLP4)", OFFSET(ADC_MemMap,CLP4), 60},
	{"OFFSET(ADC_MemMap, CLP3)", OFFSET(ADC_MemMap,CLP3), 64},
	{"OFFSET(ADC_MemMap, CLP2)", OFFSET(ADC_MemMap,CLP2), 68},
	{"OFFSET(ADC_MemMap, CLP1)", OFFSET(ADC_MemMap,CLP1), 72},
	{"OFFSET(ADC_MemMap, CLP0)", OFFSET(ADC_MemMap,CLP0), 76},
	{"OFFSET(ADC_MemMap, CLMD)", OFFSET(ADC_MemMap,CLMD), 84},
	{"OFFSET(ADC_MemMap, CLMS)", OFFSET(ADC_MemMap,CLMS), 88},
	{"OFFSET(ADC_MemMap, CLM4)", OFFSET(ADC_MemMap,CLM4), 92},
	{"OFFSET(ADC_MemMap, CLM3)", OFFSET(ADC_MemMap,CLM3), 96},
	{"OFFSET(ADC_MemMap, CLM2)", OFFSET(ADC_MemMap,CLM2), 100},
	{"OFFSET(ADC_MemMap, CLM1)", OFFSET(ADC_MemMap,CLM1), 104},
	{"OFFSET(ADC_MemMap, CLM0)", OFFSET(ADC_MemMap,CLM0), 108},
	{"sizeof(ADC_MemMap)", sizeof(struct ADC_MemMap), 112},
	{"OFFSET(CMP_MemMap, DACCR)", OFFSET(CMP_MemMap,DACCR), 4},
	{"OFFSET(CMP_MemMap, CR0)", OFFSET(CMP_MemMap,CR0), 0},
	{"OFFSET(CMP_MemMap, CR1)", OFFSET(CMP_MemMap,CR1), 1},
	{"OFFSET(CMP_MemMap, FPR)", OFFSET(CMP_MemMap,FPR), 2},
	{"OFFSET(CMP_MemMap, SCR)", OFFSET(CMP_MemMap,SCR), 3},
	{"OFFSET(CMP_MemMap, MUXCR)", OFFSET(CMP_MemMap,MUXCR), 5},
	{"sizeof(CMP_MemMap)", sizeof(struct CMP_MemMap), 6},
	{"OFFSET(FGPIO_MemMap, PDOR)", OFFSET(FGPIO_MemMap,PDOR), 0},
	{"OFFSET(FGPIO_MemMap, PSOR)", OFFSET(FGPIO_MemMap,PSOR), 4},
	{"OFFSET(FGPIO_MemMap, PCOR)", OFFSET(FGPIO_MemMap,PCOR), 8},
	{"OFFSET(FGPIO_MemMap, PTOR)", OFFSET(FGPIO_MemMap,PTOR), 12},
	{"OFFSET(FGPIO_MemMap, PDIR)", OFFSET(FGPIO_MemMap,PDIR), 16},
	{"OFFSET(FGPIO_MemMap, PDDR)", OFFSET(FGPIO_MemMap,PDDR), 20},
	{"sizeof(FGPIO_MemMap)", sizeof(struct FGPIO_MemMap), 24},
	{"OFFSET(FTM_MemMap, EXTTRIG)", OFFSET(FTM_MemMap,EXTTRIG), 108},
	{"OFFSET(FTM_MemMap, STATUS)", OFFSET(FTM_MemMap,STATUS), 80},
	{"OFFSET(FTM_MemMap, POL)", OFFSET(FTM_MemMap,POL), 112},
	{"OFFSET(FTM_MemMap, CONF)", OFFSET(FTM_MemMap,CONF), 132},
	{"OFFSET(FTM_MemMap, CNTIN)", OFFSET(FTM_MemMap,CNTIN), 76},
	{"OFFSET(FTM_MemMap, MODE)", OFFSET(FTM_MemMap,MODE), 84},
	{"OFFSET(FTM_MemMap, SYNC)", OFFSET(FTM_MemMap,SYNC), 88},
	{"OFFSET(FTM_MemMap, OUTINIT)", OFFSET(FTM_MemMap,OUTINIT), 92},
	{"OFFSET(FTM_MemMap, OUTMASK)", OFFSET(FTM_MemMap,OUTMASK), 96},
	{"OFFSET(FTM_MemMap, COMBINE)", OFFSET(FTM_MemMap,COMBINE), 100},
	{"OFFSET(FTM_MemMap, DEADTIME)", OFFSET(FTM_MemMap,DEADTIME), 104},
	{"OFFSET(FTM_MemMap, FMS)", OFFSET(FTM_MemMap,FMS), 116},
	{"OFFSET(FTM_MemMap, FILTER)", OFFSET(FTM_MemMap,FILTER), 120},
	{"OFFSET(FTM_MemMap, FLTCTRL)", OFFSET(FTM_MemMap,FLTCTRL), 124},
	{"OFFSET(FTM_MemMap, QDCTRL)", OFFSET(FTM_MemMap,QDCTRL), 128},
	{"OFFSET(FTM_MemMap, FLTPOL)", OFFSET(FTM_MemMap,FLTPOL), 136},
	{"OFFSET(FTM_MemMap, SYNCONF)", OFFSET(FTM_MemMap,SYNCONF), 140},
	{"OFFSET(FTM_MemMap, INVCTRL)", OFFSET(FTM_MemMap,INVCTRL), 144},
	{"OFFSET(FTM_MemMap, SWOCTRL)", OFFSET(FTM_MemMap,SWOCTRL), 148},
	{"OFFSET(FTM_MemMap, PWMLOAD)", OFFSET(FTM_MemMap,PWMLOAD), 152},
	{"sizeof(FTM_MemMap)", sizeof(struct FTM_MemMap), 156},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 24},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, C5)", OFFSET(UART_MemMap,C5), 11},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 23}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"FTFA_FSEC_SEC_MASK", FTFA_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFA_FSEC_SEC_SHIFT", FTFA_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFA_FSEC_SEC_VALUE", FTFA_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFA_FSEC_KEYEN_MASK", FTFA_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFA_FSEC_KEYEN_SHIFT", FTFA_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_KEYEN_VALUE", FTFA_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFA_FSTAT_FPVIOL_MASK", FTFA_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTFA_FSTAT_FPVIOL_SHIFT", FTFA_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTFA_FSTAT_ACCERR_MASK", FTFA_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTFA_FSTAT_ACCERR_SHIFT", FTFA_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTFA_FSTAT_CCIF_MASK", FTFA_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTFA_FSTAT_CCIF_SHIFT", FTFA_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTFA_FCNFG_CCIE_MASK", FTFA_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTFA_FCNFG_CCIE_SHIFT", FTFA_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTFA_FSEC_FSLACC_MASK", FTFA_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFA_FSEC_FSLACC_SHIFT", FTFA_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFA_FSEC_FSLACC_VALUE", FTFA_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFA_FSTAT_MGSTAT0_MASK", FTFA_FSTAT_MGSTAT0_MASK, MASK(0,1)},
	{"FTFA_FSTAT_MGSTAT0_SHIFT", FTFA_FSTAT_MGSTAT0_SHIFT, SHIFT(0)},
	{"FTFA_FSTAT_RDCOLERR_MASK", FTFA_FSTAT_RDCOLERR_MASK, MASK(6,1)},
	{"FTFA_FSTAT_RDCOLERR_SHIFT", FTFA_FSTAT_RDCOLERR_SHIFT, SHIFT(6)},
	{"FTFA_FCNFG_ERSSUSP_MASK", FTFA_FCNFG_ERSSUSP_MASK, MASK(4,1)},
	{"FTFA_FCNFG_ERSSUSP_SHIFT", FTFA_FCNFG_ERSSUSP_SHIFT, SHIFT(4)},
	{"FTFA_FCNFG_ERSAREQ_MASK", FTFA_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTFA_FCNFG_ERSAREQ_SHIFT", FTFA_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTFA_FCNFG_RDCOLLIE_MASK", FTFA_FCNFG_RDCOLLIE_MASK, MASK(6,1)},
	{"FTFA_FCNFG_RDCOLLIE_SHIFT", FTFA_FCNFG_RDCOLLIE_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_MEEN_MASK", FTFA_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFA_FSEC_MEEN_SHIFT", FTFA_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFA_FSEC_MEEN_VALUE", FTFA_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFA_FOPT_OPT_MASK", FTFA_FOPT_OPT_MASK, MASK(0,8)},
	{"FTFA_FOPT_OPT_SHIFT", FTFA_FOPT_OPT_SHIFT, SHIFT(0)},
	{"FTFA_FOPT_OPT_VALUE", FTFA_FOPT_OPT(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB3_CCOBn_MASK", FTFA_FCCOB3_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB3_CCOBn_SHIFT", FTFA_FCCOB3_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB3_CCOBn_VALUE", FTFA_FCCOB3_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB2_CCOBn_MASK", FTFA_FCCOB2_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB2_CCOBn_SHIFT", FTFA_FCCOB2_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB2_CCOBn_VALUE", FTFA_FCCOB2_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB1_CCOBn_MASK", FTFA_FCCOB1_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB1_CCOBn_SHIFT", FTFA_FCCOB1_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB1_CCOBn_VALUE", FTFA_FCCOB1_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB0_CCOBn_MASK", FTFA_FCCOB0_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB0_CCOBn_SHIFT", FTFA_FCCOB0_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB0_CCOBn_VALUE", FTFA_FCCOB0_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB7_CCOBn_MASK", FTFA_FCCOB7_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB7_CCOBn_SHIFT", FTFA_FCCOB7_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB7_CCOBn_VALUE", FTFA_FCCOB7_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB6_CCOBn_MASK", FTFA_FCCOB6_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB6_CCOBn_SHIFT", FTFA_FCCOB6_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB6_CCOBn_VALUE", FTFA_FCCOB6_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB5_CCOBn_MASK", FTFA_FCCOB5_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB5_CCOBn_SHIFT", FTFA_FCCOB5_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB5_CCOBn_VALUE", FTFA_FCCOB5_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB4_CCOBn_MASK", FTFA_FCCOB4_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB4_CCOBn_SHIFT", FTFA_FCCOB4_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB4_CCOBn_VALUE", FTFA_FCCOB4_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBB_CCOBn_MASK", FTFA_FCCOBB_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBB_CCOBn_SHIFT", FTFA_FCCOBB_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBB_CCOBn_VALUE", FTFA_FCCOBB_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBA_CCOBn_MASK", FTFA_FCCOBA_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBA_CCOBn_SHIFT", FTFA_FCCOBA_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBA_CCOBn_VALUE", FTFA_FCCOBA_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB9_CCOBn_MASK", FTFA_FCCOB9_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB9_CCOBn_SHIFT", FTFA_FCCOB9_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB9_CCOBn_VALUE", FTFA_FCCOB9_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB8_CCOBn_MASK", FTFA_FCCOB8_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB8_CCOBn_SHIFT", FTFA_FCCOB8_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB8_CCOBn_VALUE", FTFA_FCCOB8_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT3_PROT_MASK", FTFA_FPROT3_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT3_PROT_SHIFT", FTFA_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT3_PROT_VALUE", FTFA_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT2_PROT_MASK", FTFA_FPROT2_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT2_PROT_SHIFT", FTFA_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT2_PROT_VALUE", FTFA_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT1_PROT_MASK", FTFA_FPROT1_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT1_PROT_SHIFT", FTFA_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT1_PROT_VALUE", FTFA_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT0_PROT_MASK", FTFA_FPROT0_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT0_PROT_SHIFT", FTFA_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT0_PROT_VALUE", FTFA_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"PDB_SC_LDOK_MASK", PDB_SC_LDOK_MASK, MASK(0,1)},
	{"PDB_SC_LDOK_SHIFT", PDB_SC_LDOK_SHIFT, SHIFT(0)},
	{"PDB_SC_CONT_MASK", PDB_SC_CONT_MASK, MASK(1,1)},
	{"PDB_SC_CONT_SHIFT", PDB_SC_CONT_SHIFT, SHIFT(1)},
	{"PDB_SC_MULT_MASK", PDB_SC_MULT_MASK, MASK(2,2)},
	{"PDB_SC_MULT_SHIFT", PDB_SC_MULT_SHIFT, SHIFT(2)},
	{"PDB_SC_MULT_VALUE", PDB_SC_MULT(1), SHIFT_VALUE(2)},
	{"PDB_SC_PDBIE_MASK", PDB_SC_PDBIE_MASK, MASK(5,1)},
	{"PDB_SC_PDBIE_SHIFT", PDB_SC_PDBIE_SHIFT, SHIFT(5)},
	{"PDB_SC_PDBIF_MASK", PDB_SC_PDBIF_MASK, MASK(6,1)},
	{"PDB_SC_PDBIF_SHIFT", PDB_SC_PDBIF_SHIFT, SHIFT(6)},
	{"PDB_SC_PDBEN_MASK", PDB_SC_PDBEN_MASK, MASK(7,1)},
	{"PDB_SC_PDBEN_SHIFT", PDB_SC_PDBEN_SHIFT, SHIFT(7)},
	{"PDB_SC_TRGSEL_MASK", PDB_SC_TRGSEL_MASK, MASK(8,4)},
	{"PDB_SC_TRGSEL_SHIFT", PDB_SC_TRGSEL_SHIFT, SHIFT(8)},
	{"PDB_SC_TRGSEL_VALUE", PDB_SC_TRGSEL(1), SHIFT_VALUE(8)},
	{"PDB_SC_PRESCALER_MASK", PDB_SC_PRESCALER_MASK, MASK(12,3)},
	{"PDB_SC_PRESCALER_SHIFT", PDB_SC_PRESCALER_SHIFT, SHIFT(12)},
	{"PDB_SC_PRESCALER_VALUE", PDB_SC_PRESCALER(1), SHIFT_VALUE(12)},
	{"PDB_SC_DMAEN_MASK", PDB_SC_DMAEN_MASK, MASK(15,1)},
	{"PDB_SC_DMAEN_SHIFT", PDB_SC_DMAEN_SHIFT, SHIFT(15)},
	{"PDB_SC_SWTRIG_MASK", PDB_SC_SWTRIG_MASK, MASK(16,1)},
	{"PDB_SC_SWTRIG_SHIFT", PDB_SC_SWTRIG_SHIFT, SHIFT(16)},
	{"PDB_SC_PDBEIE_MASK", PDB_SC_PDBEIE_MASK, MASK(17,1)},
	{"PDB_SC_PDBEIE_SHIFT", PDB_SC_PDBEIE_SHIFT, SHIFT(17)},
	{"PDB_SC_LDMOD_MASK", PDB_SC_LDMOD_MASK, MASK(18,2)},
	{"PDB_SC_LDMOD_SHIFT", PDB_SC_LDMOD_SHIFT, SHIFT(18)},
	{"PDB_SC_LDMOD_VALUE", PDB_SC_LDMOD(1), SHIFT_VALUE(18)},
	{"PDB_MOD_MOD_MASK", PDB_MOD_MOD_MASK, MASK(0,16)},
	{"PDB_MOD_MOD_SHIFT", PDB_MOD_MOD_SHIFT, SHIFT(0)},
	{"PDB_MOD_MOD_VALUE", PDB_MOD_MOD(1), SHIFT_VALUE(0)},
	{"PDB_CNT_CNT_MASK", PDB_CNT_CNT_MASK, MASK(0,16)},
	{"PDB_CNT_CNT_SHIFT", PDB_CNT_CNT_SHIFT, SHIFT(0)},
	{"PDB_CNT_CNT_VALUE", PDB_CNT_CNT(1), SHIFT_VALUE(0)},
	{"PDB_IDLY_IDLY_MASK", PDB_IDLY_IDLY_MASK, MASK(0,16)},
	{"PDB_IDLY_IDLY_SHIFT", PDB_IDLY_IDLY_SHIFT, SHIFT(0)},
	{"PDB_IDLY_IDLY_VALUE", PDB_IDLY_IDLY(1), SHIFT_VALUE(0)},
	{"PDB_C1_EN_MASK", PDB_C1_EN_MASK, MASK(0,8)},
	{"PDB_C1_EN_SHIFT", PDB_C1_EN_SHIFT, SHIFT(0)},
	{"PDB_C1_EN_VALUE", PDB_C1_EN(1), SHIFT_VALUE(0)},
	{"PDB_C1_TOS_MASK", PDB_C1_TOS_MASK, MASK(8,8)},
	{"PDB_C1_TOS_SHIFT", PDB_C1_TOS_SHIFT, SHIFT(8)},
	{"PDB_C1_TOS_VALUE", PDB_C1_TOS(1), SHIFT_VALUE(8)},
	{"PDB_C1_BB_MASK", PDB_C1_BB_MASK, MASK(16,8)},
	{"PDB_C1_BB_SHIFT", PDB_C1_BB_SHIFT, SHIFT(16)},
	{"PDB_C1_BB_VALUE", PDB_C1_BB(1), SHIFT_VALUE(16)},
	{"PDB_S_ERR_MASK", PDB_S_ERR_MASK, MASK(0,8)},
	{"PDB_S_ERR_SHIFT", PDB_S_ERR_SHIFT, SHIFT(0)},
	{"PDB_S_ERR_VALUE", PDB_S_ERR(1), SHIFT_VALUE(0)},
	{"PDB_S_CF_MASK", PDB_S_CF_MASK, MASK(16,8)},
	{"PDB_S_CF_SHIFT", PDB_S_CF_SHIFT, SHIFT(16)},
	{"PDB_S_CF_VALUE", PDB_S_CF(1), SHIFT_VALUE(16)},
	{"PDB_DLY_DLY_MASK", PDB_DLY_DLY_MASK, MASK(0,16)},
	{"PDB_DLY_DLY_SHIFT", PDB_DLY_DLY_SHIFT, SHIFT(0)},
	{"PDB_DLY_DLY_VALUE", PDB_DLY_DLY(1), SHIFT_VALUE(0)},
	{"PDB_POEN_POEN_MASK", PDB_POEN_POEN_MASK, MASK(0,8)},
	{"PDB_POEN_POEN_SHIFT", PDB_POEN_POEN_SHIFT, SHIFT(0)},
	{"PDB_POEN_POEN_VALUE", PDB_POEN_POEN(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY2_MASK", PDB_PODLY_DLY2_MASK, MASK(0,16)},
	{"PDB_PODLY_DLY2_SHIFT", PDB_PODLY_DLY2_SHIFT, SHIFT(0)},
	{"PDB_PODLY_DLY2_VALUE", PDB_PODLY_DLY2(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY1_MASK", PDB_PODLY_DLY1_MASK, MASK(16,16)},
	{"PDB_PODLY_DLY1_SHIFT", PDB_PODLY_DLY1_SHIFT, SHIFT(16)},
	{"PDB_PODLY_DLY1_VALUE", PDB_PODLY_DLY1(1), SHIFT_VALUE(16)},
	{"PDB_INTC_TOE_MASK", PDB_INTC_TOE_MASK, MASK(0,1)},
	{"PDB_INTC_TOE_SHIFT", PDB_INTC_TOE_SHIFT, SHIFT(0)},
	{"PDB_INTC_EXT_MASK", PDB_INTC_EXT_MASK, MASK(1,1)},
	{"PDB_INTC_EXT_SHIFT", PDB_INTC_EXT_SHIFT, SHIFT(1)},
	{"PDB_INT_INT_MASK", PDB_INT_INT_MASK, MASK(0,16)},
	{"PDB_INT_INT_SHIFT", PDB_INT_INT_SHIFT, SHIFT(0)},
	{"PDB_INT_INT_VALUE", PDB_INT_INT(1), SHIFT_VALUE(0)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"WDOG_STCTRLH_WDOGEN_MASK", WDOG_STCTRLH_WDOGEN_MASK, MASK(0,1)},
	{"WDOG_STCTRLH_WDOGEN_SHIFT", WDOG_STCTRLH_WDOGEN_SHIFT, SHIFT(0)},
	{"WDOG_STCTRLH_CLKSRC_MASK", WDOG_STCTRLH_CLKSRC_MASK, MASK(1,1)},
	{"WDOG_STCTRLH_CLKSRC_SHIFT", WDOG_STCTRLH_CLKSRC_SHIFT, SHIFT(1)},
	{"WDOG_STCTRLH_IRQRSTEN_MASK", WDOG_STCTRLH_IRQRSTEN_MASK, MASK(2,1)},
	{"WDOG_STCTRLH_IRQRSTEN_SHIFT", WDOG_STCTRLH_IRQRSTEN_SHIFT, SHIFT(2)},
	{"WDOG_STCTRLH_WINEN_MASK", WDOG_STCTRLH_WINEN_MASK, MASK(3,1)},
	{"WDOG_STCTRLH_WINEN_SHIFT", WDOG_STCTRLH_WINEN_SHIFT, SHIFT(3)},
	{"WDOG_STCTRLH_ALLOWUPDATE_MASK", WDOG_STCTRLH_ALLOWUPDATE_MASK, MASK(4,1)},
	{"WDOG_STCTRLH_ALLOWUPDATE_SHIFT", WDOG_STCTRLH_ALLOWUPDATE_SHIFT, SHIFT(4)},
	{"WDOG_STCTRLH_DBGEN_MASK", WDOG_STCTRLH_DBGEN_MASK, MASK(5,1)},
	{"WDOG_STCTRLH_DBGEN_SHIFT", WDOG_STCTRLH_DBGEN_SHIFT, SHIFT(5)},
	{"WDOG_STCTRLH_STOPEN_MASK", WDOG_STCTRLH_STOPEN_MASK, MASK(6,1)},
	{"WDOG_STCTRLH_STOPEN_SHIFT", WDOG_STCTRLH_STOPEN_SHIFT, SHIFT(6)},
	{"WDOG_STCTRLH_TESTWDOG_MASK", WDOG_STCTRLH_TESTWDOG_MASK, MASK(10,1)},
	{"WDOG_STCTRLH_TESTWDOG_SHIFT", WDOG_STCTRLH_TESTWDOG_SHIFT, SHIFT(10)},
	{"WDOG_STCTRLH_TESTSEL_MASK", WDOG_STCTRLH_TESTSEL_MASK, MASK(11,1)},
	{"WDOG_STCTRLH_TESTSEL_SHIFT", WDOG_STCTRLH_TESTSEL_SHIFT, SHIFT(11)},
	{"WDOG_STCTRLH_BYTESEL_MASK", WDOG_STCTRLH_BYTESEL_MASK, MASK(12,2)},
	{"WDOG_STCTRLH_BYTESEL_SHIFT", WDOG_STCTRLH_BYTESEL_SHIFT, SHIFT(12)},
	{"WDOG_STCTRLH_BYTESEL_VALUE", WDOG_STCTRLH_BYTESEL(1), SHIFT_VALUE(12)},
	{"WDOG_STCTRLH_DISTESTWDOG_MASK", WDOG_STCTRLH_DISTESTWDOG_MASK, MASK(14,1)},
	{"WDOG_STCTRLH_DISTESTWDOG_SHIFT", WDOG_STCTRLH_DISTESTWDOG_SHIFT, SHIFT(14)},
	{"WDOG_STCTRLL_INTFLG_MASK", WDOG_STCTRLL_INTFLG_MASK, MASK(15,1)},
	{"WDOG_STCTRLL_INTFLG_SHIFT", WDOG_STCTRLL_INTFLG_SHIFT, SHIFT(15)},
	{"WDOG_TOVALH_TOVALHIGH_MASK", WDOG_TOVALH_TOVALHIGH_MASK, MASK(0,16)},
	{"WDOG_TOVALH_TOVALHIGH_SHIFT", WDOG_TOVALH_TOVALHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TOVALH_TOVALHIGH_VALUE", WDOG_TOVALH_TOVALHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TOVALL_TOVALLOW_MASK", WDOG_TOVALL_TOVALLOW_MASK, MASK(0,16)},
	{"WDOG_TOVALL_TOVALLOW_SHIFT", WDOG_TOVALL_TOVALLOW_SHIFT, SHIFT(0)},
	{"WDOG_TOVALL_TOVALLOW_VALUE", WDOG_TOVALL_TOVALLOW(1), SHIFT_VALUE(0)},
	{"WDOG_WINH_WINHIGH_MASK", WDOG_WINH_WINHIGH_MASK, MASK(0,16)},
	{"WDOG_WINH_WINHIGH_SHIFT", WDOG_WINH_WINHIGH_SHIFT, SHIFT(0)},
	{"WDOG_WINH_WINHIGH_VALUE", WDOG_WINH_WINHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_WINL_WINLOW_MASK", WDOG_WINL_WINLOW_MASK, MASK(0,16)},
	{"WDOG_WINL_WINLOW_SHIFT", WDOG_WINL_WINLOW_SHIFT, SHIFT(0)},
	{"WDOG_WINL_WINLOW_VALUE", WDOG_WINL_WINLOW(1), SHIFT_VALUE(0)},
	{"WDOG_REFRESH_WDOGREFRESH_MASK", WDOG_REFRESH_WDOGREFRESH_MASK, MASK(0,16)},
	{"WDOG_REFRESH_WDOGREFRESH_SHIFT", WDOG_REFRESH_WDOGREFRESH_SHIFT, SHIFT(0)},
	{"WDOG_REFRESH_WDOGREFRESH_VALUE", WDOG_REFRESH_WDOGREFRESH(1), SHIFT_VALUE(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_MASK", WDOG_UNLOCK_WDOGUNLOCK_MASK, MASK(0,16)},
	{"WDOG_UNLOCK_WDOGUNLOCK_SHIFT", WDOG_UNLOCK_WDOGUNLOCK_SHIFT, SHIFT(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_VALUE", WDOG_UNLOCK_WDOGUNLOCK(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_MASK", WDOG_TMROUTH_TIMEROUTHIGH_MASK, MASK(0,16)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_SHIFT", WDOG_TMROUTH_TIMEROUTHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_VALUE", WDOG_TMROUTH_TIMEROUTHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_MASK", WDOG_TMROUTL_TIMEROUTLOW_MASK, MASK(0,16)},
	{"WDOG_TMROUTL_TIMEROUTLOW_SHIFT", WDOG_TMROUTL_TIMEROUTLOW_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_VALUE", WDOG_TMROUTL_TIMEROUTLOW(1), SHIFT_VALUE(0)},
	{"WDOG_RSTCNT_RSTCNT_MASK", WDOG_RSTCNT_RSTCNT_MASK, MASK(0,16)},
	{"WDOG_RSTCNT_RSTCNT_SHIFT", WDOG_RSTCNT_RSTCNT_SHIFT, SHIFT(0)},
	{"WDOG_RSTCNT_RSTCNT_VALUE", WDOG_RSTCNT_RSTCNT(1), SHIFT_VALUE(0)},
	{"WDOG_PRESC_PRESCVAL_MASK", WDOG_PRESC_PRESCVAL_MASK, MASK(8,3)},
	{"WDOG_PRESC_PRESCVAL_SHIFT", WDOG_PRESC_PRESCVAL_SHIFT, SHIFT(8)},
	{"WDOG_PRESC_PRESCVAL_VALUE", WDOG_PRESC_PRESCVAL(1), SHIFT_VALUE(8)},
	{"WDOG_STCTRLH_WAITEN_MASK", WDOG_STCTRLH_WAITEN_MASK, MASK(7,1)},
	{"WDOG_STCTRLH_WAITEN_SHIFT", WDOG_STCTRLH_WAITEN_SHIFT, SHIFT(7)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"LLWU_PE1_WUPE0_MASK", LLWU_PE1_WUPE0_MASK, MASK(0,2)},
	{"LLWU_PE1_WUPE0_SHIFT", LLWU_PE1_WUPE0_SHIFT, SHIFT(0)},
	{"LLWU_PE1_WUPE0_VALUE", LLWU_PE1_WUPE0(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE1_MASK", LLWU_PE1_WUPE1_MASK, MASK(2,2)},
	{"LLWU_PE1_WUPE1_SHIFT", LLWU_PE1_WUPE1_SHIFT, SHIFT(2)},
	{"LLWU_PE1_WUPE1_VALUE", LLWU_PE1_WUPE1(1), SHIFT_VALUE(2)},
	{"LLWU_PE1_WUPE2_MASK", LLWU_PE1_WUPE2_MASK, MASK(4,2)},
	{"LLWU_PE1_WUPE2_SHIFT", LLWU_PE1_WUPE2_SHIFT, SHIFT(4)},
	{"LLWU_PE1_WUPE2_VALUE", LLWU_PE1_WUPE2(1), SHIFT_VALUE(4)},
	{"LLWU_PE1_WUPE3_MASK", LLWU_PE1_WUPE3_MASK, MASK(6,2)},
	{"LLWU_PE1_WUPE3_SHIFT", LLWU_PE1_WUPE3_SHIFT, SHIFT(6)},
	{"LLWU_PE1_WUPE3_VALUE", LLWU_PE1_WUPE3(1), SHIFT_VALUE(6)},
	{"LLWU_PE2_WUPE4_MASK", LLWU_PE2_WUPE4_MASK, MASK(0,2)},
	{"LLWU_PE2_WUPE4_SHIFT", LLWU_PE2_WUPE4_SHIFT, SHIFT(0)},
	{"LLWU_PE2_WUPE4_VALUE", LLWU_PE2_WUPE4(1), SHIFT_VALUE(0)},
	{"LLWU_PE2_WUPE5_MASK", LLWU_PE2_WUPE5_MASK, MASK(2,2)},
	{"LLWU_PE2_WUPE5_SHIFT", LLWU_PE2_WUPE5_SHIFT, SHIFT(2)},
	{"LLWU_PE2_WUPE5_VALUE", LLWU_PE2_WUPE5(1), SHIFT_VALUE(2)},
	{"LLWU_PE2_WUPE6_MASK", LLWU_PE2_WUPE6_MASK, MASK(4,2)},
	{"LLWU_PE2_WUPE6_SHIFT", LLWU_PE2_WUPE6_SHIFT, SHIFT(4)},
	{"LLWU_PE2_WUPE6_VALUE", LLWU_PE2_WUPE6(1), SHIFT_VALUE(4)},
	{"LLWU_PE2_WUPE7_MASK", LLWU_PE2_WUPE7_MASK, MASK(6,2)},
	{"LLWU_PE2_WUPE7_SHIFT", LLWU_PE2_WUPE7_SHIFT, SHIFT(6)},
	{"LLWU_PE2_WUPE7_VALUE", LLWU_PE2_WUPE7(1), SHIFT_VALUE(6)},
	{"LLWU_PE3_WUPE8_MASK", LLWU_PE3_WUPE8_MASK, MASK(0,2)},
	{"LLWU_PE3_WUPE8_SHIFT", LLWU_PE3_WUPE8_SHIFT, SHIFT(0)},
	{"LLWU_PE3_WUPE8_VALUE", LLWU_PE3_WUPE8(1), SHIFT_VALUE(0)},
	{"LLWU_PE3_WUPE9_MASK", LLWU_PE3_WUPE9_MASK, MASK(2,2)},
	{"LLWU_PE3_WUPE9_SHIFT", LLWU_PE3_WUPE9_SHIFT, SHIFT(2)},
	{"LLWU_PE3_WUPE9_VALUE", LLWU_PE3_WUPE9(1), SHIFT_VALUE(2)},
	{"LLWU_PE3_WUPE10_MASK", LLWU_PE3_WUPE10_MASK, MASK(4,2)},
	{"LLWU_PE3_WUPE10_SHIFT", LLWU_PE3_WUPE10_SHIFT, SHIFT(4)},
	{"LLWU_PE3_WUPE10_VALUE", LLWU_PE3_WUPE10(1), SHIFT_VALUE(4)},
	{"LLWU_PE3_WUPE11_MASK", LLWU_PE3_WUPE11_MASK, MASK(6,2)},
	{"LLWU_PE3_WUPE11_SHIFT", LLWU_PE3_WUPE11_SHIFT, SHIFT(6)},
	{"LLWU_PE3_WUPE11_VALUE", LLWU_PE3_WUPE11(1), SHIFT_VALUE(6)},
	{"LLWU_PE4_WUPE12_MASK", LLWU_PE4_WUPE12_MASK, MASK(0,2)},
	{"LLWU_PE4_WUPE12_SHIFT", LLWU_PE4_WUPE12_SHIFT, SHIFT(0)},
	{"LLWU_PE4_WUPE12_VALUE", LLWU_PE4_WUPE12(1), SHIFT_VALUE(0)},
	{"LLWU_PE4_WUPE13_MASK", LLWU_PE4_WUPE13_MASK, MASK(2,2)},
	{"LLWU_PE4_WUPE13_SHIFT", LLWU_PE4_WUPE13_SHIFT, SHIFT(2)},
	{"LLWU_PE4_WUPE13_VALUE", LLWU_PE4_WUPE13(1), SHIFT_VALUE(2)},
	{"LLWU_PE4_WUPE14_MASK", LLWU_PE4_WUPE14_MASK, MASK(4,2)},
	{"LLWU_PE4_WUPE14_SHIFT", LLWU_PE4_WUPE14_SHIFT, SHIFT(4)},
	{"LLWU_PE4_WUPE14_VALUE", LLWU_PE4_WUPE14(1), SHIFT_VALUE(4)},
	{"LLWU_PE4_WUPE15_MASK", LLWU_PE4_WUPE15_MASK, MASK(6,2)},
	{"LLWU_PE4_WUPE15_SHIFT", LLWU_PE4_WUPE15_SHIFT, SHIFT(6)},
	{"LLWU_PE4_WUPE15_VALUE", LLWU_PE4_WUPE15(1), SHIFT_VALUE(6)},
	{"LLWU_ME_WUME0_MASK", LLWU_ME_WUME0_MASK, MASK(0,1)},
	{"LLWU_ME_WUME0_SHIFT", LLWU_ME_WUME0_SHIFT, SHIFT(0)},
	{"LLWU_ME_WUME1_MASK", LLWU_ME_WUME1_MASK, MASK(1,1)},
	{"LLWU_ME_WUME1_SHIFT", LLWU_ME_WUME1_SHIFT, SHIFT(1)},
	{"LLWU_ME_WUME2_MASK", LLWU_ME_WUME2_MASK, MASK(2,1)},
	{"LLWU_ME_WUME2_SHIFT", LLWU_ME_WUME2_SHIFT, SHIFT(2)},
	{"LLWU_ME_WUME3_MASK", LLWU_ME_WUME3_MASK, MASK(3,1)},
	{"LLWU_ME_WUME3_SHIFT", LLWU_ME_WUME3_SHIFT, SHIFT(3)},
	{"LLWU_ME_WUME4_MASK", LLWU_ME_WUME4_MASK, MASK(4,1)},
	{"LLWU_ME_WUME4_SHIFT", LLWU_ME_WUME4_SHIFT, SHIFT(4)},
	{"LLWU_ME_WUME5_MASK", LLWU_ME_WUME5_MASK, MASK(5,1)},
	{"LLWU_ME_WUME5_SHIFT", LLWU_ME_WUME5_SHIFT, SHIFT(5)},
	{"LLWU_ME_WUME6_MASK", LLWU_ME_WUME6_MASK, MASK(6,1)},
	{"LLWU_ME_WUME6_SHIFT", LLWU_ME_WUME6_SHIFT, SHIFT(6)},
	{"LLWU_ME_WUME7_MASK", LLWU_ME_WUME7_MASK, MASK(7,1)},
	{"LLWU_ME_WUME7_SHIFT", LLWU_ME_WUME7_SHIFT, SHIFT(7)},
	{"LLWU_F1_WUF0_MASK", LLWU_F1_WUF0_MASK, MASK(0,1)},
	{"LLWU_F1_WUF0_SHIFT", LLWU_F1_WUF0_SHIFT, SHIFT(0)},
	{"LLWU_F1_WUF1_MASK", LLWU_F1_WUF1_MASK, MASK(1,1)},
	{"LLWU_F1_WUF1_SHIFT", LLWU_F1_WUF1_SHIFT, SHIFT(1)},
	{"LLWU_F1_WUF2_MASK", LLWU_F1_WUF2_MASK, MASK(2,1)},
	{"LLWU_F1_WUF2_SHIFT", LLWU_F1_WUF2_SHIFT, SHIFT(2)},
	{"LLWU_F1_WUF3_MASK", LLWU_F1_WUF3_MASK, MASK(3,1)},
	{"LLWU_F1_WUF3_SHIFT", LLWU_F1_WUF3_SHIFT, SHIFT(3)},
	{"LLWU_F1_WUF4_MASK", LLWU_F1_WUF4_MASK, MASK(4,1)},
	{"LLWU_F1_WUF4_SHIFT", LLWU_F1_WUF4_SHIFT, SHIFT(4)},
	{"LLWU_F1_WUF5_MASK", LLWU_F1_WUF5_MASK, MASK(5,1)},
	{"LLWU_F1_WUF5_SHIFT", LLWU_F1_WUF5_SHIFT, SHIFT(5)},
	{"LLWU_F1_WUF6_MASK", LLWU_F1_WUF6_MASK, MASK(6,1)},
	{"LLWU_F1_WUF6_SHIFT", LLWU_F1_WUF6_SHIFT, SHIFT(6)},
	{"LLWU_F1_WUF7_MASK", LLWU_F1_WUF7_MASK, MASK(7,1)},
	{"LLWU_F1_WUF7_SHIFT", LLWU_F1_WUF7_SHIFT, SHIFT(7)},
	{"LLWU_F2_WUF8_MASK", LLWU_F2_WUF8_MASK, MASK(0,1)},
	{"LLWU_F2_WUF8_SHIFT", LLWU_F2_WUF8_SHIFT, SHIFT(0)},
	{"LLWU_F2_WUF9_MASK", LLWU_F2_WUF9_MASK, MASK(1,1)},
	{"LLWU_F2_WUF9_SHIFT", LLWU_F2_WUF9_SHIFT, SHIFT(1)},
	{"LLWU_F2_WUF10_MASK", LLWU_F2_WUF10_MASK, MASK(2,1)},
	{"LLWU_F2_WUF10_SHIFT", LLWU_F2_WUF10_SHIFT, SHIFT(2)},
	{"LLWU_F2_WUF11_MASK", LLWU_F2_WUF11_MASK, MASK(3,1)},
	{"LLWU_F2_WUF11_SHIFT", LLWU_F2_WUF11_SHIFT, SHIFT(3)},
	{"LLWU_F2_WUF12_MASK", LLWU_F2_WUF12_MASK, MASK(4,1)},
	{"LLWU_F2_WUF12_SHIFT", LLWU_F2_WUF12_SHIFT, SHIFT(4)},
	{"LLWU_F2_WUF13_MASK", LLWU_F2_WUF13_MASK, MASK(5,1)},
	{"LLWU_F2_WUF13_SHIFT", LLWU_F2_WUF13_SHIFT, SHIFT(5)},
	{"LLWU_F2_WUF14_MASK", LLWU_F2_WUF14_MASK, MASK(6,1)},
	{"LLWU_F2_WUF14_SHIFT", LLWU_F2_WUF14_SHIFT, SHIFT(6)},
	{"LLWU_F2_WUF15_MASK", LLWU_F2_WUF15_MASK, MASK(7,1)},
	{"LLWU_F2_WUF15_SHIFT", LLWU_F2_WUF15_SHIFT, SHIFT(7)},
	{"LLWU_F3_MWUF0_MASK", LLWU_F3_MWUF0_MASK, MASK(0,1)},
	{"LLWU_F3_MWUF0_SHIFT", LLWU_F3_MWUF0_SHIFT, SHIFT(0)},
	{"LLWU_F3_MWUF1_MASK", LLWU_F3_MWUF1_MASK, MASK(1,1)},
	{"LLWU_F3_MWUF1_SHIFT", LLWU_F3_MWUF1_SHIFT, SHIFT(1)},
	{"LLWU_F3_MWUF2_MASK", LLWU_F3_MWUF2_MASK, MASK(2,1)},
	{"LLWU_F3_MWUF2_SHIFT", LLWU_F3_MWUF2_SHIFT, SHIFT(2)},
	{"LLWU_F3_MWUF3_MASK", LLWU_F3_MWUF3_MASK, MASK(3,1)},
	{"LLWU_F3_MWUF3_SHIFT", LLWU_F3_MWUF3_SHIFT, SHIFT(3)},
	{"LLWU_F3_MWUF4_MASK", LLWU_F3_MWUF4_MASK, MASK(4,1)},
	{"LLWU_F3_MWUF4_SHIFT", LLWU_F3_MWUF4_SHIFT, SHIFT(4)},
	{"LLWU_F3_MWUF5_MASK", LLWU_F3_MWUF5_MASK, MASK(5,1)},
	{"LLWU_F3_MWUF5_SHIFT", LLWU_F3_MWUF5_SHIFT, SHIFT(5)},
	{"LLWU_F3_MWUF6_MASK", LLWU_F3_MWUF6_MASK, MASK(6,1)},
	{"LLWU_F3_MWUF6_SHIFT", LLWU_F3_MWUF6_SHIFT, SHIFT(6)},
	{"LLWU_F3_MWUF7_MASK", LLWU_F3_MWUF7_MASK, MASK(7,1)},
	{"LLWU_F3_MWUF7_SHIFT", LLWU_F3_MWUF7_SHIFT, SHIFT(7)},
	{"LLWU_FILT1_FILTSEL_MASK", LLWU_FILT1_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT1_FILTSEL_SHIFT", LLWU_FILT1_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT1_FILTSEL_VALUE", LLWU_FILT1_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT2_FILTSEL_MASK", LLWU_FILT2_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT2_FILTSEL_SHIFT", LLWU_FILT2_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT2_FILTSEL_VALUE", LLWU_FILT2_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT1_FILTE_MASK", LLWU_FILT1_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT1_FILTE_SHIFT", LLWU_FILT1_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT1_FILTE_VALUE", LLWU_FILT1_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT2_FILTE_MASK", LLWU_FILT2_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT2_FILTE_SHIFT", LLWU_FILT2_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT2_FILTE_VALUE", LLWU_FILT2_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT1_FILTF_MASK", LLWU_FILT1_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT1_FILTF_SHIFT", LLWU_FILT1_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_FILT2_FILTF_MASK", LLWU_FILT2_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT2_FILTF_SHIFT", LLWU_FILT2_FILTF_SHIFT, SHIFT(7)},
	{"DMA_CR_EDBG_MASK", DMA_CR_EDBG_MASK, MASK(1,1)},
	{"DMA_CR_EDBG_SHIFT", DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{"DMA_CR_ERCA_MASK", DMA_CR_ERCA_MASK, MASK(2,1)},
	{"DMA_CR_ERCA_SHIFT", DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{"DMA_CR_HOE_MASK", DMA_CR_HOE_MASK, MASK(4,1)},
	{"DMA_CR_HOE_SHIFT", DMA_CR_HOE_SHIFT, SHIFT(4)},
	{"DMA_CR_HALT_MASK", DMA_CR_HALT_MASK, MASK(5,1)},
	{"DMA_CR_HALT_SHIFT", DMA_CR_HALT_SHIFT, SHIFT(5)},
	{"DMA_CR_CLM_MASK", DMA_CR_CLM_MASK, MASK(6,1)},
	{"DMA_CR_CLM_SHIFT", DMA_CR_CLM_SHIFT, SHIFT(6)},
	{"DMA_CR_EMLM_MASK", DMA_CR_EMLM_MASK, MASK(7,1)},
	{"DMA_CR_EMLM_SHIFT", DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{"DMA_CR_ECX_MASK", DMA_CR_ECX_MASK, MASK(16,1)},
	{"DMA_CR_ECX_SHIFT", DMA_CR_ECX_SHIFT, SHIFT(16)},
	{"DMA_CR_CX_MASK", DMA_CR_CX_MASK, MASK(17,1)},
	{"DMA_CR_CX_SHIFT", DMA_CR_CX_SHIFT, SHIFT(17)},
	{"DMA_ES_DBE_MASK", DMA_ES_DBE_MASK, MASK(0,1)},
	{"DMA_ES_DBE_SHIFT", DMA_ES_DBE_SHIFT, SHIFT(0)},
	{"DMA_ES_SBE_MASK", DMA_ES_SBE_MASK, MASK(1,1)},
	{"DMA_ES_SBE_SHIFT", DMA_ES_SBE_SHIFT, SHIFT(1)},
	{"DMA_ES_SGE_MASK", DMA_ES_SGE_MASK, MASK(2,1)},
	{"DMA_ES_SGE_SHIFT", DMA_ES_SGE_SHIFT, SHIFT(2)},
	{"DMA_ES_NCE_MASK", DMA_ES_NCE_MASK, MASK(3,1)},
	{"DMA_ES_NCE_SHIFT", DMA_ES_NCE_SHIFT, SHIFT(3)},
	{"DMA_ES_DOE_MASK", DMA_ES_DOE_MASK, MASK(4,1)},
	{"DMA_ES_DOE_SHIFT", DMA_ES_DOE_SHIFT, SHIFT(4)},
	{"DMA_ES_DAE_MASK", DMA_ES_DAE_MASK, MASK(5,1)},
	{"DMA_ES_DAE_SHIFT", DMA_ES_DAE_SHIFT, SHIFT(5)},
	{"DMA_ES_SOE_MASK", DMA_ES_SOE_MASK, MASK(6,1)},
	{"DMA_ES_SOE_SHIFT", DMA_ES_SOE_SHIFT, SHIFT(6)},
	{"DMA_ES_SAE_MASK", DMA_ES_SAE_MASK, MASK(7,1)},
	{"DMA_ES_SAE_SHIFT", DMA_ES_SAE_SHIFT, SHIFT(7)},
	{"DMA_ES_CPE_MASK", DMA_ES_CPE_MASK, MASK(14,1)},
	{"DMA_ES_CPE_SHIFT", DMA_ES_CPE_SHIFT, SHIFT(14)},
	{"DMA_ES_ECX_MASK", DMA_ES_ECX_MASK, MASK(16,1)},
	{"DMA_ES_ECX_SHIFT", DMA_ES_ECX_SHIFT, SHIFT(16)},
	{"DMA_ES_VLD_MASK", DMA_ES_VLD_MASK, MASK(31,1)},
	{"DMA_ES_VLD_SHIFT", DMA_ES_VLD_SHIFT, SHIFT(31)},
	{"DMA_ERQ_ERQ0_MASK", DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{"DMA_ERQ_ERQ0_SHIFT", DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{"DMA_ERQ_ERQ1_MASK", DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{"DMA_ERQ_ERQ1_SHIFT", DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{"DMA_ERQ_ERQ2_MASK", DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{"DMA_ERQ_ERQ2_SHIFT", DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{"DMA_ERQ_ERQ3_MASK", DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{"DMA_ERQ_ERQ3_SHIFT", DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{"DMA_EEI_EEI0_MASK", DMA_EEI_EEI0_MASK, MASK(0,1)},
	{"DMA_EEI_EEI0_SHIFT", DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{"DMA_EEI_EEI1_MASK", DMA_EEI_EEI1_MASK, MASK(1,1)},
	{"DMA_EEI_EEI1_SHIFT", DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{"DMA_EEI_EEI2_MASK", DMA_EEI_EEI2_MASK, MASK(2,1)},
	{"DMA_EEI_EEI2_SHIFT", DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{"DMA_EEI_EEI3_MASK", DMA_EEI_EEI3_MASK, MASK(3,1)},
	{"DMA_EEI_EEI3_SHIFT", DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{"DMA_CEEI_CAEE_MASK", DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{"DMA_CEEI_CAEE_SHIFT", DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{"DMA_CEEI_NOP_MASK", DMA_CEEI_NOP_MASK, MASK(7,1)},
	{"DMA_CEEI_NOP_SHIFT", DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_NOP_MASK", DMA_SEEI_NOP_MASK, MASK(7,1)},
	{"DMA_SEEI_NOP_SHIFT", DMA_SEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERQ_NOP_MASK", DMA_CERQ_NOP_MASK, MASK(7,1)},
	{"DMA_CERQ_NOP_SHIFT", DMA_CERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_SERQ_NOP_MASK", DMA_SERQ_NOP_MASK, MASK(7,1)},
	{"DMA_SERQ_NOP_SHIFT", DMA_SERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_CDNE_NOP_MASK", DMA_CDNE_NOP_MASK, MASK(7,1)},
	{"DMA_CDNE_NOP_SHIFT", DMA_CDNE_NOP_SHIFT, SHIFT(7)},
	{"DMA_SSRT_NOP_MASK", DMA_SSRT_NOP_MASK, MASK(7,1)},
	{"DMA_SSRT_NOP_SHIFT", DMA_SSRT_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERR_NOP_MASK", DMA_CERR_NOP_MASK, MASK(7,1)},
	{"DMA_CERR_NOP_SHIFT", DMA_CERR_NOP_SHIFT, SHIFT(7)},
	{"DMA_CINT_NOP_MASK", DMA_CINT_NOP_MASK, MASK(7,1)},
	{"DMA_CINT_NOP_SHIFT", DMA_CINT_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_SAEE_MASK", DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{"DMA_SEEI_SAEE_SHIFT", DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{"DMA_CERQ_CAER_MASK", DMA_CERQ_CAER_MASK, MASK(6,1)},
	{"DMA_CERQ_CAER_SHIFT", DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{"DMA_SERQ_SAER_MASK", DMA_SERQ_SAER_MASK, MASK(6,1)},
	{"DMA_SERQ_SAER_SHIFT", DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{"DMA_CDNE_CADN_MASK", DMA_CDNE_CADN_MASK, MASK(6,1)},
	{"DMA_CDNE_CADN_SHIFT", DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{"DMA_SSRT_SAST_MASK", DMA_SSRT_SAST_MASK, MASK(6,1)},
	{"DMA_SSRT_SAST_SHIFT", DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{"DMA_CERR_CAEI_MASK", DMA_CERR_CAEI_MASK, MASK(6,1)},
	{"DMA_CERR_CAEI_SHIFT", DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{"DMA_CINT_CAIR_MASK", DMA_CINT_CAIR_MASK, MASK(6,1)},
	{"DMA_CINT_CAIR_SHIFT", DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{"DMA_INT_INT0_MASK", DMA_INT_INT0_MASK, MASK(0,1)},
	{"DMA_INT_INT0_SHIFT", DMA_INT_INT0_SHIFT, SHIFT(0)},
	{"DMA_INT_INT1_MASK", DMA_INT_INT1_MASK, MASK(1,1)},
	{"DMA_INT_INT1_SHIFT", DMA_INT_INT1_SHIFT, SHIFT(1)},
	{"DMA_INT_INT2_MASK", DMA_INT_INT2_MASK, MASK(2,1)},
	{"DMA_INT_INT2_SHIFT", DMA_INT_INT2_SHIFT, SHIFT(2)},
	{"DMA_INT_INT3_MASK", DMA_INT_INT3_MASK, MASK(3,1)},
	{"DMA_INT_INT3_SHIFT", DMA_INT_INT3_SHIFT, SHIFT(3)},
	{"DMA_ERR_ERR0_MASK", DMA_ERR_ERR0_MASK, MASK(0,1)},
	{"DMA_ERR_ERR0_SHIFT", DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{"DMA_ERR_ERR1_MASK", DMA_ERR_ERR1_MASK, MASK(1,1)},
	{"DMA_ERR_ERR1_SHIFT", DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{"DMA_ERR_ERR2_MASK", DMA_ERR_ERR2_MASK, MASK(2,1)},
	{"DMA_ERR_ERR2_SHIFT", DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{"DMA_ERR_ERR3_MASK", DMA_ERR_ERR3_MASK, MASK(3,1)},
	{"DMA_ERR_ERR3_SHIFT", DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{"DMA_HRS_HRS0_MASK", DMA_HRS_HRS0_MASK, MASK(0,1)},
	{"DMA_HRS_HRS0_SHIFT", DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{"DMA_HRS_HRS1_MASK", DMA_HRS_HRS1_MASK, MASK(1,1)},
	{"DMA_HRS_HRS1_SHIFT", DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{"DMA_HRS_HRS2_MASK", DMA_HRS_HRS2_MASK, MASK(2,1)},
	{"DMA_HRS_HRS2_SHIFT", DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{"DMA_HRS_HRS3_MASK", DMA_HRS_HRS3_MASK, MASK(3,1)},
	{"DMA_HRS_HRS3_SHIFT", DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{"DMA_SADDR_SADDR_MASK", DMA_SADDR_SADDR_MASK, MASK(0,32)},
	{"DMA_SADDR_SADDR_SHIFT", DMA_SADDR_SADDR_SHIFT, SHIFT(0)},
	{"DMA_SADDR_SADDR_VALUE", DMA_SADDR_SADDR(1), SHIFT_VALUE(0)},
	{"DMA_SOFF_SOFF_MASK", DMA_SOFF_SOFF_MASK, MASK(0,16)},
	{"DMA_SOFF_SOFF_SHIFT", DMA_SOFF_SOFF_SHIFT, SHIFT(0)},
	{"DMA_SOFF_SOFF_VALUE", DMA_SOFF_SOFF(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DSIZE_MASK", DMA_ATTR_DSIZE_MASK, MASK(0,3)},
	{"DMA_ATTR_DSIZE_SHIFT", DMA_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{"DMA_ATTR_DSIZE_VALUE", DMA_ATTR_DSIZE(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DMOD_MASK", DMA_ATTR_DMOD_MASK, MASK(3,5)},
	{"DMA_ATTR_DMOD_SHIFT", DMA_ATTR_DMOD_SHIFT, SHIFT(3)},
	{"DMA_ATTR_DMOD_VALUE", DMA_ATTR_DMOD(1), SHIFT_VALUE(3)},
	{"DMA_ATTR_SSIZE_MASK", DMA_ATTR_SSIZE_MASK, MASK(8,3)},
	{"DMA_ATTR_SSIZE_SHIFT", DMA_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{"DMA_ATTR_SSIZE_VALUE", DMA_ATTR_SSIZE(1), SHIFT_VALUE(8)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_MASK", DMA_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_SHIFT", DMA_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_VALUE", DMA_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_MASK", DMA_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_SHIFT", DMA_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_VALUE", DMA_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_MASK", DMA_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_SHIFT", DMA_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_MASK", DMA_NBYTES_MLOFFNO_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_SHIFT", DMA_NBYTES_MLOFFNO_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_MASK", DMA_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_SHIFT", DMA_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_MASK", DMA_NBYTES_MLOFFNO_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_SHIFT", DMA_NBYTES_MLOFFNO_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_MASK", DMA_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_SHIFT", DMA_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_VALUE", DMA_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLNO_NBYTES_MASK", DMA_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{"DMA_NBYTES_MLNO_NBYTES_SHIFT", DMA_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLNO_NBYTES_VALUE", DMA_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_SLAST_SLAST_MASK", DMA_SLAST_SLAST_MASK, MASK(0,32)},
	{"DMA_SLAST_SLAST_SHIFT", DMA_SLAST_SLAST_SHIFT, SHIFT(0)},
	{"DMA_SLAST_SLAST_VALUE", DMA_SLAST_SLAST(1), SHIFT_VALUE(0)},
	{"DMA_DADDR_DADDR_MASK", DMA_DADDR_DADDR_MASK, MASK(0,32)},
	{"DMA_DADDR_DADDR_SHIFT", DMA_DADDR_DADDR_SHIFT, SHIFT(0)},
	{"DMA_DADDR_DADDR_VALUE", DMA_DADDR_DADDR(1), SHIFT_VALUE(0)},
	{"DMA_DOFF_DOFF_MASK", DMA_DOFF_DOFF_MASK, MASK(0,16)},
	{"DMA_DOFF_DOFF_SHIFT", DMA_DOFF_DOFF_SHIFT, SHIFT(0)},
	{"DMA_DOFF_DOFF_VALUE", DMA_DOFF_DOFF(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_CITER_MASK", DMA_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{"DMA_CITER_ELINKYES_CITER_SHIFT", DMA_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKYES_CITER_VALUE", DMA_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_ELINK_MASK", DMA_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKYES_ELINK_SHIFT", DMA_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_ELINK_MASK", DMA_CITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKNO_ELINK_SHIFT", DMA_CITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_CITER_MASK", DMA_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{"DMA_CITER_ELINKNO_CITER_SHIFT", DMA_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKNO_CITER_VALUE", DMA_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)},
	{"DMA_DLAST_SGA_DLASTSGA_MASK", DMA_DLAST_SGA_DLASTSGA_MASK, MASK(0,32)},
	{"DMA_DLAST_SGA_DLASTSGA_SHIFT", DMA_DLAST_SGA_DLASTSGA_SHIFT, SHIFT(0)},
	{"DMA_DLAST_SGA_DLASTSGA_VALUE", DMA_DLAST_SGA_DLASTSGA(1), SHIFT_VALUE(0)},
	{"DMA_CSR_START_MASK", DMA_CSR_START_MASK, MASK(0,1)},
	{"DMA_CSR_START_SHIFT", DMA_CSR_START_SHIFT, SHIFT(0)},
	{"DMA_CSR_INTHALF_MASK", DMA_CSR_INTHALF_MASK, MASK(2,1)},
	{"DMA_CSR_INTHALF_SHIFT", DMA_CSR_INTHALF_SHIFT, SHIFT(2)},
	{"DMA_CSR_DREQ_MASK", DMA_CSR_DREQ_MASK, MASK(3,1)},
	{"DMA_CSR_DREQ_SHIFT", DMA_CSR_DREQ_SHIFT, SHIFT(3)},
	{"DMA_CSR_ESG_MASK", DMA_CSR_ESG_MASK, MASK(4,1)},
	{"DMA_CSR_ESG_SHIFT", DMA_CSR_ESG_SHIFT, SHIFT(4)},
	{"DMA_CSR_MAJORELINK_MASK", DMA_CSR_MAJORELINK_MASK, MASK(5,1)},
	{"DMA_CSR_MAJORELINK_SHIFT", DMA_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{"DMA_CSR_ACTIVE_MASK", DMA_CSR_ACTIVE_MASK, MASK(6,1)},
	{"DMA_CSR_ACTIVE_SHIFT", DMA_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{"DMA_CSR_DONE_MASK", DMA_CSR_DONE_MASK, MASK(7,1)},
	{"DMA_CSR_DONE_SHIFT", DMA_CSR_DONE_SHIFT, SHIFT(7)},
	{"DMA_CSR_BWC_MASK", DMA_CSR_BWC_MASK, MASK(14,2)},
	{"DMA_CSR_BWC_SHIFT", DMA_CSR_BWC_SHIFT, SHIFT(14)},
	{"DMA_CSR_BWC_VALUE", DMA_CSR_BWC(1), SHIFT_VALUE(14)},
	{"DMA_BITER_ELINKYES_BITER_MASK", DMA_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{"DMA_BITER_ELINKYES_BITER_SHIFT", DMA_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKYES_BITER_VALUE", DMA_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)},
	{"DMA_BITER_ELINKYES_ELINK_MASK", DMA_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKYES_ELINK_SHIFT", DMA_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_ELINK_MASK", DMA_BITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKNO_ELINK_SHIFT", DMA_BITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_BITER_MASK", DMA_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{"DMA_BITER_ELINKNO_BITER_SHIFT", DMA_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKNO_BITER_VALUE", DMA_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)},
	{"DMA_ES_ERRCHN_MASK", DMA_ES_ERRCHN_MASK, MASK(8,2)},
	{"DMA_ES_ERRCHN_SHIFT", DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{"DMA_ES_ERRCHN_VALUE", DMA_ES_ERRCHN(1), SHIFT_VALUE(8)},
	{"DMA_CEEI_CEEI_MASK", DMA_CEEI_CEEI_MASK, MASK(0,2)},
	{"DMA_CEEI_CEEI_SHIFT", DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{"DMA_CEEI_CEEI_VALUE", DMA_CEEI_CEEI(1), SHIFT_VALUE(0)},
	{"DMA_SEEI_SEEI_MASK", DMA_SEEI_SEEI_MASK, MASK(0,2)},
	{"DMA_SEEI_SEEI_SHIFT", DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{"DMA_SEEI_SEEI_VALUE", DMA_SEEI_SEEI(1), SHIFT_VALUE(0)},
	{"DMA_CERQ_CERQ_MASK", DMA_CERQ_CERQ_MASK, MASK(0,2)},
	{"DMA_CERQ_CERQ_SHIFT", DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{"DMA_CERQ_CERQ_VALUE", DMA_CERQ_CERQ(1), SHIFT_VALUE(0)},
	{"DMA_SERQ_SERQ_MASK", DMA_SERQ_SERQ_MASK, MASK(0,2)},
	{"DMA_SERQ_SERQ_SHIFT", DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{"DMA_SERQ_SERQ_VALUE", DMA_SERQ_SERQ(1), SHIFT_VALUE(0)},
	{"DMA_CDNE_CDNE_MASK", DMA_CDNE_CDNE_MASK, MASK(0,2)},
	{"DMA_CDNE_CDNE_SHIFT", DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{"DMA_CDNE_CDNE_VALUE", DMA_CDNE_CDNE(1), SHIFT_VALUE(0)},
	{"DMA_SSRT_SSRT_MASK", DMA_SSRT_SSRT_MASK, MASK(0,2)},
	{"DMA_SSRT_SSRT_SHIFT", DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{"DMA_SSRT_SSRT_VALUE", DMA_SSRT_SSRT(1), SHIFT_VALUE(0)},
	{"DMA_CERR_CERR_MASK", DMA_CERR_CERR_MASK, MASK(0,2)},
	{"DMA_CERR_CERR_SHIFT", DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{"DMA_CERR_CERR_VALUE", DMA_CERR_CERR(1), SHIFT_VALUE(0)},
	{"DMA_CINT_CINT_MASK", DMA_CINT_CINT_MASK, MASK(0,2)},
	{"DMA_CINT_CINT_SHIFT", DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{"DMA_CINT_CINT_VALUE", DMA_CINT_CINT(1), SHIFT_VALUE(0)},
	{"DMA_EARS_EDREQ_0_MASK", DMA_EARS_EDREQ_0_MASK, MASK(0,1)},
	{"DMA_EARS_EDREQ_0_SHIFT", DMA_EARS_EDREQ_0_SHIFT, SHIFT(0)},
	{"DMA_EARS_EDREQ_1_MASK", DMA_EARS_EDREQ_1_MASK, MASK(1,1)},
	{"DMA_EARS_EDREQ_1_SHIFT", DMA_EARS_EDREQ_1_SHIFT, SHIFT(1)},
	{"DMA_EARS_EDREQ_2_MASK", DMA_EARS_EDREQ_2_MASK, MASK(2,1)},
	{"DMA_EARS_EDREQ_2_SHIFT", DMA_EARS_EDREQ_2_SHIFT, SHIFT(2)},
	{"DMA_EARS_EDREQ_3_MASK", DMA_EARS_EDREQ_3_MASK, MASK(3,1)},
	{"DMA_EARS_EDREQ_3_SHIFT", DMA_EARS_EDREQ_3_SHIFT, SHIFT(3)},
	{"DMA_DCHPRI3_CHPRI_MASK", DMA_DCHPRI3_CHPRI_MASK, MASK(0,2)},
	{"DMA_DCHPRI3_CHPRI_SHIFT", DMA_DCHPRI3_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI3_CHPRI_VALUE", DMA_DCHPRI3_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI2_CHPRI_MASK", DMA_DCHPRI2_CHPRI_MASK, MASK(0,2)},
	{"DMA_DCHPRI2_CHPRI_SHIFT", DMA_DCHPRI2_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI2_CHPRI_VALUE", DMA_DCHPRI2_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI1_CHPRI_MASK", DMA_DCHPRI1_CHPRI_MASK, MASK(0,2)},
	{"DMA_DCHPRI1_CHPRI_SHIFT", DMA_DCHPRI1_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI1_CHPRI_VALUE", DMA_DCHPRI1_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI0_CHPRI_MASK", DMA_DCHPRI0_CHPRI_MASK, MASK(0,2)},
	{"DMA_DCHPRI0_CHPRI_SHIFT", DMA_DCHPRI0_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI0_CHPRI_VALUE", DMA_DCHPRI0_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI3_DPA_MASK", DMA_DCHPRI3_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI3_DPA_SHIFT", DMA_DCHPRI3_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI2_DPA_MASK", DMA_DCHPRI2_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI2_DPA_SHIFT", DMA_DCHPRI2_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI1_DPA_MASK", DMA_DCHPRI1_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI1_DPA_SHIFT", DMA_DCHPRI1_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI0_DPA_MASK", DMA_DCHPRI0_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI0_DPA_SHIFT", DMA_DCHPRI0_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI3_ECP_MASK", DMA_DCHPRI3_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI3_ECP_SHIFT", DMA_DCHPRI3_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI2_ECP_MASK", DMA_DCHPRI2_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI2_ECP_SHIFT", DMA_DCHPRI2_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI1_ECP_MASK", DMA_DCHPRI1_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI1_ECP_SHIFT", DMA_DCHPRI1_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI0_ECP_MASK", DMA_DCHPRI0_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI0_ECP_SHIFT", DMA_DCHPRI0_ECP_SHIFT, SHIFT(7)},
	{"DMA_ATTR_SMOD_MASK", DMA_ATTR_SMOD_MASK, MASK(11,5)},
	{"DMA_ATTR_SMOD_SHIFT", DMA_ATTR_SMOD_SHIFT, SHIFT(11)},
	{"DMA_ATTR_SMOD_VALUE", DMA_ATTR_SMOD(1), SHIFT_VALUE(11)},
	{"DMA_CITER_ELINKYES_LINKCH_MASK", DMA_CITER_ELINKYES_LINKCH_MASK, MASK(9,2)},
	{"DMA_CITER_ELINKYES_LINKCH_SHIFT", DMA_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_CITER_ELINKYES_LINKCH_VALUE", DMA_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_BITER_ELINKYES_LINKCH_MASK", DMA_BITER_ELINKYES_LINKCH_MASK, MASK(9,2)},
	{"DMA_BITER_ELINKYES_LINKCH_SHIFT", DMA_BITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_BITER_ELINKYES_LINKCH_VALUE", DMA_BITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_CSR_INTMAJOR_MASK", DMA_CSR_INTMAJOR_MASK, MASK(1,1)},
	{"DMA_CSR_INTMAJOR_SHIFT", DMA_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{"DMA_CSR_MAJORLINKCH_MASK", DMA_CSR_MAJORLINKCH_MASK, MASK(8,2)},
	{"DMA_CSR_MAJORLINKCH_SHIFT", DMA_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{"DMA_CSR_MAJORLINKCH_VALUE", DMA_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"DMAMUX_CHCFG_SOURCE_MASK", DMAMUX_CHCFG_SOURCE_MASK, MASK(0,6)},
	{"DMAMUX_CHCFG_SOURCE_SHIFT", DMAMUX_CHCFG_SOURCE_SHIFT, SHIFT(0)},
	{"DMAMUX_CHCFG_SOURCE_VALUE", DMAMUX_CHCFG_SOURCE(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_ENBL_MASK", DMAMUX_CHCFG_ENBL_MASK, MASK(7,1)},
	{"DMAMUX_CHCFG_ENBL_SHIFT", DMAMUX_CHCFG_ENBL_SHIFT, SHIFT(7)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_STOPCTRL_VLLSM_MASK", SMC_STOPCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_STOPCTRL_VLLSM_SHIFT", SMC_STOPCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_STOPCTRL_VLLSM_VALUE", SMC_STOPCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_STOPCTRL_LPOPO_MASK", SMC_STOPCTRL_LPOPO_MASK, MASK(3,1)},
	{"SMC_STOPCTRL_LPOPO_SHIFT", SMC_STOPCTRL_LPOPO_SHIFT, SHIFT(3)},
	{"SMC_STOPCTRL_PORPO_MASK", SMC_STOPCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_STOPCTRL_PORPO_SHIFT", SMC_STOPCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_STOPCTRL_PSTOPO_MASK", SMC_STOPCTRL_PSTOPO_MASK, MASK(6,2)},
	{"SMC_STOPCTRL_PSTOPO_SHIFT", SMC_STOPCTRL_PSTOPO_SHIFT, SHIFT(6)},
	{"SMC_STOPCTRL_PSTOPO_VALUE", SMC_STOPCTRL_PSTOPO(1), SHIFT_VALUE(6)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,8)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"SPI_MCR_HALT_MASK", SPI_MCR_HALT_MASK, MASK(0,1)},
	{"SPI_MCR_HALT_SHIFT", SPI_MCR_HALT_SHIFT, SHIFT(0)},
	{"SPI_MCR_SMPL_PT_MASK", SPI_MCR_SMPL_PT_MASK, MASK(8,2)},
	{"SPI_MCR_SMPL_PT_SHIFT", SPI_MCR_SMPL_PT_SHIFT, SHIFT(8)},
	{"SPI_MCR_SMPL_PT_VALUE", SPI_MCR_SMPL_PT(1), SHIFT_VALUE(8)},
	{"SPI_MCR_CLR_RXF_MASK", SPI_MCR_CLR_RXF_MASK, MASK(10,1)},
	{"SPI_MCR_CLR_RXF_SHIFT", SPI_MCR_CLR_RXF_SHIFT, SHIFT(10)},
	{"SPI_MCR_CLR_TXF_MASK", SPI_MCR_CLR_TXF_MASK, MASK(11,1)},
	{"SPI_MCR_CLR_TXF_SHIFT", SPI_MCR_CLR_TXF_SHIFT, SHIFT(11)},
	{"SPI_MCR_DIS_RXF_MASK", SPI_MCR_DIS_RXF_MASK, MASK(12,1)},
	{"SPI_MCR_DIS_RXF_SHIFT", SPI_MCR_DIS_RXF_SHIFT, SHIFT(12)},
	{"SPI_MCR_DIS_TXF_MASK", SPI_MCR_DIS_TXF_MASK, MASK(13,1)},
	{"SPI_MCR_DIS_TXF_SHIFT", SPI_MCR_DIS_TXF_SHIFT, SHIFT(13)},
	{"SPI_MCR_MDIS_MASK", SPI_MCR_MDIS_MASK, MASK(14,1)},
	{"SPI_MCR_MDIS_SHIFT", SPI_MCR_MDIS_SHIFT, SHIFT(14)},
	{"SPI_MCR_DOZE_MASK", SPI_MCR_DOZE_MASK, MASK(15,1)},
	{"SPI_MCR_DOZE_SHIFT", SPI_MCR_DOZE_SHIFT, SHIFT(15)},
	{"SPI_MCR_ROOE_MASK", SPI_MCR_ROOE_MASK, MASK(24,1)},
	{"SPI_MCR_ROOE_SHIFT", SPI_MCR_ROOE_SHIFT, SHIFT(24)},
	{"SPI_MCR_MTFE_MASK", SPI_MCR_MTFE_MASK, MASK(26,1)},
	{"SPI_MCR_MTFE_SHIFT", SPI_MCR_MTFE_SHIFT, SHIFT(26)},
	{"SPI_MCR_FRZ_MASK", SPI_MCR_FRZ_MASK, MASK(27,1)},
	{"SPI_MCR_FRZ_SHIFT", SPI_MCR_FRZ_SHIFT, SHIFT(27)},
	{"SPI_MCR_DCONF_MASK", SPI_MCR_DCONF_MASK, MASK(28,2)},
	{"SPI_MCR_DCONF_SHIFT", SPI_MCR_DCONF_SHIFT, SHIFT(28)},
	{"SPI_MCR_DCONF_VALUE", SPI_MCR_DCONF(1), SHIFT_VALUE(28)},
	{"SPI_MCR_CONT_SCKE_MASK", SPI_MCR_CONT_SCKE_MASK, MASK(30,1)},
	{"SPI_MCR_CONT_SCKE_SHIFT", SPI_MCR_CONT_SCKE_SHIFT, SHIFT(30)},
	{"SPI_MCR_MSTR_MASK", SPI_MCR_MSTR_MASK, MASK(31,1)},
	{"SPI_MCR_MSTR_SHIFT", SPI_MCR_MSTR_SHIFT, SHIFT(31)},
	{"SPI_TCR_SPI_TCNT_MASK", SPI_TCR_SPI_TCNT_MASK, MASK(16,16)},
	{"SPI_TCR_SPI_TCNT_SHIFT", SPI_TCR_SPI_TCNT_SHIFT, SHIFT(16)},
	{"SPI_TCR_SPI_TCNT_VALUE", SPI_TCR_SPI_TCNT(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_CPHA_MASK", SPI_CTAR_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_CPHA_SHIFT", SPI_CTAR_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_SLAVE_CPHA_MASK", SPI_CTAR_SLAVE_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_SLAVE_CPHA_SHIFT", SPI_CTAR_SLAVE_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_CPOL_MASK", SPI_CTAR_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_CPOL_SHIFT", SPI_CTAR_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_CPOL_MASK", SPI_CTAR_SLAVE_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_SLAVE_CPOL_SHIFT", SPI_CTAR_SLAVE_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_FMSZ_MASK", SPI_CTAR_SLAVE_FMSZ_MASK, MASK(27,5)},
	{"SPI_CTAR_SLAVE_FMSZ_SHIFT", SPI_CTAR_SLAVE_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_SLAVE_FMSZ_VALUE", SPI_CTAR_SLAVE_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_BR_MASK", SPI_CTAR_BR_MASK, MASK(0,4)},
	{"SPI_CTAR_BR_SHIFT", SPI_CTAR_BR_SHIFT, SHIFT(0)},
	{"SPI_CTAR_BR_VALUE", SPI_CTAR_BR(1), SHIFT_VALUE(0)},
	{"SPI_CTAR_DT_MASK", SPI_CTAR_DT_MASK, MASK(4,4)},
	{"SPI_CTAR_DT_SHIFT", SPI_CTAR_DT_SHIFT, SHIFT(4)},
	{"SPI_CTAR_DT_VALUE", SPI_CTAR_DT(1), SHIFT_VALUE(4)},
	{"SPI_CTAR_ASC_MASK", SPI_CTAR_ASC_MASK, MASK(8,4)},
	{"SPI_CTAR_ASC_SHIFT", SPI_CTAR_ASC_SHIFT, SHIFT(8)},
	{"SPI_CTAR_ASC_VALUE", SPI_CTAR_ASC(1), SHIFT_VALUE(8)},
	{"SPI_CTAR_CSSCK_MASK", SPI_CTAR_CSSCK_MASK, MASK(12,4)},
	{"SPI_CTAR_CSSCK_SHIFT", SPI_CTAR_CSSCK_SHIFT, SHIFT(12)},
	{"SPI_CTAR_CSSCK_VALUE", SPI_CTAR_CSSCK(1), SHIFT_VALUE(12)},
	{"SPI_CTAR_PBR_MASK", SPI_CTAR_PBR_MASK, MASK(16,2)},
	{"SPI_CTAR_PBR_SHIFT", SPI_CTAR_PBR_SHIFT, SHIFT(16)},
	{"SPI_CTAR_PBR_VALUE", SPI_CTAR_PBR(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_PDT_MASK", SPI_CTAR_PDT_MASK, MASK(18,2)},
	{"SPI_CTAR_PDT_SHIFT", SPI_CTAR_PDT_SHIFT, SHIFT(18)},
	{"SPI_CTAR_PDT_VALUE", SPI_CTAR_PDT(1), SHIFT_VALUE(18)},
	{"SPI_CTAR_PASC_MASK", SPI_CTAR_PASC_MASK, MASK(20,2)},
	{"SPI_CTAR_PASC_SHIFT", SPI_CTAR_PASC_SHIFT, SHIFT(20)},
	{"SPI_CTAR_PASC_VALUE", SPI_CTAR_PASC(1), SHIFT_VALUE(20)},
	{"SPI_CTAR_PCSSCK_MASK", SPI_CTAR_PCSSCK_MASK, MASK(22,2)},
	{"SPI_CTAR_PCSSCK_SHIFT", SPI_CTAR_PCSSCK_SHIFT, SHIFT(22)},
	{"SPI_CTAR_PCSSCK_VALUE", SPI_CTAR_PCSSCK(1), SHIFT_VALUE(22)},
	{"SPI_CTAR_LSBFE_MASK", SPI_CTAR_LSBFE_MASK, MASK(24,1)},
	{"SPI_CTAR_LSBFE_SHIFT", SPI_CTAR_LSBFE_SHIFT, SHIFT(24)},
	{"SPI_CTAR_FMSZ_MASK", SPI_CTAR_FMSZ_MASK, MASK(27,4)},
	{"SPI_CTAR_FMSZ_SHIFT", SPI_CTAR_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_FMSZ_VALUE", SPI_CTAR_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_DBR_MASK", SPI_CTAR_DBR_MASK, MASK(31,1)},
	{"SPI_CTAR_DBR_SHIFT", SPI_CTAR_DBR_SHIFT, SHIFT(31)},
	{"SPI_SR_POPNXTPTR_MASK", SPI_SR_POPNXTPTR_MASK, MASK(0,4)},
	{"SPI_SR_POPNXTPTR_SHIFT", SPI_SR_POPNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SR_POPNXTPTR_VALUE", SPI_SR_POPNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SR_RXCTR_MASK", SPI_SR_RXCTR_MASK, MASK(4,4)},
	{"SPI_SR_RXCTR_SHIFT", SPI_SR_RXCTR_SHIFT, SHIFT(4)},
	{"SPI_SR_RXCTR_VALUE", SPI_SR_RXCTR(1), SHIFT_VALUE(4)},
	{"SPI_SR_TXNXTPTR_MASK", SPI_SR_TXNXTPTR_MASK, MASK(8,4)},
	{"SPI_SR_TXNXTPTR_SHIFT", SPI_SR_TXNXTPTR_SHIFT, SHIFT(8)},
	{"SPI_SR_TXNXTPTR_VALUE", SPI_SR_TXNXTPTR(1), SHIFT_VALUE(8)},
	{"SPI_SR_TXCTR_MASK", SPI_SR_TXCTR_MASK, MASK(12,4)},
	{"SPI_SR_TXCTR_SHIFT", SPI_SR_TXCTR_SHIFT, SHIFT(12)},
	{"SPI_SR_TXCTR_VALUE", SPI_SR_TXCTR(1), SHIFT_VALUE(12)},
	{"SPI_SR_RFDF_MASK", SPI_SR_RFDF_MASK, MASK(17,1)},
	{"SPI_SR_RFDF_SHIFT", SPI_SR_RFDF_SHIFT, SHIFT(17)},
	{"SPI_SR_RFOF_MASK", SPI_SR_RFOF_MASK, MASK(19,1)},
	{"SPI_SR_RFOF_SHIFT", SPI_SR_RFOF_SHIFT, SHIFT(19)},
	{"SPI_SR_TFFF_MASK", SPI_SR_TFFF_MASK, MASK(25,1)},
	{"SPI_SR_TFFF_SHIFT", SPI_SR_TFFF_SHIFT, SHIFT(25)},
	{"SPI_SR_TFUF_MASK", SPI_SR_TFUF_MASK, MASK(27,1)},
	{"SPI_SR_TFUF_SHIFT", SPI_SR_TFUF_SHIFT, SHIFT(27)},
	{"SPI_SR_EOQF_MASK", SPI_SR_EOQF_MASK, MASK(28,1)},
	{"SPI_SR_EOQF_SHIFT", SPI_SR_EOQF_SHIFT, SHIFT(28)},
	{"SPI_SR_TXRXS_MASK", SPI_SR_TXRXS_MASK, MASK(30,1)},
	{"SPI_SR_TXRXS_SHIFT", SPI_SR_TXRXS_SHIFT, SHIFT(30)},
	{"SPI_SR_TCF_MASK", SPI_SR_TCF_MASK, MASK(31,1)},
	{"SPI_SR_TCF_SHIFT", SPI_SR_TCF_SHIFT, SHIFT(31)},
	{"SPI_RSER_RFDF_DIRS_MASK", SPI_RSER_RFDF_DIRS_MASK, MASK(16,1)},
	{"SPI_RSER_RFDF_DIRS_SHIFT", SPI_RSER_RFDF_DIRS_SHIFT, SHIFT(16)},
	{"SPI_RSER_RFDF_RE_MASK", SPI_RSER_RFDF_RE_MASK, MASK(17,1)},
	{"SPI_RSER_RFDF_RE_SHIFT", SPI_RSER_RFDF_RE_SHIFT, SHIFT(17)},
	{"SPI_RSER_RFOF_RE_MASK", SPI_RSER_RFOF_RE_MASK, MASK(19,1)},
	{"SPI_RSER_RFOF_RE_SHIFT", SPI_RSER_RFOF_RE_SHIFT, SHIFT(19)},
	{"SPI_RSER_TFFF_DIRS_MASK", SPI_RSER_TFFF_DIRS_MASK, MASK(24,1)},
	{"SPI_RSER_TFFF_DIRS_SHIFT", SPI_RSER_TFFF_DIRS_SHIFT, SHIFT(24)},
	{"SPI_RSER_TFFF_RE_MASK", SPI_RSER_TFFF_RE_MASK, MASK(25,1)},
	{"SPI_RSER_TFFF_RE_SHIFT", SPI_RSER_TFFF_RE_SHIFT, SHIFT(25)},
	{"SPI_RSER_TFUF_RE_MASK", SPI_RSER_TFUF_RE_MASK, MASK(27,1)},
	{"SPI_RSER_TFUF_RE_SHIFT", SPI_RSER_TFUF_RE_SHIFT, SHIFT(27)},
	{"SPI_RSER_EOQF_RE_MASK", SPI_RSER_EOQF_RE_MASK, MASK(28,1)},
	{"SPI_RSER_EOQF_RE_SHIFT", SPI_RSER_EOQF_RE_SHIFT, SHIFT(28)},
	{"SPI_RSER_TCF_RE_MASK", SPI_RSER_TCF_RE_MASK, MASK(31,1)},
	{"SPI_RSER_TCF_RE_SHIFT", SPI_RSER_TCF_RE_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_SLAVE_TXDATA_MASK", SPI_PUSHR_SLAVE_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_SLAVE_TXDATA_SHIFT", SPI_PUSHR_SLAVE_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_SLAVE_TXDATA_VALUE", SPI_PUSHR_SLAVE_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_TXDATA_MASK", SPI_PUSHR_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_TXDATA_SHIFT", SPI_PUSHR_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_TXDATA_VALUE", SPI_PUSHR_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_CTCNT_MASK", SPI_PUSHR_CTCNT_MASK, MASK(26,1)},
	{"SPI_PUSHR_CTCNT_SHIFT", SPI_PUSHR_CTCNT_SHIFT, SHIFT(26)},
	{"SPI_PUSHR_EOQ_MASK", SPI_PUSHR_EOQ_MASK, MASK(27,1)},
	{"SPI_PUSHR_EOQ_SHIFT", SPI_PUSHR_EOQ_SHIFT, SHIFT(27)},
	{"SPI_PUSHR_CTAS_MASK", SPI_PUSHR_CTAS_MASK, MASK(28,3)},
	{"SPI_PUSHR_CTAS_SHIFT", SPI_PUSHR_CTAS_SHIFT, SHIFT(28)},
	{"SPI_PUSHR_CTAS_VALUE", SPI_PUSHR_CTAS(1), SHIFT_VALUE(28)},
	{"SPI_PUSHR_CONT_MASK", SPI_PUSHR_CONT_MASK, MASK(31,1)},
	{"SPI_PUSHR_CONT_SHIFT", SPI_PUSHR_CONT_SHIFT, SHIFT(31)},
	{"SPI_POPR_RXDATA_MASK", SPI_POPR_RXDATA_MASK, MASK(0,32)},
	{"SPI_POPR_RXDATA_SHIFT", SPI_POPR_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_POPR_RXDATA_VALUE", SPI_POPR_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXDATA_MASK", SPI_TXFR0_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR0_TXDATA_SHIFT", SPI_TXFR0_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR0_TXDATA_VALUE", SPI_TXFR0_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR1_TXDATA_MASK", SPI_TXFR1_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR1_TXDATA_SHIFT", SPI_TXFR1_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR1_TXDATA_VALUE", SPI_TXFR1_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR2_TXDATA_MASK", SPI_TXFR2_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR2_TXDATA_SHIFT", SPI_TXFR2_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR2_TXDATA_VALUE", SPI_TXFR2_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR3_TXDATA_MASK", SPI_TXFR3_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR3_TXDATA_SHIFT", SPI_TXFR3_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR3_TXDATA_VALUE", SPI_TXFR3_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXCMD_TXDATA_MASK", SPI_TXFR0_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR0_TXCMD_TXDATA_SHIFT", SPI_TXFR0_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR0_TXCMD_TXDATA_VALUE", SPI_TXFR0_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_MASK", SPI_TXFR1_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR1_TXCMD_TXDATA_SHIFT", SPI_TXFR1_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_VALUE", SPI_TXFR1_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_MASK", SPI_TXFR2_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR2_TXCMD_TXDATA_SHIFT", SPI_TXFR2_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_VALUE", SPI_TXFR2_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_MASK", SPI_TXFR3_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR3_TXCMD_TXDATA_SHIFT", SPI_TXFR3_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_VALUE", SPI_TXFR3_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_RXFR0_RXDATA_MASK", SPI_RXFR0_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR0_RXDATA_SHIFT", SPI_RXFR0_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR0_RXDATA_VALUE", SPI_RXFR0_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR1_RXDATA_MASK", SPI_RXFR1_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR1_RXDATA_SHIFT", SPI_RXFR1_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR1_RXDATA_VALUE", SPI_RXFR1_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR2_RXDATA_MASK", SPI_RXFR2_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR2_RXDATA_SHIFT", SPI_RXFR2_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR2_RXDATA_VALUE", SPI_RXFR2_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR3_RXDATA_MASK", SPI_RXFR3_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR3_RXDATA_SHIFT", SPI_RXFR3_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR3_RXDATA_VALUE", SPI_RXFR3_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_MCR_PCSIS_MASK", SPI_MCR_PCSIS_MASK, MASK(16,5)},
	{"SPI_MCR_PCSIS_SHIFT", SPI_MCR_PCSIS_SHIFT, SHIFT(16)},
	{"SPI_MCR_PCSIS_VALUE", SPI_MCR_PCSIS(1), SHIFT_VALUE(16)},
	{"SPI_PUSHR_PCS_MASK", SPI_PUSHR_PCS_MASK, MASK(16,5)},
	{"SPI_PUSHR_PCS_SHIFT", SPI_PUSHR_PCS_SHIFT, SHIFT(16)},
	{"SPI_PUSHR_PCS_VALUE", SPI_PUSHR_PCS(1), SHIFT_VALUE(16)},
	{"SPI_SREX_CMDNXTPTR_MASK", SPI_SREX_CMDNXTPTR_MASK, MASK(0,4)},
	{"SPI_SREX_CMDNXTPTR_SHIFT", SPI_SREX_CMDNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SREX_CMDNXTPTR_VALUE", SPI_SREX_CMDNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SREX_CMDCTR_MASK", SPI_SREX_CMDCTR_MASK, MASK(4,5)},
	{"SPI_SREX_CMDCTR_SHIFT", SPI_SREX_CMDCTR_SHIFT, SHIFT(4)},
	{"SPI_SREX_CMDCTR_VALUE", SPI_SREX_CMDCTR(1), SHIFT_VALUE(4)},
	{"SPI_SREX_TXCTR4_MASK", SPI_SREX_TXCTR4_MASK, MASK(11,1)},
	{"SPI_SREX_TXCTR4_SHIFT", SPI_SREX_TXCTR4_SHIFT, SHIFT(11)},
	{"SPI_SREX_RXCTR4_MASK", SPI_SREX_RXCTR4_MASK, MASK(14,1)},
	{"SPI_SREX_RXCTR4_SHIFT", SPI_SREX_RXCTR4_SHIFT, SHIFT(14)},
	{"DAC_C0_DACEN_MASK", DAC_C0_DACEN_MASK, MASK(7,1)},
	{"DAC_C0_DACEN_SHIFT", DAC_C0_DACEN_SHIFT, SHIFT(7)},
	{"DAC_DATL_DATA0_MASK", DAC_DATL_DATA0_MASK, MASK(0,8)},
	{"DAC_DATL_DATA0_SHIFT", DAC_DATL_DATA0_SHIFT, SHIFT(0)},
	{"DAC_DATL_DATA0_VALUE", DAC_DATL_DATA0(1), SHIFT_VALUE(0)},
	{"DAC_DATH_DATA1_MASK", DAC_DATH_DATA1_MASK, MASK(0,4)},
	{"DAC_DATH_DATA1_SHIFT", DAC_DATH_DATA1_SHIFT, SHIFT(0)},
	{"DAC_DATH_DATA1_VALUE", DAC_DATH_DATA1(1), SHIFT_VALUE(0)},
	{"DAC_SR_DACBFRPBF_MASK", DAC_SR_DACBFRPBF_MASK, MASK(0,1)},
	{"DAC_SR_DACBFRPBF_SHIFT", DAC_SR_DACBFRPBF_SHIFT, SHIFT(0)},
	{"DAC_SR_DACBFRPTF_MASK", DAC_SR_DACBFRPTF_MASK, MASK(1,1)},
	{"DAC_SR_DACBFRPTF_SHIFT", DAC_SR_DACBFRPTF_SHIFT, SHIFT(1)},
	{"DAC_SR_DACBFWMF_MASK", DAC_SR_DACBFWMF_MASK, MASK(2,1)},
	{"DAC_SR_DACBFWMF_SHIFT", DAC_SR_DACBFWMF_SHIFT, SHIFT(2)},
	{"DAC_C0_DACBBIEN_MASK", DAC_C0_DACBBIEN_MASK, MASK(0,1)},
	{"DAC_C0_DACBBIEN_SHIFT", DAC_C0_DACBBIEN_SHIFT, SHIFT(0)},
	{"DAC_C0_DACBTIEN_MASK", DAC_C0_DACBTIEN_MASK, MASK(1,1)},
	{"DAC_C0_DACBTIEN_SHIFT", DAC_C0_DACBTIEN_SHIFT, SHIFT(1)},
	{"DAC_C0_DACBWIEN_MASK", DAC_C0_DACBWIEN_MASK, MASK(2,1)},
	{"DAC_C0_DACBWIEN_SHIFT", DAC_C0_DACBWIEN_SHIFT, SHIFT(2)},
	{"DAC_C0_LPEN_MASK", DAC_C0_LPEN_MASK, MASK(3,1)},
	{"DAC_C0_LPEN_SHIFT", DAC_C0_LPEN_SHIFT, SHIFT(3)},
	{"DAC_C0_DACSWTRG_MASK", DAC_C0_DACSWTRG_MASK, MASK(4,1)},
	{"DAC_C0_DACSWTRG_SHIFT", DAC_C0_DACSWTRG_SHIFT, SHIFT(4)},
	{"DAC_C0_DACTRGSEL_MASK", DAC_C0_DACTRGSEL_MASK, MASK(5,1)},
	{"DAC_C0_DACTRGSEL_SHIFT", DAC_C0_DACTRGSEL_SHIFT, SHIFT(5)},
	{"DAC_C0_DACRFS_MASK", DAC_C0_DACRFS_MASK, MASK(6,1)},
	{"DAC_C0_DACRFS_SHIFT", DAC_C0_DACRFS_SHIFT, SHIFT(6)},
	{"DAC_C1_DACBFEN_MASK", DAC_C1_DACBFEN_MASK, MASK(0,1)},
	{"DAC_C1_DACBFEN_SHIFT", DAC_C1_DACBFEN_SHIFT, SHIFT(0)},
	{"DAC_C1_DACBFMD_MASK", DAC_C1_DACBFMD_MASK, MASK(1,2)},
	{"DAC_C1_DACBFMD_SHIFT", DAC_C1_DACBFMD_SHIFT, SHIFT(1)},
	{"DAC_C1_DACBFMD_VALUE", DAC_C1_DACBFMD(1), SHIFT_VALUE(1)},
	{"DAC_C1_DACBFWM_MASK", DAC_C1_DACBFWM_MASK, MASK(3,2)},
	{"DAC_C1_DACBFWM_SHIFT", DAC_C1_DACBFWM_SHIFT, SHIFT(3)},
	{"DAC_C1_DACBFWM_VALUE", DAC_C1_DACBFWM(1), SHIFT_VALUE(3)},
	{"DAC_C1_DMAEN_MASK", DAC_C1_DMAEN_MASK, MASK(7,1)},
	{"DAC_C1_DMAEN_SHIFT", DAC_C1_DMAEN_SHIFT, SHIFT(7)},
	{"DAC_C2_DACBFUP_MASK", DAC_C2_DACBFUP_MASK, MASK(0,1)},
	{"DAC_C2_DACBFUP_SHIFT", DAC_C2_DACBFUP_SHIFT, SHIFT(0)},
	{"DAC_C2_DACBFRP_MASK", DAC_C2_DACBFRP_MASK, MASK(4,1)},
	{"DAC_C2_DACBFRP_SHIFT", DAC_C2_DACBFRP_SHIFT, SHIFT(4)},
	{"SIM_SOPT1_OSC32KSEL_MASK", SIM_SOPT1_OSC32KSEL_MASK, MASK(18,2)},
	{"SIM_SOPT1_OSC32KSEL_SHIFT", SIM_SOPT1_OSC32KSEL_SHIFT, SHIFT(18)},
	{"SIM_SOPT1_OSC32KSEL_VALUE", SIM_SOPT1_OSC32KSEL(1), SHIFT_VALUE(18)},
	{"SIM_SOPT2_CLKOUTSEL_MASK", SIM_SOPT2_CLKOUTSEL_MASK, MASK(5,3)},
	{"SIM_SOPT2_CLKOUTSEL_SHIFT", SIM_SOPT2_CLKOUTSEL_SHIFT, SHIFT(5)},
	{"SIM_SOPT2_CLKOUTSEL_VALUE", SIM_SOPT2_CLKOUTSEL(1), SHIFT_VALUE(5)},
	{"SIM_SOPT7_ADC0TRGSEL_MASK", SIM_SOPT7_ADC0TRGSEL_MASK, MASK(0,4)},
	{"SIM_SOPT7_ADC0TRGSEL_SHIFT", SIM_SOPT7_ADC0TRGSEL_SHIFT, SHIFT(0)},
	{"SIM_SOPT7_ADC0TRGSEL_VALUE", SIM_SOPT7_ADC0TRGSEL(1), SHIFT_VALUE(0)},
	{"SIM_SOPT7_ADC0ALTTRGEN_MASK", SIM_SOPT7_ADC0ALTTRGEN_MASK, MASK(7,1)},
	{"SIM_SOPT7_ADC0ALTTRGEN_SHIFT", SIM_SOPT7_ADC0ALTTRGEN_SHIFT, SHIFT(7)},
	{"SIM_SDID_PINID_MASK", SIM_SDID_PINID_MASK, MASK(0,4)},
	{"SIM_SDID_PINID_SHIFT", SIM_SDID_PINID_SHIFT, SHIFT(0)},
	{"SIM_SDID_PINID_VALUE", SIM_SDID_PINID(1), SHIFT_VALUE(0)},
	{"SIM_SDID_DIEID_MASK", SIM_SDID_DIEID_MASK, MASK(7,5)},
	{"SIM_SDID_DIEID_SHIFT", SIM_SDID_DIEID_SHIFT, SHIFT(7)},
	{"SIM_SDID_DIEID_VALUE", SIM_SDID_DIEID(1), SHIFT_VALUE(7)},
	{"SIM_SDID_REVID_MASK", SIM_SDID_REVID_MASK, MASK(12,4)},
	{"SIM_SDID_REVID_SHIFT", SIM_SDID_REVID_SHIFT, SHIFT(12)},
	{"SIM_SDID_REVID_VALUE", SIM_SDID_REVID(1), SHIFT_VALUE(12)},
	{"SIM_SDID_SRAMSIZE_MASK", SIM_SDID_SRAMSIZE_MASK, MASK(16,4)},
	{"SIM_SDID_SRAMSIZE_SHIFT", SIM_SDID_SRAMSIZE_SHIFT, SHIFT(16)},
	{"SIM_SDID_SRAMSIZE_VALUE", SIM_SDID_SRAMSIZE(1), SHIFT_VALUE(16)},
	{"SIM_SCGC4_I2C0_MASK", SIM_SCGC4_I2C0_MASK, MASK(6,1)},
	{"SIM_SCGC4_I2C0_SHIFT", SIM_SCGC4_I2C0_SHIFT, SHIFT(6)},
	{"SIM_SCGC5_PORTA_MASK", SIM_SCGC5_PORTA_MASK, MASK(9,1)},
	{"SIM_SCGC5_PORTA_SHIFT", SIM_SCGC5_PORTA_SHIFT, SHIFT(9)},
	{"SIM_SCGC5_PORTB_MASK", SIM_SCGC5_PORTB_MASK, MASK(10,1)},
	{"SIM_SCGC5_PORTB_SHIFT", SIM_SCGC5_PORTB_SHIFT, SHIFT(10)},
	{"SIM_SCGC5_PORTC_MASK", SIM_SCGC5_PORTC_MASK, MASK(11,1)},
	{"SIM_SCGC5_PORTC_SHIFT", SIM_SCGC5_PORTC_SHIFT, SHIFT(11)},
	{"SIM_SCGC5_PORTD_MASK", SIM_SCGC5_PORTD_MASK, MASK(12,1)},
	{"SIM_SCGC5_PORTD_SHIFT", SIM_SCGC5_PORTD_SHIFT, SHIFT(12)},
	{"SIM_SCGC5_PORTE_MASK", SIM_SCGC5_PORTE_MASK, MASK(13,1)},
	{"SIM_SCGC5_PORTE_SHIFT", SIM_SCGC5_PORTE_SHIFT, SHIFT(13)},
	{"SIM_SCGC6_FTF_MASK", SIM_SCGC6_FTF_MASK, MASK(0,1)},
	{"SIM_SCGC6_FTF_SHIFT", SIM_SCGC6_FTF_SHIFT, SHIFT(0)},
	{"SIM_SCGC6_DMAMUX_MASK", SIM_SCGC6_DMAMUX_MASK, MASK(1,1)},
	{"SIM_SCGC6_DMAMUX_SHIFT", SIM_SCGC6_DMAMUX_SHIFT, SHIFT(1)},
	{"SIM_SCGC6_CRC_MASK", SIM_SCGC6_CRC_MASK, MASK(18,1)},
	{"SIM_SCGC6_CRC_SHIFT", SIM_SCGC6_CRC_SHIFT, SHIFT(18)},
	{"SIM_SCGC6_ADC0_MASK", SIM_SCGC6_ADC0_MASK, MASK(27,1)},
	{"SIM_SCGC6_ADC0_SHIFT", SIM_SCGC6_ADC0_SHIFT, SHIFT(27)},
	{"SIM_SCGC7_DMA_MASK", SIM_SCGC7_DMA_MASK, MASK(8,1)},
	{"SIM_SCGC7_DMA_SHIFT", SIM_SCGC7_DMA_SHIFT, SHIFT(8)},
	{"SIM_CLKDIV1_OUTDIV4_MASK", SIM_CLKDIV1_OUTDIV4_MASK, MASK(16,3)},
	{"SIM_CLKDIV1_OUTDIV4_SHIFT", SIM_CLKDIV1_OUTDIV4_SHIFT, SHIFT(16)},
	{"SIM_CLKDIV1_OUTDIV4_VALUE", SIM_CLKDIV1_OUTDIV4(1), SHIFT_VALUE(16)},
	{"SIM_CLKDIV1_OUTDIV1_MASK", SIM_CLKDIV1_OUTDIV1_MASK, MASK(28,4)},
	{"SIM_CLKDIV1_OUTDIV1_SHIFT", SIM_CLKDIV1_OUTDIV1_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV1_OUTDIV1_VALUE", SIM_CLKDIV1_OUTDIV1(1), SHIFT_VALUE(28)},
	{"SIM_FCFG1_FLASHDIS_MASK", SIM_FCFG1_FLASHDIS_MASK, MASK(0,1)},
	{"SIM_FCFG1_FLASHDIS_SHIFT", SIM_FCFG1_FLASHDIS_SHIFT, SHIFT(0)},
	{"SIM_FCFG1_FLASHDOZE_MASK", SIM_FCFG1_FLASHDOZE_MASK, MASK(1,1)},
	{"SIM_FCFG1_FLASHDOZE_SHIFT", SIM_FCFG1_FLASHDOZE_SHIFT, SHIFT(1)},
	{"SIM_FCFG1_PFSIZE_MASK", SIM_FCFG1_PFSIZE_MASK, MASK(24,4)},
	{"SIM_FCFG1_PFSIZE_SHIFT", SIM_FCFG1_PFSIZE_SHIFT, SHIFT(24)},
	{"SIM_FCFG1_PFSIZE_VALUE", SIM_FCFG1_PFSIZE(1), SHIFT_VALUE(24)},
	{"SIM_UIDMH_UID_MASK", SIM_UIDMH_UID_MASK, MASK(0,16)},
	{"SIM_UIDMH_UID_SHIFT", SIM_UIDMH_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDMH_UID_VALUE", SIM_UIDMH_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDML_UID_MASK", SIM_UIDML_UID_MASK, MASK(0,32)},
	{"SIM_UIDML_UID_SHIFT", SIM_UIDML_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDML_UID_VALUE", SIM_UIDML_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDL_UID_MASK", SIM_UIDL_UID_MASK, MASK(0,32)},
	{"SIM_UIDL_UID_SHIFT", SIM_UIDL_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDL_UID_VALUE", SIM_UIDL_UID(1), SHIFT_VALUE(0)},
	{"SIM_SCGC4_UART0_MASK", SIM_SCGC4_UART0_MASK, MASK(10,1)},
	{"SIM_SCGC4_UART0_SHIFT", SIM_SCGC4_UART0_SHIFT, SHIFT(10)},
	{"SIM_SCGC4_UART1_MASK", SIM_SCGC4_UART1_MASK, MASK(11,1)},
	{"SIM_SCGC4_UART1_SHIFT", SIM_SCGC4_UART1_SHIFT, SHIFT(11)},
	{"SIM_FCFG2_MAXADDR_MASK", SIM_FCFG2_MAXADDR_MASK, MASK(24,7)},
	{"SIM_FCFG2_MAXADDR_SHIFT", SIM_FCFG2_MAXADDR_SHIFT, SHIFT(24)},
	{"SIM_FCFG2_MAXADDR_VALUE", SIM_FCFG2_MAXADDR(1), SHIFT_VALUE(24)},
	{"SIM_SOPT4_FTM0FLT0_MASK", SIM_SOPT4_FTM0FLT0_MASK, MASK(0,1)},
	{"SIM_SOPT4_FTM0FLT0_SHIFT", SIM_SOPT4_FTM0FLT0_SHIFT, SHIFT(0)},
	{"SIM_SOPT4_FTM0FLT1_MASK", SIM_SOPT4_FTM0FLT1_MASK, MASK(1,1)},
	{"SIM_SOPT4_FTM0FLT1_SHIFT", SIM_SOPT4_FTM0FLT1_SHIFT, SHIFT(1)},
	{"SIM_SOPT5_UART0TXSRC_MASK", SIM_SOPT5_UART0TXSRC_MASK, MASK(0,2)},
	{"SIM_SOPT5_UART0TXSRC_SHIFT", SIM_SOPT5_UART0TXSRC_SHIFT, SHIFT(0)},
	{"SIM_SOPT5_UART0TXSRC_VALUE", SIM_SOPT5_UART0TXSRC(1), SHIFT_VALUE(0)},
	{"SIM_SOPT5_UART0RXSRC_MASK", SIM_SOPT5_UART0RXSRC_MASK, MASK(2,2)},
	{"SIM_SOPT5_UART0RXSRC_SHIFT", SIM_SOPT5_UART0RXSRC_SHIFT, SHIFT(2)},
	{"SIM_SOPT5_UART0RXSRC_VALUE", SIM_SOPT5_UART0RXSRC(1), SHIFT_VALUE(2)},
	{"SIM_SOPT5_UART1TXSRC_MASK", SIM_SOPT5_UART1TXSRC_MASK, MASK(4,2)},
	{"SIM_SOPT5_UART1TXSRC_SHIFT", SIM_SOPT5_UART1TXSRC_SHIFT, SHIFT(4)},
	{"SIM_SOPT5_UART1TXSRC_VALUE", SIM_SOPT5_UART1TXSRC(1), SHIFT_VALUE(4)},
	{"SIM_SOPT5_UART1RXSRC_MASK", SIM_SOPT5_UART1RXSRC_MASK, MASK(6,2)},
	{"SIM_SOPT5_UART1RXSRC_SHIFT", SIM_SOPT5_UART1RXSRC_SHIFT, SHIFT(6)},
	{"SIM_SOPT5_UART1RXSRC_VALUE", SIM_SOPT5_UART1RXSRC(1), SHIFT_VALUE(6)},
	{"SIM_SOPT7_ADC1TRGSEL_MASK", SIM_SOPT7_ADC1TRGSEL_MASK, MASK(8,4)},
	{"SIM_SOPT7_ADC1TRGSEL_SHIFT", SIM_SOPT7_ADC1TRGSEL_SHIFT, SHIFT(8)},
	{"SIM_SOPT7_ADC1TRGSEL_VALUE", SIM_SOPT7_ADC1TRGSEL(1), SHIFT_VALUE(8)},
	{"SIM_SOPT7_ADC1PRETRGSEL_MASK", SIM_SOPT7_ADC1PRETRGSEL_MASK, MASK(12,1)},
	{"SIM_SOPT7_ADC1PRETRGSEL_SHIFT", SIM_SOPT7_ADC1PRETRGSEL_SHIFT, SHIFT(12)},
	{"SIM_SOPT7_ADC1ALTTRGEN_MASK", SIM_SOPT7_ADC1ALTTRGEN_MASK, MASK(15,1)},
	{"SIM_SOPT7_ADC1ALTTRGEN_SHIFT", SIM_SOPT7_ADC1ALTTRGEN_SHIFT, SHIFT(15)},
	{"SIM_SCGC4_EWM_MASK", SIM_SCGC4_EWM_MASK, MASK(1,1)},
	{"SIM_SCGC4_EWM_SHIFT", SIM_SCGC4_EWM_SHIFT, SHIFT(1)},
	{"SIM_SCGC4_CMP_MASK", SIM_SCGC4_CMP_MASK, MASK(19,1)},
	{"SIM_SCGC4_CMP_SHIFT", SIM_SCGC4_CMP_SHIFT, SHIFT(19)},
	{"SIM_SCGC6_SPI0_MASK", SIM_SCGC6_SPI0_MASK, MASK(12,1)},
	{"SIM_SCGC6_SPI0_SHIFT", SIM_SCGC6_SPI0_SHIFT, SHIFT(12)},
	{"SIM_SCGC6_PDB_MASK", SIM_SCGC6_PDB_MASK, MASK(22,1)},
	{"SIM_SCGC6_PDB_SHIFT", SIM_SCGC6_PDB_SHIFT, SHIFT(22)},
	{"SIM_SCGC6_FTM0_MASK", SIM_SCGC6_FTM0_MASK, MASK(24,1)},
	{"SIM_SCGC6_FTM0_SHIFT", SIM_SCGC6_FTM0_SHIFT, SHIFT(24)},
	{"SIM_SCGC6_FTM1_MASK", SIM_SCGC6_FTM1_MASK, MASK(25,1)},
	{"SIM_SCGC6_FTM1_SHIFT", SIM_SCGC6_FTM1_SHIFT, SHIFT(25)},
	{"SIM_SCGC6_FTM2_MASK", SIM_SCGC6_FTM2_MASK, MASK(26,1)},
	{"SIM_SCGC6_FTM2_SHIFT", SIM_SCGC6_FTM2_SHIFT, SHIFT(26)},
	{"SIM_SCGC6_DAC0_MASK", SIM_SCGC6_DAC0_MASK, MASK(31,1)},
	{"SIM_SCGC6_DAC0_SHIFT", SIM_SCGC6_DAC0_SHIFT, SHIFT(31)},
	{"SIM_SOPT2_FTMFFCLKSEL_MASK", SIM_SOPT2_FTMFFCLKSEL_MASK, MASK(24,2)},
	{"SIM_SOPT2_FTMFFCLKSEL_SHIFT", SIM_SOPT2_FTMFFCLKSEL_SHIFT, SHIFT(24)},
	{"SIM_SOPT2_FTMFFCLKSEL_VALUE", SIM_SOPT2_FTMFFCLKSEL(1), SHIFT_VALUE(24)},
	{"SIM_SOPT4_FTM1FLT0_MASK", SIM_SOPT4_FTM1FLT0_MASK, MASK(2,1)},
	{"SIM_SOPT4_FTM1FLT0_SHIFT", SIM_SOPT4_FTM1FLT0_SHIFT, SHIFT(2)},
	{"SIM_SOPT4_FTM2FLT0_MASK", SIM_SOPT4_FTM2FLT0_MASK, MASK(3,1)},
	{"SIM_SOPT4_FTM2FLT0_SHIFT", SIM_SOPT4_FTM2FLT0_SHIFT, SHIFT(3)},
	{"SIM_SOPT4_FTM0TRG0SRC_MASK", SIM_SOPT4_FTM0TRG0SRC_MASK, MASK(7,1)},
	{"SIM_SOPT4_FTM0TRG0SRC_SHIFT", SIM_SOPT4_FTM0TRG0SRC_SHIFT, SHIFT(7)},
	{"SIM_SOPT4_FTM0TRG1SRC_MASK", SIM_SOPT4_FTM0TRG1SRC_MASK, MASK(8,1)},
	{"SIM_SOPT4_FTM0TRG1SRC_SHIFT", SIM_SOPT4_FTM0TRG1SRC_SHIFT, SHIFT(8)},
	{"SIM_SOPT4_FTM0TRG2SRC_MASK", SIM_SOPT4_FTM0TRG2SRC_MASK, MASK(9,1)},
	{"SIM_SOPT4_FTM0TRG2SRC_SHIFT", SIM_SOPT4_FTM0TRG2SRC_SHIFT, SHIFT(9)},
	{"SIM_SOPT4_FTM1TRG0SRC_MASK", SIM_SOPT4_FTM1TRG0SRC_MASK, MASK(10,1)},
	{"SIM_SOPT4_FTM1TRG0SRC_SHIFT", SIM_SOPT4_FTM1TRG0SRC_SHIFT, SHIFT(10)},
	{"SIM_SOPT4_FTM1TRG1SRC_MASK", SIM_SOPT4_FTM1TRG1SRC_MASK, MASK(11,1)},
	{"SIM_SOPT4_FTM1TRG1SRC_SHIFT", SIM_SOPT4_FTM1TRG1SRC_SHIFT, SHIFT(11)},
	{"SIM_SOPT4_FTM1TRG2SRC_MASK", SIM_SOPT4_FTM1TRG2SRC_MASK, MASK(12,1)},
	{"SIM_SOPT4_FTM1TRG2SRC_SHIFT", SIM_SOPT4_FTM1TRG2SRC_SHIFT, SHIFT(12)},
	{"SIM_SOPT4_FTM2TRG0SRC_MASK", SIM_SOPT4_FTM2TRG0SRC_MASK, MASK(13,1)},
	{"SIM_SOPT4_FTM2TRG0SRC_SHIFT", SIM_SOPT4_FTM2TRG0SRC_SHIFT, SHIFT(13)},
	{"SIM_SOPT4_FTM2TRG1SRC_MASK", SIM_SOPT4_FTM2TRG1SRC_MASK, MASK(14,1)},
	{"SIM_SOPT4_FTM2TRG1SRC_SHIFT", SIM_SOPT4_FTM2TRG1SRC_SHIFT, SHIFT(14)},
	{"SIM_SOPT4_FTM2TRG2SRC_MASK", SIM_SOPT4_FTM2TRG2SRC_MASK, MASK(15,1)},
	{"SIM_SOPT4_FTM2TRG2SRC_SHIFT", SIM_SOPT4_FTM2TRG2SRC_SHIFT, SHIFT(15)},
	{"SIM_SOPT4_FTM1ICH0SRC_MASK", SIM_SOPT4_FTM1ICH0SRC_MASK, MASK(18,2)},
	{"SIM_SOPT4_FTM1ICH0SRC_SHIFT", SIM_SOPT4_FTM1ICH0SRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT4_FTM1ICH0SRC_VALUE", SIM_SOPT4_FTM1ICH0SRC(1), SHIFT_VALUE(18)},
	{"SIM_SOPT4_FTM2ICH0SRC_MASK", SIM_SOPT4_FTM2ICH0SRC_MASK, MASK(20,2)},
	{"SIM_SOPT4_FTM2ICH0SRC_SHIFT", SIM_SOPT4_FTM2ICH0SRC_SHIFT, SHIFT(20)},
	{"SIM_SOPT4_FTM2ICH0SRC_VALUE", SIM_SOPT4_FTM2ICH0SRC(1), SHIFT_VALUE(20)},
	{"SIM_SOPT4_FTM2ICH1SRC_MASK", SIM_SOPT4_FTM2ICH1SRC_MASK, MASK(22,1)},
	{"SIM_SOPT4_FTM2ICH1SRC_SHIFT", SIM_SOPT4_FTM2ICH1SRC_SHIFT, SHIFT(22)},
	{"SIM_SOPT4_FTM0CLKSEL_MASK", SIM_SOPT4_FTM0CLKSEL_MASK, MASK(24,2)},
	{"SIM_SOPT4_FTM0CLKSEL_SHIFT", SIM_SOPT4_FTM0CLKSEL_SHIFT, SHIFT(24)},
	{"SIM_SOPT4_FTM0CLKSEL_VALUE", SIM_SOPT4_FTM0CLKSEL(1), SHIFT_VALUE(24)},
	{"SIM_SOPT4_FTM1CLKSEL_MASK", SIM_SOPT4_FTM1CLKSEL_MASK, MASK(26,2)},
	{"SIM_SOPT4_FTM1CLKSEL_SHIFT", SIM_SOPT4_FTM1CLKSEL_SHIFT, SHIFT(26)},
	{"SIM_SOPT4_FTM1CLKSEL_VALUE", SIM_SOPT4_FTM1CLKSEL(1), SHIFT_VALUE(26)},
	{"SIM_SOPT4_FTM2CLKSEL_MASK", SIM_SOPT4_FTM2CLKSEL_MASK, MASK(28,2)},
	{"SIM_SOPT4_FTM2CLKSEL_SHIFT", SIM_SOPT4_FTM2CLKSEL_SHIFT, SHIFT(28)},
	{"SIM_SOPT4_FTM2CLKSEL_VALUE", SIM_SOPT4_FTM2CLKSEL(1), SHIFT_VALUE(28)},
	{"SIM_SOPT5_UART0ODE_MASK", SIM_SOPT5_UART0ODE_MASK, MASK(16,1)},
	{"SIM_SOPT5_UART0ODE_SHIFT", SIM_SOPT5_UART0ODE_SHIFT, SHIFT(16)},
	{"SIM_SOPT5_UART1ODE_MASK", SIM_SOPT5_UART1ODE_MASK, MASK(17,1)},
	{"SIM_SOPT5_UART1ODE_SHIFT", SIM_SOPT5_UART1ODE_SHIFT, SHIFT(17)},
	{"SIM_SOPT7_ADC0PRETRGSEL_MASK", SIM_SOPT7_ADC0PRETRGSEL_MASK, MASK(4,1)},
	{"SIM_SOPT7_ADC0PRETRGSEL_SHIFT", SIM_SOPT7_ADC0PRETRGSEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT7_ADC0ALTCLKSRC_MASK", SIM_SOPT7_ADC0ALTCLKSRC_MASK, MASK(24,2)},
	{"SIM_SOPT7_ADC0ALTCLKSRC_SHIFT", SIM_SOPT7_ADC0ALTCLKSRC_SHIFT, SHIFT(24)},
	{"SIM_SOPT7_ADC0ALTCLKSRC_VALUE", SIM_SOPT7_ADC0ALTCLKSRC(1), SHIFT_VALUE(24)},
	{"SIM_SOPT7_ADC1ALTCLKSRC_MASK", SIM_SOPT7_ADC1ALTCLKSRC_MASK, MASK(26,2)},
	{"SIM_SOPT7_ADC1ALTCLKSRC_SHIFT", SIM_SOPT7_ADC1ALTCLKSRC_SHIFT, SHIFT(26)},
	{"SIM_SOPT7_ADC1ALTCLKSRC_VALUE", SIM_SOPT7_ADC1ALTCLKSRC(1), SHIFT_VALUE(26)},
	{"SIM_SOPT8_FTM0SYNCBIT_MASK", SIM_SOPT8_FTM0SYNCBIT_MASK, MASK(0,1)},
	{"SIM_SOPT8_FTM0SYNCBIT_SHIFT", SIM_SOPT8_FTM0SYNCBIT_SHIFT, SHIFT(0)},
	{"SIM_SOPT8_FTM1SYNCBIT_MASK", SIM_SOPT8_FTM1SYNCBIT_MASK, MASK(1,1)},
	{"SIM_SOPT8_FTM1SYNCBIT_SHIFT", SIM_SOPT8_FTM1SYNCBIT_SHIFT, SHIFT(1)},
	{"SIM_SOPT8_FTM2SYNCBIT_MASK", SIM_SOPT8_FTM2SYNCBIT_MASK, MASK(2,1)},
	{"SIM_SOPT8_FTM2SYNCBIT_SHIFT", SIM_SOPT8_FTM2SYNCBIT_SHIFT, SHIFT(2)},
	{"SIM_SOPT8_CARRIER_SELECT_MASK", SIM_SOPT8_CARRIER_SELECT_MASK, MASK(8,1)},
	{"SIM_SOPT8_CARRIER_SELECT_SHIFT", SIM_SOPT8_CARRIER_SELECT_SHIFT, SHIFT(8)},
	{"SIM_SOPT8_FTM0OCH0SRC_MASK", SIM_SOPT8_FTM0OCH0SRC_MASK, MASK(16,1)},
	{"SIM_SOPT8_FTM0OCH0SRC_SHIFT", SIM_SOPT8_FTM0OCH0SRC_SHIFT, SHIFT(16)},
	{"SIM_SOPT8_FTM0OCH1SRC_MASK", SIM_SOPT8_FTM0OCH1SRC_MASK, MASK(17,1)},
	{"SIM_SOPT8_FTM0OCH1SRC_SHIFT", SIM_SOPT8_FTM0OCH1SRC_SHIFT, SHIFT(17)},
	{"SIM_SOPT8_FTM0OCH2SRC_MASK", SIM_SOPT8_FTM0OCH2SRC_MASK, MASK(18,1)},
	{"SIM_SOPT8_FTM0OCH2SRC_SHIFT", SIM_SOPT8_FTM0OCH2SRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT8_FTM0OCH3SRC_MASK", SIM_SOPT8_FTM0OCH3SRC_MASK, MASK(19,1)},
	{"SIM_SOPT8_FTM0OCH3SRC_SHIFT", SIM_SOPT8_FTM0OCH3SRC_SHIFT, SHIFT(19)},
	{"SIM_SOPT8_FTM0OCH4SRC_MASK", SIM_SOPT8_FTM0OCH4SRC_MASK, MASK(20,1)},
	{"SIM_SOPT8_FTM0OCH4SRC_SHIFT", SIM_SOPT8_FTM0OCH4SRC_SHIFT, SHIFT(20)},
	{"SIM_SOPT8_FTM0OCH5SRC_MASK", SIM_SOPT8_FTM0OCH5SRC_MASK, MASK(21,1)},
	{"SIM_SOPT8_FTM0OCH5SRC_SHIFT", SIM_SOPT8_FTM0OCH5SRC_SHIFT, SHIFT(21)},
	{"SIM_SOPT8_FTM2OCH0SRC_MASK", SIM_SOPT8_FTM2OCH0SRC_MASK, MASK(22,1)},
	{"SIM_SOPT8_FTM2OCH0SRC_SHIFT", SIM_SOPT8_FTM2OCH0SRC_SHIFT, SHIFT(22)},
	{"SIM_SOPT8_FTM2OCH1SRC_MASK", SIM_SOPT8_FTM2OCH1SRC_MASK, MASK(23,1)},
	{"SIM_SOPT8_FTM2OCH1SRC_SHIFT", SIM_SOPT8_FTM2OCH1SRC_SHIFT, SHIFT(23)},
	{"SIM_SDID_SERIERID_MASK", SIM_SDID_SERIERID_MASK, MASK(20,4)},
	{"SIM_SDID_SERIERID_SHIFT", SIM_SDID_SERIERID_SHIFT, SHIFT(20)},
	{"SIM_SDID_SERIERID_VALUE", SIM_SDID_SERIERID(1), SHIFT_VALUE(20)},
	{"SIM_SDID_SUBFAMID_MASK", SIM_SDID_SUBFAMID_MASK, MASK(24,4)},
	{"SIM_SDID_SUBFAMID_SHIFT", SIM_SDID_SUBFAMID_SHIFT, SHIFT(24)},
	{"SIM_SDID_SUBFAMID_VALUE", SIM_SDID_SUBFAMID(1), SHIFT_VALUE(24)},
	{"SIM_SDID_FAMID_MASK", SIM_SDID_FAMID_MASK, MASK(28,4)},
	{"SIM_SDID_FAMID_SHIFT", SIM_SDID_FAMID_SHIFT, SHIFT(28)},
	{"SIM_SDID_FAMID_VALUE", SIM_SDID_FAMID(1), SHIFT_VALUE(28)},
	{"SIM_SCGC5_LPTMR_MASK", SIM_SCGC5_LPTMR_MASK, MASK(0,1)},
	{"SIM_SCGC5_LPTMR_SHIFT", SIM_SCGC5_LPTMR_SHIFT, SHIFT(0)},
	{"SIM_SCGC6_ADC1_MASK", SIM_SCGC6_ADC1_MASK, MASK(28,1)},
	{"SIM_SCGC6_ADC1_SHIFT", SIM_SCGC6_ADC1_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV1_OUTDIV5_MASK", SIM_CLKDIV1_OUTDIV5_MASK, MASK(12,3)},
	{"SIM_CLKDIV1_OUTDIV5_SHIFT", SIM_CLKDIV1_OUTDIV5_SHIFT, SHIFT(12)},
	{"SIM_CLKDIV1_OUTDIV5_VALUE", SIM_CLKDIV1_OUTDIV5(1), SHIFT_VALUE(12)},
	{"SIM_CLKDIV1_OUTDIV5EN_MASK", SIM_CLKDIV1_OUTDIV5EN_MASK, MASK(15,1)},
	{"SIM_CLKDIV1_OUTDIV5EN_SHIFT", SIM_CLKDIV1_OUTDIV5EN_SHIFT, SHIFT(15)},
	{"SIM_WDOGCTRL_WDOGCLKS_MASK", SIM_WDOGCTRL_WDOGCLKS_MASK, MASK(1,1)},
	{"SIM_WDOGCTRL_WDOGCLKS_SHIFT", SIM_WDOGCTRL_WDOGCLKS_SHIFT, SHIFT(1)},
	{"EWM_CTRL_EWMEN_MASK", EWM_CTRL_EWMEN_MASK, MASK(0,1)},
	{"EWM_CTRL_EWMEN_SHIFT", EWM_CTRL_EWMEN_SHIFT, SHIFT(0)},
	{"EWM_CTRL_ASSIN_MASK", EWM_CTRL_ASSIN_MASK, MASK(1,1)},
	{"EWM_CTRL_ASSIN_SHIFT", EWM_CTRL_ASSIN_SHIFT, SHIFT(1)},
	{"EWM_CTRL_INEN_MASK", EWM_CTRL_INEN_MASK, MASK(2,1)},
	{"EWM_CTRL_INEN_SHIFT", EWM_CTRL_INEN_SHIFT, SHIFT(2)},
	{"EWM_CTRL_INTEN_MASK", EWM_CTRL_INTEN_MASK, MASK(3,1)},
	{"EWM_CTRL_INTEN_SHIFT", EWM_CTRL_INTEN_SHIFT, SHIFT(3)},
	{"EWM_SERV_SERVICE_MASK", EWM_SERV_SERVICE_MASK, MASK(0,8)},
	{"EWM_SERV_SERVICE_SHIFT", EWM_SERV_SERVICE_SHIFT, SHIFT(0)},
	{"EWM_SERV_SERVICE_VALUE", EWM_SERV_SERVICE(1), SHIFT_VALUE(0)},
	{"EWM_CMPL_COMPAREL_MASK", EWM_CMPL_COMPAREL_MASK, MASK(0,8)},
	{"EWM_CMPL_COMPAREL_SHIFT", EWM_CMPL_COMPAREL_SHIFT, SHIFT(0)},
	{"EWM_CMPL_COMPAREL_VALUE", EWM_CMPL_COMPAREL(1), SHIFT_VALUE(0)},
	{"EWM_CMPH_COMPAREH_MASK", EWM_CMPH_COMPAREH_MASK, MASK(0,8)},
	{"EWM_CMPH_COMPAREH_SHIFT", EWM_CMPH_COMPAREH_SHIFT, SHIFT(0)},
	{"EWM_CMPH_COMPAREH_VALUE", EWM_CMPH_COMPAREH(1), SHIFT_VALUE(0)},
	{"EWM_CLKCTRL_CLKSEL_MASK", EWM_CLKCTRL_CLKSEL_MASK, MASK(0,2)},
	{"EWM_CLKCTRL_CLKSEL_SHIFT", EWM_CLKCTRL_CLKSEL_SHIFT, SHIFT(0)},
	{"EWM_CLKCTRL_CLKSEL_VALUE", EWM_CLKCTRL_CLKSEL(1), SHIFT_VALUE(0)},
	{"EWM_CLKPRESCALER_CLK_DIV_MASK", EWM_CLKPRESCALER_CLK_DIV_MASK, MASK(0,8)},
	{"EWM_CLKPRESCALER_CLK_DIV_SHIFT", EWM_CLKPRESCALER_CLK_DIV_SHIFT, SHIFT(0)},
	{"EWM_CLKPRESCALER_CLK_DIV_VALUE", EWM_CLKPRESCALER_CLK_DIV(1), SHIFT_VALUE(0)},
	{"MCG_C1_IREFSTEN_MASK", MCG_C1_IREFSTEN_MASK, MASK(0,1)},
	{"MCG_C1_IREFSTEN_SHIFT", MCG_C1_IREFSTEN_SHIFT, SHIFT(0)},
	{"MCG_C1_IRCLKEN_MASK", MCG_C1_IRCLKEN_MASK, MASK(1,1)},
	{"MCG_C1_IRCLKEN_SHIFT", MCG_C1_IRCLKEN_SHIFT, SHIFT(1)},
	{"MCG_C1_IREFS_MASK", MCG_C1_IREFS_MASK, MASK(2,1)},
	{"MCG_C1_IREFS_SHIFT", MCG_C1_IREFS_SHIFT, SHIFT(2)},
	{"MCG_C1_CLKS_MASK", MCG_C1_CLKS_MASK, MASK(6,2)},
	{"MCG_C1_CLKS_SHIFT", MCG_C1_CLKS_SHIFT, SHIFT(6)},
	{"MCG_C1_CLKS_VALUE", MCG_C1_CLKS(1), SHIFT_VALUE(6)},
	{"MCG_C3_SCTRIM_MASK", MCG_C3_SCTRIM_MASK, MASK(0,8)},
	{"MCG_C3_SCTRIM_SHIFT", MCG_C3_SCTRIM_SHIFT, SHIFT(0)},
	{"MCG_C3_SCTRIM_VALUE", MCG_C3_SCTRIM(1), SHIFT_VALUE(0)},
	{"MCG_C4_SCFTRIM_MASK", MCG_C4_SCFTRIM_MASK, MASK(0,1)},
	{"MCG_C4_SCFTRIM_SHIFT", MCG_C4_SCFTRIM_SHIFT, SHIFT(0)},
	{"MCG_C6_CME_MASK", MCG_C6_CME_MASK, MASK(5,1)},
	{"MCG_C6_CME_SHIFT", MCG_C6_CME_SHIFT, SHIFT(5)},
	{"MCG_S_CLKST_MASK", MCG_S_CLKST_MASK, MASK(2,2)},
	{"MCG_S_CLKST_SHIFT", MCG_S_CLKST_SHIFT, SHIFT(2)},
	{"MCG_S_CLKST_VALUE", MCG_S_CLKST(1), SHIFT_VALUE(2)},
	{"MCG_S_IREFST_MASK", MCG_S_IREFST_MASK, MASK(4,1)},
	{"MCG_S_IREFST_SHIFT", MCG_S_IREFST_SHIFT, SHIFT(4)},
	{"MCG_C1_FRDIV_MASK", MCG_C1_FRDIV_MASK, MASK(3,3)},
	{"MCG_C1_FRDIV_SHIFT", MCG_C1_FRDIV_SHIFT, SHIFT(3)},
	{"MCG_C1_FRDIV_VALUE", MCG_C1_FRDIV(1), SHIFT_VALUE(3)},
	{"MCG_C2_IRCS_MASK", MCG_C2_IRCS_MASK, MASK(0,1)},
	{"MCG_C2_IRCS_SHIFT", MCG_C2_IRCS_SHIFT, SHIFT(0)},
	{"MCG_C2_LP_MASK", MCG_C2_LP_MASK, MASK(1,1)},
	{"MCG_C2_LP_SHIFT", MCG_C2_LP_SHIFT, SHIFT(1)},
	{"MCG_C2_LOCRE0_MASK", MCG_C2_LOCRE0_MASK, MASK(7,1)},
	{"MCG_C2_LOCRE0_SHIFT", MCG_C2_LOCRE0_SHIFT, SHIFT(7)},
	{"MCG_C4_FCTRIM_MASK", MCG_C4_FCTRIM_MASK, MASK(1,4)},
	{"MCG_C4_FCTRIM_SHIFT", MCG_C4_FCTRIM_SHIFT, SHIFT(1)},
	{"MCG_C4_FCTRIM_VALUE", MCG_C4_FCTRIM(1), SHIFT_VALUE(1)},
	{"MCG_C4_DRST_DRS_MASK", MCG_C4_DRST_DRS_MASK, MASK(5,2)},
	{"MCG_C4_DRST_DRS_SHIFT", MCG_C4_DRST_DRS_SHIFT, SHIFT(5)},
	{"MCG_C4_DRST_DRS_VALUE", MCG_C4_DRST_DRS(1), SHIFT_VALUE(5)},
	{"MCG_C4_DMX32_MASK", MCG_C4_DMX32_MASK, MASK(7,1)},
	{"MCG_C4_DMX32_SHIFT", MCG_C4_DMX32_SHIFT, SHIFT(7)},
	{"MCG_S_IRCST_MASK", MCG_S_IRCST_MASK, MASK(0,1)},
	{"MCG_S_IRCST_SHIFT", MCG_S_IRCST_SHIFT, SHIFT(0)},
	{"MCG_S_OSCINIT0_MASK", MCG_S_OSCINIT0_MASK, MASK(1,1)},
	{"MCG_S_OSCINIT0_SHIFT", MCG_S_OSCINIT0_SHIFT, SHIFT(1)},
	{"MCG_SC_LOCS0_MASK", MCG_SC_LOCS0_MASK, MASK(0,1)},
	{"MCG_SC_LOCS0_SHIFT", MCG_SC_LOCS0_SHIFT, SHIFT(0)},
	{"MCG_SC_FCRDIV_MASK", MCG_SC_FCRDIV_MASK, MASK(1,3)},
	{"MCG_SC_FCRDIV_SHIFT", MCG_SC_FCRDIV_SHIFT, SHIFT(1)},
	{"MCG_SC_FCRDIV_VALUE", MCG_SC_FCRDIV(1), SHIFT_VALUE(1)},
	{"MCG_SC_FLTPRSRV_MASK", MCG_SC_FLTPRSRV_MASK, MASK(4,1)},
	{"MCG_SC_FLTPRSRV_SHIFT", MCG_SC_FLTPRSRV_SHIFT, SHIFT(4)},
	{"MCG_SC_ATMF_MASK", MCG_SC_ATMF_MASK, MASK(5,1)},
	{"MCG_SC_ATMF_SHIFT", MCG_SC_ATMF_SHIFT, SHIFT(5)},
	{"MCG_SC_ATMS_MASK", MCG_SC_ATMS_MASK, MASK(6,1)},
	{"MCG_SC_ATMS_SHIFT", MCG_SC_ATMS_SHIFT, SHIFT(6)},
	{"MCG_SC_ATME_MASK", MCG_SC_ATME_MASK, MASK(7,1)},
	{"MCG_SC_ATME_SHIFT", MCG_SC_ATME_SHIFT, SHIFT(7)},
	{"MCG_ATCVH_ATCVH_MASK", MCG_ATCVH_ATCVH_MASK, MASK(0,8)},
	{"MCG_ATCVH_ATCVH_SHIFT", MCG_ATCVH_ATCVH_SHIFT, SHIFT(0)},
	{"MCG_ATCVH_ATCVH_VALUE", MCG_ATCVH_ATCVH(1), SHIFT_VALUE(0)},
	{"MCG_ATCVL_ATCVL_MASK", MCG_ATCVL_ATCVL_MASK, MASK(0,8)},
	{"MCG_ATCVL_ATCVL_SHIFT", MCG_ATCVL_ATCVL_SHIFT, SHIFT(0)},
	{"MCG_ATCVL_ATCVL_VALUE", MCG_ATCVL_ATCVL(1), SHIFT_VALUE(0)},
	{"MCG_C2_EREFS_MASK", MCG_C2_EREFS_MASK, MASK(2,1)},
	{"MCG_C2_EREFS_SHIFT", MCG_C2_EREFS_SHIFT, SHIFT(2)},
	{"MCG_C2_HGO_MASK", MCG_C2_HGO_MASK, MASK(3,1)},
	{"MCG_C2_HGO_SHIFT", MCG_C2_HGO_SHIFT, SHIFT(3)},
	{"MCG_C2_RANGE_MASK", MCG_C2_RANGE_MASK, MASK(4,2)},
	{"MCG_C2_RANGE_SHIFT", MCG_C2_RANGE_SHIFT, SHIFT(4)},
	{"MCG_C2_RANGE_VALUE", MCG_C2_RANGE(1), SHIFT_VALUE(4)},
	{"MCG_C2_FCFTRIM_MASK", MCG_C2_FCFTRIM_MASK, MASK(6,1)},
	{"MCG_C2_FCFTRIM_SHIFT", MCG_C2_FCFTRIM_SHIFT, SHIFT(6)},
	{"MTB_POSITION_WRAP_MASK", MTB_POSITION_WRAP_MASK, MASK(2,1)},
	{"MTB_POSITION_WRAP_SHIFT", MTB_POSITION_WRAP_SHIFT, SHIFT(2)},
	{"MTB_POSITION_POINTER_MASK", MTB_POSITION_POINTER_MASK, MASK(3,29)},
	{"MTB_POSITION_POINTER_SHIFT", MTB_POSITION_POINTER_SHIFT, SHIFT(3)},
	{"MTB_POSITION_POINTER_VALUE", MTB_POSITION_POINTER(1), SHIFT_VALUE(3)},
	{"MTB_MASTER_MASK_MASK", MTB_MASTER_MASK_MASK, MASK(0,5)},
	{"MTB_MASTER_MASK_SHIFT", MTB_MASTER_MASK_SHIFT, SHIFT(0)},
	{"MTB_MASTER_MASK_VALUE", MTB_MASTER_MASK(1), SHIFT_VALUE(0)},
	{"MTB_MASTER_TSTARTEN_MASK", MTB_MASTER_TSTARTEN_MASK, MASK(5,1)},
	{"MTB_MASTER_TSTARTEN_SHIFT", MTB_MASTER_TSTARTEN_SHIFT, SHIFT(5)},
	{"MTB_MASTER_TSTOPEN_MASK", MTB_MASTER_TSTOPEN_MASK, MASK(6,1)},
	{"MTB_MASTER_TSTOPEN_SHIFT", MTB_MASTER_TSTOPEN_SHIFT, SHIFT(6)},
	{"MTB_MASTER_SFRWPRIV_MASK", MTB_MASTER_SFRWPRIV_MASK, MASK(7,1)},
	{"MTB_MASTER_SFRWPRIV_SHIFT", MTB_MASTER_SFRWPRIV_SHIFT, SHIFT(7)},
	{"MTB_MASTER_RAMPRIV_MASK", MTB_MASTER_RAMPRIV_MASK, MASK(8,1)},
	{"MTB_MASTER_RAMPRIV_SHIFT", MTB_MASTER_RAMPRIV_SHIFT, SHIFT(8)},
	{"MTB_MASTER_HALTREQ_MASK", MTB_MASTER_HALTREQ_MASK, MASK(9,1)},
	{"MTB_MASTER_HALTREQ_SHIFT", MTB_MASTER_HALTREQ_SHIFT, SHIFT(9)},
	{"MTB_MASTER_EN_MASK", MTB_MASTER_EN_MASK, MASK(31,1)},
	{"MTB_MASTER_EN_SHIFT", MTB_MASTER_EN_SHIFT, SHIFT(31)},
	{"MTB_FLOW_AUTOSTOP_MASK", MTB_FLOW_AUTOSTOP_MASK, MASK(0,1)},
	{"MTB_FLOW_AUTOSTOP_SHIFT", MTB_FLOW_AUTOSTOP_SHIFT, SHIFT(0)},
	{"MTB_FLOW_AUTOHALT_MASK", MTB_FLOW_AUTOHALT_MASK, MASK(1,1)},
	{"MTB_FLOW_AUTOHALT_SHIFT", MTB_FLOW_AUTOHALT_SHIFT, SHIFT(1)},
	{"MTB_FLOW_WATERMARK_MASK", MTB_FLOW_WATERMARK_MASK, MASK(3,29)},
	{"MTB_FLOW_WATERMARK_SHIFT", MTB_FLOW_WATERMARK_SHIFT, SHIFT(3)},
	{"MTB_FLOW_WATERMARK_VALUE", MTB_FLOW_WATERMARK(1), SHIFT_VALUE(3)},
	{"MTB_BASE_BASEADDR_MASK", MTB_BASE_BASEADDR_MASK, MASK(0,32)},
	{"MTB_BASE_BASEADDR_SHIFT", MTB_BASE_BASEADDR_SHIFT, SHIFT(0)},
	{"MTB_BASE_BASEADDR_VALUE", MTB_BASE_BASEADDR(1), SHIFT_VALUE(0)},
	{"MTB_MODECTRL_MODECTRL_MASK", MTB_MODECTRL_MODECTRL_MASK, MASK(0,32)},
	{"MTB_MODECTRL_MODECTRL_SHIFT", MTB_MODECTRL_MODECTRL_SHIFT, SHIFT(0)},
	{"MTB_MODECTRL_MODECTRL_VALUE", MTB_MODECTRL_MODECTRL(1), SHIFT_VALUE(0)},
	{"MTB_TAGSET_TAGSET_MASK", MTB_TAGSET_TAGSET_MASK, MASK(0,32)},
	{"MTB_TAGSET_TAGSET_SHIFT", MTB_TAGSET_TAGSET_SHIFT, SHIFT(0)},
	{"MTB_TAGSET_TAGSET_VALUE", MTB_TAGSET_TAGSET(1), SHIFT_VALUE(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_MASK", MTB_TAGCLEAR_TAGCLEAR_MASK, MASK(0,32)},
	{"MTB_TAGCLEAR_TAGCLEAR_SHIFT", MTB_TAGCLEAR_TAGCLEAR_SHIFT, SHIFT(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_VALUE", MTB_TAGCLEAR_TAGCLEAR(1), SHIFT_VALUE(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_MASK", MTB_LOCKACCESS_LOCKACCESS_MASK, MASK(0,32)},
	{"MTB_LOCKACCESS_LOCKACCESS_SHIFT", MTB_LOCKACCESS_LOCKACCESS_SHIFT, SHIFT(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_VALUE", MTB_LOCKACCESS_LOCKACCESS(1), SHIFT_VALUE(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_MASK", MTB_LOCKSTAT_LOCKSTAT_MASK, MASK(0,32)},
	{"MTB_LOCKSTAT_LOCKSTAT_SHIFT", MTB_LOCKSTAT_LOCKSTAT_SHIFT, SHIFT(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_VALUE", MTB_LOCKSTAT_LOCKSTAT(1), SHIFT_VALUE(0)},
	{"MTB_AUTHSTAT_BIT0_MASK", MTB_AUTHSTAT_BIT0_MASK, MASK(0,1)},
	{"MTB_AUTHSTAT_BIT0_SHIFT", MTB_AUTHSTAT_BIT0_SHIFT, SHIFT(0)},
	{"MTB_AUTHSTAT_BIT1_MASK", MTB_AUTHSTAT_BIT1_MASK, MASK(1,1)},
	{"MTB_AUTHSTAT_BIT1_SHIFT", MTB_AUTHSTAT_BIT1_SHIFT, SHIFT(1)},
	{"MTB_AUTHSTAT_BIT2_MASK", MTB_AUTHSTAT_BIT2_MASK, MASK(2,1)},
	{"MTB_AUTHSTAT_BIT2_SHIFT", MTB_AUTHSTAT_BIT2_SHIFT, SHIFT(2)},
	{"MTB_AUTHSTAT_BIT3_MASK", MTB_AUTHSTAT_BIT3_MASK, MASK(3,1)},
	{"MTB_AUTHSTAT_BIT3_SHIFT", MTB_AUTHSTAT_BIT3_SHIFT, SHIFT(3)},
	{"MTB_DEVICEARCH_DEVICEARCH_MASK", MTB_DEVICEARCH_DEVICEARCH_MASK, MASK(0,32)},
	{"MTB_DEVICEARCH_DEVICEARCH_SHIFT", MTB_DEVICEARCH_DEVICEARCH_SHIFT, SHIFT(0)},
	{"MTB_DEVICEARCH_DEVICEARCH_VALUE", MTB_DEVICEARCH_DEVICEARCH(1), SHIFT_VALUE(0)},
	{"MTB_DEVICECFG_DEVICECFG_MASK", MTB_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTB_DEVICECFG_DEVICECFG_SHIFT", MTB_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTB_DEVICECFG_DEVICECFG_VALUE", MTB_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_MASK", MTB_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTB_DEVICETYPID_DEVICETYPID_SHIFT", MTB_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_VALUE", MTB_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTB_PERIPHID_PERIPHID_MASK", MTB_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTB_PERIPHID_PERIPHID_SHIFT", MTB_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTB_PERIPHID_PERIPHID_VALUE", MTB_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTB_COMPID_COMPID_MASK", MTB_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTB_COMPID_COMPID_SHIFT", MTB_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTB_COMPID_COMPID_VALUE", MTB_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"RCM_SRS0_PIN_MASK", RCM_SRS0_PIN_MASK, MASK(6,1)},
	{"RCM_SRS0_PIN_SHIFT", RCM_SRS0_PIN_SHIFT, SHIFT(6)},
	{"RCM_SRS0_POR_MASK", RCM_SRS0_POR_MASK, MASK(7,1)},
	{"RCM_SRS0_POR_SHIFT", RCM_SRS0_POR_SHIFT, SHIFT(7)},
	{"RCM_SRS0_WAKEUP_MASK", RCM_SRS0_WAKEUP_MASK, MASK(0,1)},
	{"RCM_SRS0_WAKEUP_SHIFT", RCM_SRS0_WAKEUP_SHIFT, SHIFT(0)},
	{"RCM_SRS0_LVD_MASK", RCM_SRS0_LVD_MASK, MASK(1,1)},
	{"RCM_SRS0_LVD_SHIFT", RCM_SRS0_LVD_SHIFT, SHIFT(1)},
	{"RCM_SRS0_WDOG_MASK", RCM_SRS0_WDOG_MASK, MASK(5,1)},
	{"RCM_SRS0_WDOG_SHIFT", RCM_SRS0_WDOG_SHIFT, SHIFT(5)},
	{"RCM_SRS1_LOCKUP_MASK", RCM_SRS1_LOCKUP_MASK, MASK(1,1)},
	{"RCM_SRS1_LOCKUP_SHIFT", RCM_SRS1_LOCKUP_SHIFT, SHIFT(1)},
	{"RCM_SRS1_SW_MASK", RCM_SRS1_SW_MASK, MASK(2,1)},
	{"RCM_SRS1_SW_SHIFT", RCM_SRS1_SW_SHIFT, SHIFT(2)},
	{"RCM_SRS1_MDM_AP_MASK", RCM_SRS1_MDM_AP_MASK, MASK(3,1)},
	{"RCM_SRS1_MDM_AP_SHIFT", RCM_SRS1_MDM_AP_SHIFT, SHIFT(3)},
	{"RCM_SRS1_SACKERR_MASK", RCM_SRS1_SACKERR_MASK, MASK(5,1)},
	{"RCM_SRS1_SACKERR_SHIFT", RCM_SRS1_SACKERR_SHIFT, SHIFT(5)},
	{"RCM_RPFC_RSTFLTSRW_MASK", RCM_RPFC_RSTFLTSRW_MASK, MASK(0,2)},
	{"RCM_RPFC_RSTFLTSRW_SHIFT", RCM_RPFC_RSTFLTSRW_SHIFT, SHIFT(0)},
	{"RCM_RPFC_RSTFLTSRW_VALUE", RCM_RPFC_RSTFLTSRW(1), SHIFT_VALUE(0)},
	{"RCM_RPFC_RSTFLTSS_MASK", RCM_RPFC_RSTFLTSS_MASK, MASK(2,1)},
	{"RCM_RPFC_RSTFLTSS_SHIFT", RCM_RPFC_RSTFLTSS_SHIFT, SHIFT(2)},
	{"RCM_RPFW_RSTFLTSEL_MASK", RCM_RPFW_RSTFLTSEL_MASK, MASK(0,5)},
	{"RCM_RPFW_RSTFLTSEL_SHIFT", RCM_RPFW_RSTFLTSEL_SHIFT, SHIFT(0)},
	{"RCM_RPFW_RSTFLTSEL_VALUE", RCM_RPFW_RSTFLTSEL(1), SHIFT_VALUE(0)},
	{"RCM_SRS0_LOC_MASK", RCM_SRS0_LOC_MASK, MASK(2,1)},
	{"RCM_SRS0_LOC_SHIFT", RCM_SRS0_LOC_SHIFT, SHIFT(2)},
	{"MTBDWT_MASK_MASK_MASK", MTBDWT_MASK_MASK_MASK, MASK(0,5)},
	{"MTBDWT_MASK_MASK_SHIFT", MTBDWT_MASK_MASK_SHIFT, SHIFT(0)},
	{"MTBDWT_MASK_MASK_VALUE", MTBDWT_MASK_MASK(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_MASK", MTBDWT_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTBDWT_DEVICECFG_DEVICECFG_SHIFT", MTBDWT_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_VALUE", MTBDWT_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_MASK", MTBDWT_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT", MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_VALUE", MTBDWT_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_PERIPHID_PERIPHID_MASK", MTBDWT_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTBDWT_PERIPHID_PERIPHID_SHIFT", MTBDWT_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTBDWT_PERIPHID_PERIPHID_VALUE", MTBDWT_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTBDWT_COMPID_COMPID_MASK", MTBDWT_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTBDWT_COMPID_COMPID_SHIFT", MTBDWT_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTBDWT_COMPID_COMPID_VALUE", MTBDWT_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_MASK", MTBDWT_CTRL_DWTCFGCTRL_MASK, MASK(0,28)},
	{"MTBDWT_CTRL_DWTCFGCTRL_SHIFT", MTBDWT_CTRL_DWTCFGCTRL_SHIFT, SHIFT(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_VALUE", MTBDWT_CTRL_DWTCFGCTRL(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_NUMCMP_MASK", MTBDWT_CTRL_NUMCMP_MASK, MASK(28,4)},
	{"MTBDWT_CTRL_NUMCMP_SHIFT", MTBDWT_CTRL_NUMCMP_SHIFT, SHIFT(28)},
	{"MTBDWT_CTRL_NUMCMP_VALUE", MTBDWT_CTRL_NUMCMP(1), SHIFT_VALUE(28)},
	{"MTBDWT_COMP_COMP_MASK", MTBDWT_COMP_COMP_MASK, MASK(0,32)},
	{"MTBDWT_COMP_COMP_SHIFT", MTBDWT_COMP_COMP_SHIFT, SHIFT(0)},
	{"MTBDWT_COMP_COMP_VALUE", MTBDWT_COMP_COMP(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_FUNCTION_MASK", MTBDWT_FCT_FUNCTION_MASK, MASK(0,4)},
	{"MTBDWT_FCT_FUNCTION_SHIFT", MTBDWT_FCT_FUNCTION_SHIFT, SHIFT(0)},
	{"MTBDWT_FCT_FUNCTION_VALUE", MTBDWT_FCT_FUNCTION(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_DATAVMATCH_MASK", MTBDWT_FCT_DATAVMATCH_MASK, MASK(8,1)},
	{"MTBDWT_FCT_DATAVMATCH_SHIFT", MTBDWT_FCT_DATAVMATCH_SHIFT, SHIFT(8)},
	{"MTBDWT_FCT_DATAVSIZE_MASK", MTBDWT_FCT_DATAVSIZE_MASK, MASK(10,2)},
	{"MTBDWT_FCT_DATAVSIZE_SHIFT", MTBDWT_FCT_DATAVSIZE_SHIFT, SHIFT(10)},
	{"MTBDWT_FCT_DATAVSIZE_VALUE", MTBDWT_FCT_DATAVSIZE(1), SHIFT_VALUE(10)},
	{"MTBDWT_FCT_DATAVADDR0_MASK", MTBDWT_FCT_DATAVADDR0_MASK, MASK(12,4)},
	{"MTBDWT_FCT_DATAVADDR0_SHIFT", MTBDWT_FCT_DATAVADDR0_SHIFT, SHIFT(12)},
	{"MTBDWT_FCT_DATAVADDR0_VALUE", MTBDWT_FCT_DATAVADDR0(1), SHIFT_VALUE(12)},
	{"MTBDWT_FCT_MATCHED_MASK", MTBDWT_FCT_MATCHED_MASK, MASK(24,1)},
	{"MTBDWT_FCT_MATCHED_SHIFT", MTBDWT_FCT_MATCHED_SHIFT, SHIFT(24)},
	{"MTBDWT_TBCTRL_ACOMP0_MASK", MTBDWT_TBCTRL_ACOMP0_MASK, MASK(0,1)},
	{"MTBDWT_TBCTRL_ACOMP0_SHIFT", MTBDWT_TBCTRL_ACOMP0_SHIFT, SHIFT(0)},
	{"MTBDWT_TBCTRL_ACOMP1_MASK", MTBDWT_TBCTRL_ACOMP1_MASK, MASK(1,1)},
	{"MTBDWT_TBCTRL_ACOMP1_SHIFT", MTBDWT_TBCTRL_ACOMP1_SHIFT, SHIFT(1)},
	{"MTBDWT_TBCTRL_NUMCOMP_MASK", MTBDWT_TBCTRL_NUMCOMP_MASK, MASK(28,4)},
	{"MTBDWT_TBCTRL_NUMCOMP_SHIFT", MTBDWT_TBCTRL_NUMCOMP_SHIFT, SHIFT(28)},
	{"MTBDWT_TBCTRL_NUMCOMP_VALUE", MTBDWT_TBCTRL_NUMCOMP(1), SHIFT_VALUE(28)},
	{"MMDVSQ_DEND_DIVIDEND_MASK", MMDVSQ_DEND_DIVIDEND_MASK, MASK(0,32)},
	{"MMDVSQ_DEND_DIVIDEND_SHIFT", MMDVSQ_DEND_DIVIDEND_SHIFT, SHIFT(0)},
	{"MMDVSQ_DEND_DIVIDEND_VALUE", MMDVSQ_DEND_DIVIDEND(1), SHIFT_VALUE(0)},
	{"MMDVSQ_DSOR_DIVISOR_MASK", MMDVSQ_DSOR_DIVISOR_MASK, MASK(0,32)},
	{"MMDVSQ_DSOR_DIVISOR_SHIFT", MMDVSQ_DSOR_DIVISOR_SHIFT, SHIFT(0)},
	{"MMDVSQ_DSOR_DIVISOR_VALUE", MMDVSQ_DSOR_DIVISOR(1), SHIFT_VALUE(0)},
	{"MMDVSQ_CSR_SRT_MASK", MMDVSQ_CSR_SRT_MASK, MASK(0,1)},
	{"MMDVSQ_CSR_SRT_SHIFT", MMDVSQ_CSR_SRT_SHIFT, SHIFT(0)},
	{"MMDVSQ_CSR_USGN_MASK", MMDVSQ_CSR_USGN_MASK, MASK(1,1)},
	{"MMDVSQ_CSR_USGN_SHIFT", MMDVSQ_CSR_USGN_SHIFT, SHIFT(1)},
	{"MMDVSQ_CSR_REM_MASK", MMDVSQ_CSR_REM_MASK, MASK(2,1)},
	{"MMDVSQ_CSR_REM_SHIFT", MMDVSQ_CSR_REM_SHIFT, SHIFT(2)},
	{"MMDVSQ_CSR_DZE_MASK", MMDVSQ_CSR_DZE_MASK, MASK(3,1)},
	{"MMDVSQ_CSR_DZE_SHIFT", MMDVSQ_CSR_DZE_SHIFT, SHIFT(3)},
	{"MMDVSQ_CSR_DZ_MASK", MMDVSQ_CSR_DZ_MASK, MASK(4,1)},
	{"MMDVSQ_CSR_DZ_SHIFT", MMDVSQ_CSR_DZ_SHIFT, SHIFT(4)},
	{"MMDVSQ_CSR_DFS_MASK", MMDVSQ_CSR_DFS_MASK, MASK(5,1)},
	{"MMDVSQ_CSR_DFS_SHIFT", MMDVSQ_CSR_DFS_SHIFT, SHIFT(5)},
	{"MMDVSQ_CSR_SQRT_MASK", MMDVSQ_CSR_SQRT_MASK, MASK(29,1)},
	{"MMDVSQ_CSR_SQRT_SHIFT", MMDVSQ_CSR_SQRT_SHIFT, SHIFT(29)},
	{"MMDVSQ_CSR_DIV_MASK", MMDVSQ_CSR_DIV_MASK, MASK(30,1)},
	{"MMDVSQ_CSR_DIV_SHIFT", MMDVSQ_CSR_DIV_SHIFT, SHIFT(30)},
	{"MMDVSQ_CSR_BUSY_MASK", MMDVSQ_CSR_BUSY_MASK, MASK(31,1)},
	{"MMDVSQ_CSR_BUSY_SHIFT", MMDVSQ_CSR_BUSY_SHIFT, SHIFT(31)},
	{"MMDVSQ_RES_RESULT_MASK", MMDVSQ_RES_RESULT_MASK, MASK(0,32)},
	{"MMDVSQ_RES_RESULT_SHIFT", MMDVSQ_RES_RESULT_SHIFT, SHIFT(0)},
	{"MMDVSQ_RES_RESULT_VALUE", MMDVSQ_RES_RESULT(1), SHIFT_VALUE(0)},
	{"MMDVSQ_RCND_RADICAND_MASK", MMDVSQ_RCND_RADICAND_MASK, MASK(0,32)},
	{"MMDVSQ_RCND_RADICAND_SHIFT", MMDVSQ_RCND_RADICAND_SHIFT, SHIFT(0)},
	{"MMDVSQ_RCND_RADICAND_VALUE", MMDVSQ_RCND_RADICAND(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID4_PERIPHID_MASK", ROM_PERIPHID4_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID4_PERIPHID_SHIFT", ROM_PERIPHID4_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID4_PERIPHID_VALUE", ROM_PERIPHID4_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID5_PERIPHID_MASK", ROM_PERIPHID5_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID5_PERIPHID_SHIFT", ROM_PERIPHID5_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID5_PERIPHID_VALUE", ROM_PERIPHID5_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID6_PERIPHID_MASK", ROM_PERIPHID6_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID6_PERIPHID_SHIFT", ROM_PERIPHID6_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID6_PERIPHID_VALUE", ROM_PERIPHID6_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID7_PERIPHID_MASK", ROM_PERIPHID7_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID7_PERIPHID_SHIFT", ROM_PERIPHID7_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID7_PERIPHID_VALUE", ROM_PERIPHID7_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID0_PERIPHID_MASK", ROM_PERIPHID0_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID0_PERIPHID_SHIFT", ROM_PERIPHID0_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID0_PERIPHID_VALUE", ROM_PERIPHID0_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID1_PERIPHID_MASK", ROM_PERIPHID1_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID1_PERIPHID_SHIFT", ROM_PERIPHID1_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID1_PERIPHID_VALUE", ROM_PERIPHID1_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID2_PERIPHID_MASK", ROM_PERIPHID2_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID2_PERIPHID_SHIFT", ROM_PERIPHID2_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID2_PERIPHID_VALUE", ROM_PERIPHID2_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID3_PERIPHID_MASK", ROM_PERIPHID3_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID3_PERIPHID_SHIFT", ROM_PERIPHID3_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID3_PERIPHID_VALUE", ROM_PERIPHID3_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_COMPID_COMPID_MASK", ROM_COMPID_COMPID_MASK, MASK(0,32)},
	{"ROM_COMPID_COMPID_SHIFT", ROM_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"ROM_COMPID_COMPID_VALUE", ROM_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"ROM_ENTRY_ENTRY_MASK", ROM_ENTRY_ENTRY_MASK, MASK(0,32)},
	{"ROM_ENTRY_ENTRY_SHIFT", ROM_ENTRY_ENTRY_SHIFT, SHIFT(0)},
	{"ROM_ENTRY_ENTRY_VALUE", ROM_ENTRY_ENTRY(1), SHIFT_VALUE(0)},
	{"ROM_TABLEMARK_MARK_MASK", ROM_TABLEMARK_MARK_MASK, MASK(0,32)},
	{"ROM_TABLEMARK_MARK_SHIFT", ROM_TABLEMARK_MARK_SHIFT, SHIFT(0)},
	{"ROM_TABLEMARK_MARK_VALUE", ROM_TABLEMARK_MARK(1), SHIFT_VALUE(0)},
	{"ROM_SYSACCESS_SYSACCESS_MASK", ROM_SYSACCESS_SYSACCESS_MASK, MASK(0,32)},
	{"ROM_SYSACCESS_SYSACCESS_SHIFT", ROM_SYSACCESS_SYSACCESS_SHIFT, SHIFT(0)},
	{"ROM_SYSACCESS_SYSACCESS_VALUE", ROM_SYSACCESS_SYSACCESS(1), SHIFT_VALUE(0)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_C1_DMAEN_MASK", I2C_C1_DMAEN_MASK, MASK(0,1)},
	{"I2C_C1_DMAEN_SHIFT", I2C_C1_DMAEN_SHIFT, SHIFT(0)},
	{"I2C_C2_HDRS_MASK", I2C_C2_HDRS_MASK, MASK(5,1)},
	{"I2C_C2_HDRS_SHIFT", I2C_C2_HDRS_SHIFT, SHIFT(5)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_PLACR_ARB_MASK", MCM_PLACR_ARB_MASK, MASK(9,1)},
	{"MCM_PLACR_ARB_SHIFT", MCM_PLACR_ARB_SHIFT, SHIFT(9)},
	{"MCM_PLACR_EFDS_MASK", MCM_PLACR_EFDS_MASK, MASK(14,1)},
	{"MCM_PLACR_EFDS_SHIFT", MCM_PLACR_EFDS_SHIFT, SHIFT(14)},
	{"MCM_PLACR_DFCS_MASK", MCM_PLACR_DFCS_MASK, MASK(15,1)},
	{"MCM_PLACR_DFCS_SHIFT", MCM_PLACR_DFCS_SHIFT, SHIFT(15)},
	{"MCM_PLACR_ESFC_MASK", MCM_PLACR_ESFC_MASK, MASK(16,1)},
	{"MCM_PLACR_ESFC_SHIFT", MCM_PLACR_ESFC_SHIFT, SHIFT(16)},
	{"MCM_PLACR_CFCC_MASK", MCM_PLACR_CFCC_MASK, MASK(10,1)},
	{"MCM_PLACR_CFCC_SHIFT", MCM_PLACR_CFCC_SHIFT, SHIFT(10)},
	{"MCM_PLACR_DFCDA_MASK", MCM_PLACR_DFCDA_MASK, MASK(11,1)},
	{"MCM_PLACR_DFCDA_SHIFT", MCM_PLACR_DFCDA_SHIFT, SHIFT(11)},
	{"MCM_PLACR_DFCIC_MASK", MCM_PLACR_DFCIC_MASK, MASK(12,1)},
	{"MCM_PLACR_DFCIC_SHIFT", MCM_PLACR_DFCIC_SHIFT, SHIFT(12)},
	{"MCM_PLACR_DFCC_MASK", MCM_PLACR_DFCC_MASK, MASK(13,1)},
	{"MCM_PLACR_DFCC_SHIFT", MCM_PLACR_DFCC_SHIFT, SHIFT(13)},
	{"MCM_CPO_CPOREQ_MASK", MCM_CPO_CPOREQ_MASK, MASK(0,1)},
	{"MCM_CPO_CPOREQ_SHIFT", MCM_CPO_CPOREQ_SHIFT, SHIFT(0)},
	{"MCM_CPO_CPOACK_MASK", MCM_CPO_CPOACK_MASK, MASK(1,1)},
	{"MCM_CPO_CPOACK_SHIFT", MCM_CPO_CPOACK_SHIFT, SHIFT(1)},
	{"MCM_CPO_CPOWOI_MASK", MCM_CPO_CPOWOI_MASK, MASK(2,1)},
	{"MCM_CPO_CPOWOI_SHIFT", MCM_CPO_CPOWOI_SHIFT, SHIFT(2)},
	{"NV_BACKKEY3_KEY_MASK", NV_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY3_KEY_SHIFT", NV_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY3_KEY_VALUE", NV_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY2_KEY_MASK", NV_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY2_KEY_SHIFT", NV_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY2_KEY_VALUE", NV_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY1_KEY_MASK", NV_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY1_KEY_SHIFT", NV_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY1_KEY_VALUE", NV_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY0_KEY_MASK", NV_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY0_KEY_SHIFT", NV_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY0_KEY_VALUE", NV_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY7_KEY_MASK", NV_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY7_KEY_SHIFT", NV_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY7_KEY_VALUE", NV_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY6_KEY_MASK", NV_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY6_KEY_SHIFT", NV_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY6_KEY_VALUE", NV_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY5_KEY_MASK", NV_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY5_KEY_SHIFT", NV_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY5_KEY_VALUE", NV_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY4_KEY_MASK", NV_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY4_KEY_SHIFT", NV_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY4_KEY_VALUE", NV_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"NV_FSEC_SEC_MASK", NV_FSEC_SEC_MASK, MASK(0,2)},
	{"NV_FSEC_SEC_SHIFT", NV_FSEC_SEC_SHIFT, SHIFT(0)},
	{"NV_FSEC_SEC_VALUE", NV_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"NV_FSEC_KEYEN_MASK", NV_FSEC_KEYEN_MASK, MASK(6,2)},
	{"NV_FSEC_KEYEN_SHIFT", NV_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"NV_FSEC_KEYEN_VALUE", NV_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"NV_FPROT3_PROT_MASK", NV_FPROT3_PROT_MASK, MASK(0,8)},
	{"NV_FPROT3_PROT_SHIFT", NV_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT3_PROT_VALUE", NV_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT2_PROT_MASK", NV_FPROT2_PROT_MASK, MASK(0,8)},
	{"NV_FPROT2_PROT_SHIFT", NV_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT2_PROT_VALUE", NV_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT1_PROT_MASK", NV_FPROT1_PROT_MASK, MASK(0,8)},
	{"NV_FPROT1_PROT_SHIFT", NV_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT1_PROT_VALUE", NV_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT0_PROT_MASK", NV_FPROT0_PROT_MASK, MASK(0,8)},
	{"NV_FPROT0_PROT_SHIFT", NV_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT0_PROT_VALUE", NV_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"NV_FSEC_FSLACC_MASK", NV_FSEC_FSLACC_MASK, MASK(2,2)},
	{"NV_FSEC_FSLACC_SHIFT", NV_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"NV_FSEC_FSLACC_VALUE", NV_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"NV_FSEC_MEEN_MASK", NV_FSEC_MEEN_MASK, MASK(4,2)},
	{"NV_FSEC_MEEN_SHIFT", NV_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"NV_FSEC_MEEN_VALUE", NV_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"NV_FOPT_LPBOOT0_MASK", NV_FOPT_LPBOOT0_MASK, MASK(0,1)},
	{"NV_FOPT_LPBOOT0_SHIFT", NV_FOPT_LPBOOT0_SHIFT, SHIFT(0)},
	{"NV_FOPT_NMI_DIS_MASK", NV_FOPT_NMI_DIS_MASK, MASK(2,1)},
	{"NV_FOPT_NMI_DIS_SHIFT", NV_FOPT_NMI_DIS_SHIFT, SHIFT(2)},
	{"NV_FOPT_RESET_PIN_CFG_MASK", NV_FOPT_RESET_PIN_CFG_MASK, MASK(3,1)},
	{"NV_FOPT_RESET_PIN_CFG_SHIFT", NV_FOPT_RESET_PIN_CFG_SHIFT, SHIFT(3)},
	{"NV_FOPT_LPBOOT1_MASK", NV_FOPT_LPBOOT1_MASK, MASK(4,1)},
	{"NV_FOPT_LPBOOT1_SHIFT", NV_FOPT_LPBOOT1_SHIFT, SHIFT(4)},
	{"NV_FOPT_FAST_INIT_MASK", NV_FOPT_FAST_INIT_MASK, MASK(5,1)},
	{"NV_FOPT_FAST_INIT_SHIFT", NV_FOPT_FAST_INIT_SHIFT, SHIFT(5)},
	{"ADC_SC1_ADCH_MASK", ADC_SC1_ADCH_MASK, MASK(0,5)},
	{"ADC_SC1_ADCH_SHIFT", ADC_SC1_ADCH_SHIFT, SHIFT(0)},
	{"ADC_SC1_ADCH_VALUE", ADC_SC1_ADCH(1), SHIFT_VALUE(0)},
	{"ADC_SC1_DIFF_MASK", ADC_SC1_DIFF_MASK, MASK(5,1)},
	{"ADC_SC1_DIFF_SHIFT", ADC_SC1_DIFF_SHIFT, SHIFT(5)},
	{"ADC_SC1_AIEN_MASK", ADC_SC1_AIEN_MASK, MASK(6,1)},
	{"ADC_SC1_AIEN_SHIFT", ADC_SC1_AIEN_SHIFT, SHIFT(6)},
	{"ADC_SC1_COCO_MASK", ADC_SC1_COCO_MASK, MASK(7,1)},
	{"ADC_SC1_COCO_SHIFT", ADC_SC1_COCO_SHIFT, SHIFT(7)},
	{"ADC_CFG1_ADICLK_MASK", ADC_CFG1_ADICLK_MASK, MASK(0,2)},
	{"ADC_CFG1_ADICLK_SHIFT", ADC_CFG1_ADICLK_SHIFT, SHIFT(0)},
	{"ADC_CFG1_ADICLK_VALUE", ADC_CFG1_ADICLK(1), SHIFT_VALUE(0)},
	{"ADC_CFG1_MODE_MASK", ADC_CFG1_MODE_MASK, MASK(2,2)},
	{"ADC_CFG1_MODE_SHIFT", ADC_CFG1_MODE_SHIFT, SHIFT(2)},
	{"ADC_CFG1_MODE_VALUE", ADC_CFG1_MODE(1), SHIFT_VALUE(2)},
	{"ADC_CFG1_ADLSMP_MASK", ADC_CFG1_ADLSMP_MASK, MASK(4,1)},
	{"ADC_CFG1_ADLSMP_SHIFT", ADC_CFG1_ADLSMP_SHIFT, SHIFT(4)},
	{"ADC_CFG1_ADIV_MASK", ADC_CFG1_ADIV_MASK, MASK(5,2)},
	{"ADC_CFG1_ADIV_SHIFT", ADC_CFG1_ADIV_SHIFT, SHIFT(5)},
	{"ADC_CFG1_ADIV_VALUE", ADC_CFG1_ADIV(1), SHIFT_VALUE(5)},
	{"ADC_CFG1_ADLPC_MASK", ADC_CFG1_ADLPC_MASK, MASK(7,1)},
	{"ADC_CFG1_ADLPC_SHIFT", ADC_CFG1_ADLPC_SHIFT, SHIFT(7)},
	{"ADC_CFG2_ADLSTS_MASK", ADC_CFG2_ADLSTS_MASK, MASK(0,2)},
	{"ADC_CFG2_ADLSTS_SHIFT", ADC_CFG2_ADLSTS_SHIFT, SHIFT(0)},
	{"ADC_CFG2_ADLSTS_VALUE", ADC_CFG2_ADLSTS(1), SHIFT_VALUE(0)},
	{"ADC_CFG2_ADHSC_MASK", ADC_CFG2_ADHSC_MASK, MASK(2,1)},
	{"ADC_CFG2_ADHSC_SHIFT", ADC_CFG2_ADHSC_SHIFT, SHIFT(2)},
	{"ADC_CFG2_ADACKEN_MASK", ADC_CFG2_ADACKEN_MASK, MASK(3,1)},
	{"ADC_CFG2_ADACKEN_SHIFT", ADC_CFG2_ADACKEN_SHIFT, SHIFT(3)},
	{"ADC_CFG2_MUXSEL_MASK", ADC_CFG2_MUXSEL_MASK, MASK(4,1)},
	{"ADC_CFG2_MUXSEL_SHIFT", ADC_CFG2_MUXSEL_SHIFT, SHIFT(4)},
	{"ADC_R_D_MASK", ADC_R_D_MASK, MASK(0,16)},
	{"ADC_R_D_SHIFT", ADC_R_D_SHIFT, SHIFT(0)},
	{"ADC_R_D_VALUE", ADC_R_D(1), SHIFT_VALUE(0)},
	{"ADC_CV1_CV_MASK", ADC_CV1_CV_MASK, MASK(0,16)},
	{"ADC_CV1_CV_SHIFT", ADC_CV1_CV_SHIFT, SHIFT(0)},
	{"ADC_CV1_CV_VALUE", ADC_CV1_CV(1), SHIFT_VALUE(0)},
	{"ADC_CV2_CV_MASK", ADC_CV2_CV_MASK, MASK(0,16)},
	{"ADC_CV2_CV_SHIFT", ADC_CV2_CV_SHIFT, SHIFT(0)},
	{"ADC_CV2_CV_VALUE", ADC_CV2_CV(1), SHIFT_VALUE(0)},
	{"ADC_SC2_REFSEL_MASK", ADC_SC2_REFSEL_MASK, MASK(0,2)},
	{"ADC_SC2_REFSEL_SHIFT", ADC_SC2_REFSEL_SHIFT, SHIFT(0)},
	{"ADC_SC2_REFSEL_VALUE", ADC_SC2_REFSEL(1), SHIFT_VALUE(0)},
	{"ADC_SC2_DMAEN_MASK", ADC_SC2_DMAEN_MASK, MASK(2,1)},
	{"ADC_SC2_DMAEN_SHIFT", ADC_SC2_DMAEN_SHIFT, SHIFT(2)},
	{"ADC_SC2_ACREN_MASK", ADC_SC2_ACREN_MASK, MASK(3,1)},
	{"ADC_SC2_ACREN_SHIFT", ADC_SC2_ACREN_SHIFT, SHIFT(3)},
	{"ADC_SC2_ACFGT_MASK", ADC_SC2_ACFGT_MASK, MASK(4,1)},
	{"ADC_SC2_ACFGT_SHIFT", ADC_SC2_ACFGT_SHIFT, SHIFT(4)},
	{"ADC_SC2_ACFE_MASK", ADC_SC2_ACFE_MASK, MASK(5,1)},
	{"ADC_SC2_ACFE_SHIFT", ADC_SC2_ACFE_SHIFT, SHIFT(5)},
	{"ADC_SC2_ADTRG_MASK", ADC_SC2_ADTRG_MASK, MASK(6,1)},
	{"ADC_SC2_ADTRG_SHIFT", ADC_SC2_ADTRG_SHIFT, SHIFT(6)},
	{"ADC_SC2_ADACT_MASK", ADC_SC2_ADACT_MASK, MASK(7,1)},
	{"ADC_SC2_ADACT_SHIFT", ADC_SC2_ADACT_SHIFT, SHIFT(7)},
	{"ADC_SC3_AVGS_MASK", ADC_SC3_AVGS_MASK, MASK(0,2)},
	{"ADC_SC3_AVGS_SHIFT", ADC_SC3_AVGS_SHIFT, SHIFT(0)},
	{"ADC_SC3_AVGS_VALUE", ADC_SC3_AVGS(1), SHIFT_VALUE(0)},
	{"ADC_SC3_AVGE_MASK", ADC_SC3_AVGE_MASK, MASK(2,1)},
	{"ADC_SC3_AVGE_SHIFT", ADC_SC3_AVGE_SHIFT, SHIFT(2)},
	{"ADC_SC3_ADCO_MASK", ADC_SC3_ADCO_MASK, MASK(3,1)},
	{"ADC_SC3_ADCO_SHIFT", ADC_SC3_ADCO_SHIFT, SHIFT(3)},
	{"ADC_SC3_CALF_MASK", ADC_SC3_CALF_MASK, MASK(6,1)},
	{"ADC_SC3_CALF_SHIFT", ADC_SC3_CALF_SHIFT, SHIFT(6)},
	{"ADC_SC3_CAL_MASK", ADC_SC3_CAL_MASK, MASK(7,1)},
	{"ADC_SC3_CAL_SHIFT", ADC_SC3_CAL_SHIFT, SHIFT(7)},
	{"ADC_OFS_OFS_MASK", ADC_OFS_OFS_MASK, MASK(0,16)},
	{"ADC_OFS_OFS_SHIFT", ADC_OFS_OFS_SHIFT, SHIFT(0)},
	{"ADC_OFS_OFS_VALUE", ADC_OFS_OFS(1), SHIFT_VALUE(0)},
	{"ADC_PG_PG_MASK", ADC_PG_PG_MASK, MASK(0,16)},
	{"ADC_PG_PG_SHIFT", ADC_PG_PG_SHIFT, SHIFT(0)},
	{"ADC_PG_PG_VALUE", ADC_PG_PG(1), SHIFT_VALUE(0)},
	{"ADC_MG_MG_MASK", ADC_MG_MG_MASK, MASK(0,16)},
	{"ADC_MG_MG_SHIFT", ADC_MG_MG_SHIFT, SHIFT(0)},
	{"ADC_MG_MG_VALUE", ADC_MG_MG(1), SHIFT_VALUE(0)},
	{"ADC_CLPD_CLPD_MASK", ADC_CLPD_CLPD_MASK, MASK(0,6)},
	{"ADC_CLPD_CLPD_SHIFT", ADC_CLPD_CLPD_SHIFT, SHIFT(0)},
	{"ADC_CLPD_CLPD_VALUE", ADC_CLPD_CLPD(1), SHIFT_VALUE(0)},
	{"ADC_CLPS_CLPS_MASK", ADC_CLPS_CLPS_MASK, MASK(0,6)},
	{"ADC_CLPS_CLPS_SHIFT", ADC_CLPS_CLPS_SHIFT, SHIFT(0)},
	{"ADC_CLPS_CLPS_VALUE", ADC_CLPS_CLPS(1), SHIFT_VALUE(0)},
	{"ADC_CLP4_CLP4_MASK", ADC_CLP4_CLP4_MASK, MASK(0,10)},
	{"ADC_CLP4_CLP4_SHIFT", ADC_CLP4_CLP4_SHIFT, SHIFT(0)},
	{"ADC_CLP4_CLP4_VALUE", ADC_CLP4_CLP4(1), SHIFT_VALUE(0)},
	{"ADC_CLP3_CLP3_MASK", ADC_CLP3_CLP3_MASK, MASK(0,9)},
	{"ADC_CLP3_CLP3_SHIFT", ADC_CLP3_CLP3_SHIFT, SHIFT(0)},
	{"ADC_CLP3_CLP3_VALUE", ADC_CLP3_CLP3(1), SHIFT_VALUE(0)},
	{"ADC_CLP2_CLP2_MASK", ADC_CLP2_CLP2_MASK, MASK(0,8)},
	{"ADC_CLP2_CLP2_SHIFT", ADC_CLP2_CLP2_SHIFT, SHIFT(0)},
	{"ADC_CLP2_CLP2_VALUE", ADC_CLP2_CLP2(1), SHIFT_VALUE(0)},
	{"ADC_CLP1_CLP1_MASK", ADC_CLP1_CLP1_MASK, MASK(0,7)},
	{"ADC_CLP1_CLP1_SHIFT", ADC_CLP1_CLP1_SHIFT, SHIFT(0)},
	{"ADC_CLP1_CLP1_VALUE", ADC_CLP1_CLP1(1), SHIFT_VALUE(0)},
	{"ADC_CLP0_CLP0_MASK", ADC_CLP0_CLP0_MASK, MASK(0,6)},
	{"ADC_CLP0_CLP0_SHIFT", ADC_CLP0_CLP0_SHIFT, SHIFT(0)},
	{"ADC_CLP0_CLP0_VALUE", ADC_CLP0_CLP0(1), SHIFT_VALUE(0)},
	{"ADC_CLMD_CLMD_MASK", ADC_CLMD_CLMD_MASK, MASK(0,6)},
	{"ADC_CLMD_CLMD_SHIFT", ADC_CLMD_CLMD_SHIFT, SHIFT(0)},
	{"ADC_CLMD_CLMD_VALUE", ADC_CLMD_CLMD(1), SHIFT_VALUE(0)},
	{"ADC_CLMS_CLMS_MASK", ADC_CLMS_CLMS_MASK, MASK(0,6)},
	{"ADC_CLMS_CLMS_SHIFT", ADC_CLMS_CLMS_SHIFT, SHIFT(0)},
	{"ADC_CLMS_CLMS_VALUE", ADC_CLMS_CLMS(1), SHIFT_VALUE(0)},
	{"ADC_CLM4_CLM4_MASK", ADC_CLM4_CLM4_MASK, MASK(0,10)},
	{"ADC_CLM4_CLM4_SHIFT", ADC_CLM4_CLM4_SHIFT, SHIFT(0)},
	{"ADC_CLM4_CLM4_VALUE", ADC_CLM4_CLM4(1), SHIFT_VALUE(0)},
	{"ADC_CLM3_CLM3_MASK", ADC_CLM3_CLM3_MASK, MASK(0,9)},
	{"ADC_CLM3_CLM3_SHIFT", ADC_CLM3_CLM3_SHIFT, SHIFT(0)},
	{"ADC_CLM3_CLM3_VALUE", ADC_CLM3_CLM3(1), SHIFT_VALUE(0)},
	{"ADC_CLM2_CLM2_MASK", ADC_CLM2_CLM2_MASK, MASK(0,8)},
	{"ADC_CLM2_CLM2_SHIFT", ADC_CLM2_CLM2_SHIFT, SHIFT(0)},
	{"ADC_CLM2_CLM2_VALUE", ADC_CLM2_CLM2(1), SHIFT_VALUE(0)},
	{"ADC_CLM1_CLM1_MASK", ADC_CLM1_CLM1_MASK, MASK(0,7)},
	{"ADC_CLM1_CLM1_SHIFT", ADC_CLM1_CLM1_SHIFT, SHIFT(0)},
	{"ADC_CLM1_CLM1_VALUE", ADC_CLM1_CLM1(1), SHIFT_VALUE(0)},
	{"ADC_CLM0_CLM0_MASK", ADC_CLM0_CLM0_MASK, MASK(0,6)},
	{"ADC_CLM0_CLM0_SHIFT", ADC_CLM0_CLM0_SHIFT, SHIFT(0)},
	{"ADC_CLM0_CLM0_VALUE", ADC_CLM0_CLM0(1), SHIFT_VALUE(0)},
	{"CMP_DACCR_DACEN_MASK", CMP_DACCR_DACEN_MASK, MASK(7,1)},
	{"CMP_DACCR_DACEN_SHIFT", CMP_DACCR_DACEN_SHIFT, SHIFT(7)},
	{"CMP_CR0_HYSTCTR_MASK", CMP_CR0_HYSTCTR_MASK, MASK(0,2)},
	{"CMP_CR0_HYSTCTR_SHIFT", CMP_CR0_HYSTCTR_SHIFT, SHIFT(0)},
	{"CMP_CR0_HYSTCTR_VALUE", CMP_CR0_HYSTCTR(1), SHIFT_VALUE(0)},
	{"CMP_CR0_FILTER_CNT_MASK", CMP_CR0_FILTER_CNT_MASK, MASK(4,3)},
	{"CMP_CR0_FILTER_CNT_SHIFT", CMP_CR0_FILTER_CNT_SHIFT, SHIFT(4)},
	{"CMP_CR0_FILTER_CNT_VALUE", CMP_CR0_FILTER_CNT(1), SHIFT_VALUE(4)},
	{"CMP_CR1_EN_MASK", CMP_CR1_EN_MASK, MASK(0,1)},
	{"CMP_CR1_EN_SHIFT", CMP_CR1_EN_SHIFT, SHIFT(0)},
	{"CMP_CR1_OPE_MASK", CMP_CR1_OPE_MASK, MASK(1,1)},
	{"CMP_CR1_OPE_SHIFT", CMP_CR1_OPE_SHIFT, SHIFT(1)},
	{"CMP_CR1_COS_MASK", CMP_CR1_COS_MASK, MASK(2,1)},
	{"CMP_CR1_COS_SHIFT", CMP_CR1_COS_SHIFT, SHIFT(2)},
	{"CMP_CR1_INV_MASK", CMP_CR1_INV_MASK, MASK(3,1)},
	{"CMP_CR1_INV_SHIFT", CMP_CR1_INV_SHIFT, SHIFT(3)},
	{"CMP_CR1_PMODE_MASK", CMP_CR1_PMODE_MASK, MASK(4,1)},
	{"CMP_CR1_PMODE_SHIFT", CMP_CR1_PMODE_SHIFT, SHIFT(4)},
	{"CMP_CR1_TRIGM_MASK", CMP_CR1_TRIGM_MASK, MASK(5,1)},
	{"CMP_CR1_TRIGM_SHIFT", CMP_CR1_TRIGM_SHIFT, SHIFT(5)},
	{"CMP_CR1_WE_MASK", CMP_CR1_WE_MASK, MASK(6,1)},
	{"CMP_CR1_WE_SHIFT", CMP_CR1_WE_SHIFT, SHIFT(6)},
	{"CMP_CR1_SE_MASK", CMP_CR1_SE_MASK, MASK(7,1)},
	{"CMP_CR1_SE_SHIFT", CMP_CR1_SE_SHIFT, SHIFT(7)},
	{"CMP_FPR_FILT_PER_MASK", CMP_FPR_FILT_PER_MASK, MASK(0,8)},
	{"CMP_FPR_FILT_PER_SHIFT", CMP_FPR_FILT_PER_SHIFT, SHIFT(0)},
	{"CMP_FPR_FILT_PER_VALUE", CMP_FPR_FILT_PER(1), SHIFT_VALUE(0)},
	{"CMP_SCR_COUT_MASK", CMP_SCR_COUT_MASK, MASK(0,1)},
	{"CMP_SCR_COUT_SHIFT", CMP_SCR_COUT_SHIFT, SHIFT(0)},
	{"CMP_SCR_CFF_MASK", CMP_SCR_CFF_MASK, MASK(1,1)},
	{"CMP_SCR_CFF_SHIFT", CMP_SCR_CFF_SHIFT, SHIFT(1)},
	{"CMP_SCR_CFR_MASK", CMP_SCR_CFR_MASK, MASK(2,1)},
	{"CMP_SCR_CFR_SHIFT", CMP_SCR_CFR_SHIFT, SHIFT(2)},
	{"CMP_SCR_IEF_MASK", CMP_SCR_IEF_MASK, MASK(3,1)},
	{"CMP_SCR_IEF_SHIFT", CMP_SCR_IEF_SHIFT, SHIFT(3)},
	{"CMP_SCR_IER_MASK", CMP_SCR_IER_MASK, MASK(4,1)},
	{"CMP_SCR_IER_SHIFT", CMP_SCR_IER_SHIFT, SHIFT(4)},
	{"CMP_SCR_DMAEN_MASK", CMP_SCR_DMAEN_MASK, MASK(6,1)},
	{"CMP_SCR_DMAEN_SHIFT", CMP_SCR_DMAEN_SHIFT, SHIFT(6)},
	{"CMP_DACCR_VOSEL_MASK", CMP_DACCR_VOSEL_MASK, MASK(0,6)},
	{"CMP_DACCR_VOSEL_SHIFT", CMP_DACCR_VOSEL_SHIFT, SHIFT(0)},
	{"CMP_DACCR_VOSEL_VALUE", CMP_DACCR_VOSEL(1), SHIFT_VALUE(0)},
	{"CMP_DACCR_VRSEL_MASK", CMP_DACCR_VRSEL_MASK, MASK(6,1)},
	{"CMP_DACCR_VRSEL_SHIFT", CMP_DACCR_VRSEL_SHIFT, SHIFT(6)},
	{"CMP_MUXCR_MSEL_MASK", CMP_MUXCR_MSEL_MASK, MASK(0,3)},
	{"CMP_MUXCR_MSEL_SHIFT", CMP_MUXCR_MSEL_SHIFT, SHIFT(0)},
	{"CMP_MUXCR_MSEL_VALUE", CMP_MUXCR_MSEL(1), SHIFT_VALUE(0)},
	{"CMP_MUXCR_PSEL_MASK", CMP_MUXCR_PSEL_MASK, MASK(3,3)},
	{"CMP_MUXCR_PSEL_SHIFT", CMP_MUXCR_PSEL_SHIFT, SHIFT(3)},
	{"CMP_MUXCR_PSEL_VALUE", CMP_MUXCR_PSEL(1), SHIFT_VALUE(3)},
	{"FGPIO_PDOR_PDO_MASK", FGPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"FGPIO_PDOR_PDO_SHIFT", FGPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"FGPIO_PDOR_PDO_VALUE", FGPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"FGPIO_PSOR_PTSO_MASK", FGPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"FGPIO_PSOR_PTSO_SHIFT", FGPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"FGPIO_PSOR_PTSO_VALUE", FGPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"FGPIO_PCOR_PTCO_MASK", FGPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"FGPIO_PCOR_PTCO_SHIFT", FGPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"FGPIO_PCOR_PTCO_VALUE", FGPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"FGPIO_PTOR_PTTO_MASK", FGPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"FGPIO_PTOR_PTTO_SHIFT", FGPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"FGPIO_PTOR_PTTO_VALUE", FGPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"FGPIO_PDIR_PDI_MASK", FGPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"FGPIO_PDIR_PDI_SHIFT", FGPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"FGPIO_PDIR_PDI_VALUE", FGPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"FGPIO_PDDR_PDD_MASK", FGPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"FGPIO_PDDR_PDD_SHIFT", FGPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"FGPIO_PDDR_PDD_VALUE", FGPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"FTM_SC_PS_MASK", FTM_SC_PS_MASK, MASK(0,3)},
	{"FTM_SC_PS_SHIFT", FTM_SC_PS_SHIFT, SHIFT(0)},
	{"FTM_SC_PS_VALUE", FTM_SC_PS(1), SHIFT_VALUE(0)},
	{"FTM_SC_CLKS_MASK", FTM_SC_CLKS_MASK, MASK(3,2)},
	{"FTM_SC_CLKS_SHIFT", FTM_SC_CLKS_SHIFT, SHIFT(3)},
	{"FTM_SC_CLKS_VALUE", FTM_SC_CLKS(1), SHIFT_VALUE(3)},
	{"FTM_SC_CPWMS_MASK", FTM_SC_CPWMS_MASK, MASK(5,1)},
	{"FTM_SC_CPWMS_SHIFT", FTM_SC_CPWMS_SHIFT, SHIFT(5)},
	{"FTM_SC_TOIE_MASK", FTM_SC_TOIE_MASK, MASK(6,1)},
	{"FTM_SC_TOIE_SHIFT", FTM_SC_TOIE_SHIFT, SHIFT(6)},
	{"FTM_SC_TOF_MASK", FTM_SC_TOF_MASK, MASK(7,1)},
	{"FTM_SC_TOF_SHIFT", FTM_SC_TOF_SHIFT, SHIFT(7)},
	{"FTM_CNT_COUNT_MASK", FTM_CNT_COUNT_MASK, MASK(0,16)},
	{"FTM_CNT_COUNT_SHIFT", FTM_CNT_COUNT_SHIFT, SHIFT(0)},
	{"FTM_CNT_COUNT_VALUE", FTM_CNT_COUNT(1), SHIFT_VALUE(0)},
	{"FTM_MOD_MOD_MASK", FTM_MOD_MOD_MASK, MASK(0,16)},
	{"FTM_MOD_MOD_SHIFT", FTM_MOD_MOD_SHIFT, SHIFT(0)},
	{"FTM_MOD_MOD_VALUE", FTM_MOD_MOD(1), SHIFT_VALUE(0)},
	{"FTM_CnSC_ELSA_MASK", FTM_CnSC_ELSA_MASK, MASK(2,1)},
	{"FTM_CnSC_ELSA_SHIFT", FTM_CnSC_ELSA_SHIFT, SHIFT(2)},
	{"FTM_CnSC_ELSB_MASK", FTM_CnSC_ELSB_MASK, MASK(3,1)},
	{"FTM_CnSC_ELSB_SHIFT", FTM_CnSC_ELSB_SHIFT, SHIFT(3)},
	{"FTM_CnSC_MSA_MASK", FTM_CnSC_MSA_MASK, MASK(4,1)},
	{"FTM_CnSC_MSA_SHIFT", FTM_CnSC_MSA_SHIFT, SHIFT(4)},
	{"FTM_CnSC_MSB_MASK", FTM_CnSC_MSB_MASK, MASK(5,1)},
	{"FTM_CnSC_MSB_SHIFT", FTM_CnSC_MSB_SHIFT, SHIFT(5)},
	{"FTM_CnSC_CHIE_MASK", FTM_CnSC_CHIE_MASK, MASK(6,1)},
	{"FTM_CnSC_CHIE_SHIFT", FTM_CnSC_CHIE_SHIFT, SHIFT(6)},
	{"FTM_CnSC_CHF_MASK", FTM_CnSC_CHF_MASK, MASK(7,1)},
	{"FTM_CnSC_CHF_SHIFT", FTM_CnSC_CHF_SHIFT, SHIFT(7)},
	{"FTM_CnV_VAL_MASK", FTM_CnV_VAL_MASK, MASK(0,16)},
	{"FTM_CnV_VAL_SHIFT", FTM_CnV_VAL_SHIFT, SHIFT(0)},
	{"FTM_CnV_VAL_VALUE", FTM_CnV_VAL(1), SHIFT_VALUE(0)},
	{"FTM_EXTTRIG_INITTRIGEN_MASK", FTM_EXTTRIG_INITTRIGEN_MASK, MASK(6,1)},
	{"FTM_EXTTRIG_INITTRIGEN_SHIFT", FTM_EXTTRIG_INITTRIGEN_SHIFT, SHIFT(6)},
	{"FTM_CnSC_DMA_MASK", FTM_CnSC_DMA_MASK, MASK(0,1)},
	{"FTM_CnSC_DMA_SHIFT", FTM_CnSC_DMA_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH0F_MASK", FTM_STATUS_CH0F_MASK, MASK(0,1)},
	{"FTM_STATUS_CH0F_SHIFT", FTM_STATUS_CH0F_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH1F_MASK", FTM_STATUS_CH1F_MASK, MASK(1,1)},
	{"FTM_STATUS_CH1F_SHIFT", FTM_STATUS_CH1F_SHIFT, SHIFT(1)},
	{"FTM_STATUS_CH2F_MASK", FTM_STATUS_CH2F_MASK, MASK(2,1)},
	{"FTM_STATUS_CH2F_SHIFT", FTM_STATUS_CH2F_SHIFT, SHIFT(2)},
	{"FTM_STATUS_CH3F_MASK", FTM_STATUS_CH3F_MASK, MASK(3,1)},
	{"FTM_STATUS_CH3F_SHIFT", FTM_STATUS_CH3F_SHIFT, SHIFT(3)},
	{"FTM_STATUS_CH4F_MASK", FTM_STATUS_CH4F_MASK, MASK(4,1)},
	{"FTM_STATUS_CH4F_SHIFT", FTM_STATUS_CH4F_SHIFT, SHIFT(4)},
	{"FTM_STATUS_CH5F_MASK", FTM_STATUS_CH5F_MASK, MASK(5,1)},
	{"FTM_STATUS_CH5F_SHIFT", FTM_STATUS_CH5F_SHIFT, SHIFT(5)},
	{"FTM_POL_POL0_MASK", FTM_POL_POL0_MASK, MASK(0,1)},
	{"FTM_POL_POL0_SHIFT", FTM_POL_POL0_SHIFT, SHIFT(0)},
	{"FTM_POL_POL1_MASK", FTM_POL_POL1_MASK, MASK(1,1)},
	{"FTM_POL_POL1_SHIFT", FTM_POL_POL1_SHIFT, SHIFT(1)},
	{"FTM_POL_POL2_MASK", FTM_POL_POL2_MASK, MASK(2,1)},
	{"FTM_POL_POL2_SHIFT", FTM_POL_POL2_SHIFT, SHIFT(2)},
	{"FTM_POL_POL3_MASK", FTM_POL_POL3_MASK, MASK(3,1)},
	{"FTM_POL_POL3_SHIFT", FTM_POL_POL3_SHIFT, SHIFT(3)},
	{"FTM_POL_POL5_MASK", FTM_POL_POL5_MASK, MASK(5,1)},
	{"FTM_POL_POL5_SHIFT", FTM_POL_POL5_SHIFT, SHIFT(5)},
	{"FTM_CONF_GTBEEN_MASK", FTM_CONF_GTBEEN_MASK, MASK(9,1)},
	{"FTM_CONF_GTBEEN_SHIFT", FTM_CONF_GTBEEN_SHIFT, SHIFT(9)},
	{"FTM_CNTIN_INIT_MASK", FTM_CNTIN_INIT_MASK, MASK(0,16)},
	{"FTM_CNTIN_INIT_SHIFT", FTM_CNTIN_INIT_SHIFT, SHIFT(0)},
	{"FTM_CNTIN_INIT_VALUE", FTM_CNTIN_INIT(1), SHIFT_VALUE(0)},
	{"FTM_STATUS_CH6F_MASK", FTM_STATUS_CH6F_MASK, MASK(6,1)},
	{"FTM_STATUS_CH6F_SHIFT", FTM_STATUS_CH6F_SHIFT, SHIFT(6)},
	{"FTM_STATUS_CH7F_MASK", FTM_STATUS_CH7F_MASK, MASK(7,1)},
	{"FTM_STATUS_CH7F_SHIFT", FTM_STATUS_CH7F_SHIFT, SHIFT(7)},
	{"FTM_MODE_FTMEN_MASK", FTM_MODE_FTMEN_MASK, MASK(0,1)},
	{"FTM_MODE_FTMEN_SHIFT", FTM_MODE_FTMEN_SHIFT, SHIFT(0)},
	{"FTM_MODE_INIT_MASK", FTM_MODE_INIT_MASK, MASK(1,1)},
	{"FTM_MODE_INIT_SHIFT", FTM_MODE_INIT_SHIFT, SHIFT(1)},
	{"FTM_MODE_WPDIS_MASK", FTM_MODE_WPDIS_MASK, MASK(2,1)},
	{"FTM_MODE_WPDIS_SHIFT", FTM_MODE_WPDIS_SHIFT, SHIFT(2)},
	{"FTM_MODE_PWMSYNC_MASK", FTM_MODE_PWMSYNC_MASK, MASK(3,1)},
	{"FTM_MODE_PWMSYNC_SHIFT", FTM_MODE_PWMSYNC_SHIFT, SHIFT(3)},
	{"FTM_MODE_CAPTEST_MASK", FTM_MODE_CAPTEST_MASK, MASK(4,1)},
	{"FTM_MODE_CAPTEST_SHIFT", FTM_MODE_CAPTEST_SHIFT, SHIFT(4)},
	{"FTM_MODE_FAULTM_MASK", FTM_MODE_FAULTM_MASK, MASK(5,2)},
	{"FTM_MODE_FAULTM_SHIFT", FTM_MODE_FAULTM_SHIFT, SHIFT(5)},
	{"FTM_MODE_FAULTM_VALUE", FTM_MODE_FAULTM(1), SHIFT_VALUE(5)},
	{"FTM_MODE_FAULTIE_MASK", FTM_MODE_FAULTIE_MASK, MASK(7,1)},
	{"FTM_MODE_FAULTIE_SHIFT", FTM_MODE_FAULTIE_SHIFT, SHIFT(7)},
	{"FTM_SYNC_CNTMIN_MASK", FTM_SYNC_CNTMIN_MASK, MASK(0,1)},
	{"FTM_SYNC_CNTMIN_SHIFT", FTM_SYNC_CNTMIN_SHIFT, SHIFT(0)},
	{"FTM_SYNC_CNTMAX_MASK", FTM_SYNC_CNTMAX_MASK, MASK(1,1)},
	{"FTM_SYNC_CNTMAX_SHIFT", FTM_SYNC_CNTMAX_SHIFT, SHIFT(1)},
	{"FTM_SYNC_REINIT_MASK", FTM_SYNC_REINIT_MASK, MASK(2,1)},
	{"FTM_SYNC_REINIT_SHIFT", FTM_SYNC_REINIT_SHIFT, SHIFT(2)},
	{"FTM_SYNC_SYNCHOM_MASK", FTM_SYNC_SYNCHOM_MASK, MASK(3,1)},
	{"FTM_SYNC_SYNCHOM_SHIFT", FTM_SYNC_SYNCHOM_SHIFT, SHIFT(3)},
	{"FTM_SYNC_TRIG0_MASK", FTM_SYNC_TRIG0_MASK, MASK(4,1)},
	{"FTM_SYNC_TRIG0_SHIFT", FTM_SYNC_TRIG0_SHIFT, SHIFT(4)},
	{"FTM_SYNC_TRIG1_MASK", FTM_SYNC_TRIG1_MASK, MASK(5,1)},
	{"FTM_SYNC_TRIG1_SHIFT", FTM_SYNC_TRIG1_SHIFT, SHIFT(5)},
	{"FTM_SYNC_TRIG2_MASK", FTM_SYNC_TRIG2_MASK, MASK(6,1)},
	{"FTM_SYNC_TRIG2_SHIFT", FTM_SYNC_TRIG2_SHIFT, SHIFT(6)},
	{"FTM_SYNC_SWSYNC_MASK", FTM_SYNC_SWSYNC_MASK, MASK(7,1)},
	{"FTM_SYNC_SWSYNC_SHIFT", FTM_SYNC_SWSYNC_SHIFT, SHIFT(7)},
	{"FTM_OUTINIT_CH0OI_MASK", FTM_OUTINIT_CH0OI_MASK, MASK(0,1)},
	{"FTM_OUTINIT_CH0OI_SHIFT", FTM_OUTINIT_CH0OI_SHIFT, SHIFT(0)},
	{"FTM_OUTINIT_CH1OI_MASK", FTM_OUTINIT_CH1OI_MASK, MASK(1,1)},
	{"FTM_OUTINIT_CH1OI_SHIFT", FTM_OUTINIT_CH1OI_SHIFT, SHIFT(1)},
	{"FTM_OUTINIT_CH2OI_MASK", FTM_OUTINIT_CH2OI_MASK, MASK(2,1)},
	{"FTM_OUTINIT_CH2OI_SHIFT", FTM_OUTINIT_CH2OI_SHIFT, SHIFT(2)},
	{"FTM_OUTINIT_CH3OI_MASK", FTM_OUTINIT_CH3OI_MASK, MASK(3,1)},
	{"FTM_OUTINIT_CH3OI_SHIFT", FTM_OUTINIT_CH3OI_SHIFT, SHIFT(3)},
	{"FTM_OUTINIT_CH4OI_MASK", FTM_OUTINIT_CH4OI_MASK, MASK(4,1)},
	{"FTM_OUTINIT_CH4OI_SHIFT", FTM_OUTINIT_CH4OI_SHIFT, SHIFT(4)},
	{"FTM_OUTINIT_CH5OI_MASK", FTM_OUTINIT_CH5OI_MASK, MASK(5,1)},
	{"FTM_OUTINIT_CH5OI_SHIFT", FTM_OUTINIT_CH5OI_SHIFT, SHIFT(5)},
	{"FTM_OUTINIT_CH6OI_MASK", FTM_OUTINIT_CH6OI_MASK, MASK(6,1)},
	{"FTM_OUTINIT_CH6OI_SHIFT", FTM_OUTINIT_CH6OI_SHIFT, SHIFT(6)},
	{"FTM_OUTINIT_CH7OI_MASK", FTM_OUTINIT_CH7OI_MASK, MASK(7,1)},
	{"FTM_OUTINIT_CH7OI_SHIFT", FTM_OUTINIT_CH7OI_SHIFT, SHIFT(7)},
	{"FTM_OUTMASK_CH0OM_MASK", FTM_OUTMASK_CH0OM_MASK, MASK(0,1)},
	{"FTM_OUTMASK_CH0OM_SHIFT", FTM_OUTMASK_CH0OM_SHIFT, SHIFT(0)},
	{"FTM_OUTMASK_CH1OM_MASK", FTM_OUTMASK_CH1OM_MASK, MASK(1,1)},
	{"FTM_OUTMASK_CH1OM_SHIFT", FTM_OUTMASK_CH1OM_SHIFT, SHIFT(1)},
	{"FTM_OUTMASK_CH2OM_MASK", FTM_OUTMASK_CH2OM_MASK, MASK(2,1)},
	{"FTM_OUTMASK_CH2OM_SHIFT", FTM_OUTMASK_CH2OM_SHIFT, SHIFT(2)},
	{"FTM_OUTMASK_CH3OM_MASK", FTM_OUTMASK_CH3OM_MASK, MASK(3,1)},
	{"FTM_OUTMASK_CH3OM_SHIFT", FTM_OUTMASK_CH3OM_SHIFT, SHIFT(3)},
	{"FTM_OUTMASK_CH4OM_MASK", FTM_OUTMASK_CH4OM_MASK, MASK(4,1)},
	{"FTM_OUTMASK_CH4OM_SHIFT", FTM_OUTMASK_CH4OM_SHIFT, SHIFT(4)},
	{"FTM_OUTMASK_CH5OM_MASK", FTM_OUTMASK_CH5OM_MASK, MASK(5,1)},
	{"FTM_OUTMASK_CH5OM_SHIFT", FTM_OUTMASK_CH5OM_SHIFT, SHIFT(5)},
	{"FTM_OUTMASK_CH6OM_MASK", FTM_OUTMASK_CH6OM_MASK, MASK(6,1)},
	{"FTM_OUTMASK_CH6OM_SHIFT", FTM_OUTMASK_CH6OM_SHIFT, SHIFT(6)},
	{"FTM_OUTMASK_CH7OM_MASK", FTM_OUTMASK_CH7OM_MASK, MASK(7,1)},
	{"FTM_OUTMASK_CH7OM_SHIFT", FTM_OUTMASK_CH7OM_SHIFT, SHIFT(7)},
	{"FTM_COMBINE_COMBINE0_MASK", FTM_COMBINE_COMBINE0_MASK, MASK(0,1)},
	{"FTM_COMBINE_COMBINE0_SHIFT", FTM_COMBINE_COMBINE0_SHIFT, SHIFT(0)},
	{"FTM_COMBINE_COMP0_MASK", FTM_COMBINE_COMP0_MASK, MASK(1,1)},
	{"FTM_COMBINE_COMP0_SHIFT", FTM_COMBINE_COMP0_SHIFT, SHIFT(1)},
	{"FTM_COMBINE_DECAPEN0_MASK", FTM_COMBINE_DECAPEN0_MASK, MASK(2,1)},
	{"FTM_COMBINE_DECAPEN0_SHIFT", FTM_COMBINE_DECAPEN0_SHIFT, SHIFT(2)},
	{"FTM_COMBINE_DECAP0_MASK", FTM_COMBINE_DECAP0_MASK, MASK(3,1)},
	{"FTM_COMBINE_DECAP0_SHIFT", FTM_COMBINE_DECAP0_SHIFT, SHIFT(3)},
	{"FTM_COMBINE_DTEN0_MASK", FTM_COMBINE_DTEN0_MASK, MASK(4,1)},
	{"FTM_COMBINE_DTEN0_SHIFT", FTM_COMBINE_DTEN0_SHIFT, SHIFT(4)},
	{"FTM_COMBINE_SYNCEN0_MASK", FTM_COMBINE_SYNCEN0_MASK, MASK(5,1)},
	{"FTM_COMBINE_SYNCEN0_SHIFT", FTM_COMBINE_SYNCEN0_SHIFT, SHIFT(5)},
	{"FTM_COMBINE_FAULTEN0_MASK", FTM_COMBINE_FAULTEN0_MASK, MASK(6,1)},
	{"FTM_COMBINE_FAULTEN0_SHIFT", FTM_COMBINE_FAULTEN0_SHIFT, SHIFT(6)},
	{"FTM_COMBINE_COMBINE1_MASK", FTM_COMBINE_COMBINE1_MASK, MASK(8,1)},
	{"FTM_COMBINE_COMBINE1_SHIFT", FTM_COMBINE_COMBINE1_SHIFT, SHIFT(8)},
	{"FTM_COMBINE_COMP1_MASK", FTM_COMBINE_COMP1_MASK, MASK(9,1)},
	{"FTM_COMBINE_COMP1_SHIFT", FTM_COMBINE_COMP1_SHIFT, SHIFT(9)},
	{"FTM_COMBINE_DECAPEN1_MASK", FTM_COMBINE_DECAPEN1_MASK, MASK(10,1)},
	{"FTM_COMBINE_DECAPEN1_SHIFT", FTM_COMBINE_DECAPEN1_SHIFT, SHIFT(10)},
	{"FTM_COMBINE_DECAP1_MASK", FTM_COMBINE_DECAP1_MASK, MASK(11,1)},
	{"FTM_COMBINE_DECAP1_SHIFT", FTM_COMBINE_DECAP1_SHIFT, SHIFT(11)},
	{"FTM_COMBINE_DTEN1_MASK", FTM_COMBINE_DTEN1_MASK, MASK(12,1)},
	{"FTM_COMBINE_DTEN1_SHIFT", FTM_COMBINE_DTEN1_SHIFT, SHIFT(12)},
	{"FTM_COMBINE_SYNCEN1_MASK", FTM_COMBINE_SYNCEN1_MASK, MASK(13,1)},
	{"FTM_COMBINE_SYNCEN1_SHIFT", FTM_COMBINE_SYNCEN1_SHIFT, SHIFT(13)},
	{"FTM_COMBINE_FAULTEN1_MASK", FTM_COMBINE_FAULTEN1_MASK, MASK(14,1)},
	{"FTM_COMBINE_FAULTEN1_SHIFT", FTM_COMBINE_FAULTEN1_SHIFT, SHIFT(14)},
	{"FTM_COMBINE_COMBINE2_MASK", FTM_COMBINE_COMBINE2_MASK, MASK(16,1)},
	{"FTM_COMBINE_COMBINE2_SHIFT", FTM_COMBINE_COMBINE2_SHIFT, SHIFT(16)},
	{"FTM_COMBINE_COMP2_MASK", FTM_COMBINE_COMP2_MASK, MASK(17,1)},
	{"FTM_COMBINE_COMP2_SHIFT", FTM_COMBINE_COMP2_SHIFT, SHIFT(17)},
	{"FTM_COMBINE_DECAPEN2_MASK", FTM_COMBINE_DECAPEN2_MASK, MASK(18,1)},
	{"FTM_COMBINE_DECAPEN2_SHIFT", FTM_COMBINE_DECAPEN2_SHIFT, SHIFT(18)},
	{"FTM_COMBINE_DECAP2_MASK", FTM_COMBINE_DECAP2_MASK, MASK(19,1)},
	{"FTM_COMBINE_DECAP2_SHIFT", FTM_COMBINE_DECAP2_SHIFT, SHIFT(19)},
	{"FTM_COMBINE_DTEN2_MASK", FTM_COMBINE_DTEN2_MASK, MASK(20,1)},
	{"FTM_COMBINE_DTEN2_SHIFT", FTM_COMBINE_DTEN2_SHIFT, SHIFT(20)},
	{"FTM_COMBINE_SYNCEN2_MASK", FTM_COMBINE_SYNCEN2_MASK, MASK(21,1)},
	{"FTM_COMBINE_SYNCEN2_SHIFT", FTM_COMBINE_SYNCEN2_SHIFT, SHIFT(21)},
	{"FTM_COMBINE_FAULTEN2_MASK", FTM_COMBINE_FAULTEN2_MASK, MASK(22,1)},
	{"FTM_COMBINE_FAULTEN2_SHIFT", FTM_COMBINE_FAULTEN2_SHIFT, SHIFT(22)},
	{"FTM_COMBINE_COMBINE3_MASK", FTM_COMBINE_COMBINE3_MASK, MASK(24,1)},
	{"FTM_COMBINE_COMBINE3_SHIFT", FTM_COMBINE_COMBINE3_SHIFT, SHIFT(24)},
	{"FTM_COMBINE_COMP3_MASK", FTM_COMBINE_COMP3_MASK, MASK(25,1)},
	{"FTM_COMBINE_COMP3_SHIFT", FTM_COMBINE_COMP3_SHIFT, SHIFT(25)},
	{"FTM_COMBINE_DECAPEN3_MASK", FTM_COMBINE_DECAPEN3_MASK, MASK(26,1)},
	{"FTM_COMBINE_DECAPEN3_SHIFT", FTM_COMBINE_DECAPEN3_SHIFT, SHIFT(26)},
	{"FTM_COMBINE_DECAP3_MASK", FTM_COMBINE_DECAP3_MASK, MASK(27,1)},
	{"FTM_COMBINE_DECAP3_SHIFT", FTM_COMBINE_DECAP3_SHIFT, SHIFT(27)},
	{"FTM_COMBINE_DTEN3_MASK", FTM_COMBINE_DTEN3_MASK, MASK(28,1)},
	{"FTM_COMBINE_DTEN3_SHIFT", FTM_COMBINE_DTEN3_SHIFT, SHIFT(28)},
	{"FTM_COMBINE_SYNCEN3_MASK", FTM_COMBINE_SYNCEN3_MASK, MASK(29,1)},
	{"FTM_COMBINE_SYNCEN3_SHIFT", FTM_COMBINE_SYNCEN3_SHIFT, SHIFT(29)},
	{"FTM_COMBINE_FAULTEN3_MASK", FTM_COMBINE_FAULTEN3_MASK, MASK(30,1)},
	{"FTM_COMBINE_FAULTEN3_SHIFT", FTM_COMBINE_FAULTEN3_SHIFT, SHIFT(30)},
	{"FTM_DEADTIME_DTVAL_MASK", FTM_DEADTIME_DTVAL_MASK, MASK(0,6)},
	{"FTM_DEADTIME_DTVAL_SHIFT", FTM_DEADTIME_DTVAL_SHIFT, SHIFT(0)},
	{"FTM_DEADTIME_DTVAL_VALUE", FTM_DEADTIME_DTVAL(1), SHIFT_VALUE(0)},
	{"FTM_DEADTIME_DTPS_MASK", FTM_DEADTIME_DTPS_MASK, MASK(6,2)},
	{"FTM_DEADTIME_DTPS_SHIFT", FTM_DEADTIME_DTPS_SHIFT, SHIFT(6)},
	{"FTM_DEADTIME_DTPS_VALUE", FTM_DEADTIME_DTPS(1), SHIFT_VALUE(6)},
	{"FTM_EXTTRIG_CH2TRIG_MASK", FTM_EXTTRIG_CH2TRIG_MASK, MASK(0,1)},
	{"FTM_EXTTRIG_CH2TRIG_SHIFT", FTM_EXTTRIG_CH2TRIG_SHIFT, SHIFT(0)},
	{"FTM_EXTTRIG_CH3TRIG_MASK", FTM_EXTTRIG_CH3TRIG_MASK, MASK(1,1)},
	{"FTM_EXTTRIG_CH3TRIG_SHIFT", FTM_EXTTRIG_CH3TRIG_SHIFT, SHIFT(1)},
	{"FTM_EXTTRIG_CH4TRIG_MASK", FTM_EXTTRIG_CH4TRIG_MASK, MASK(2,1)},
	{"FTM_EXTTRIG_CH4TRIG_SHIFT", FTM_EXTTRIG_CH4TRIG_SHIFT, SHIFT(2)},
	{"FTM_EXTTRIG_CH5TRIG_MASK", FTM_EXTTRIG_CH5TRIG_MASK, MASK(3,1)},
	{"FTM_EXTTRIG_CH5TRIG_SHIFT", FTM_EXTTRIG_CH5TRIG_SHIFT, SHIFT(3)},
	{"FTM_EXTTRIG_CH0TRIG_MASK", FTM_EXTTRIG_CH0TRIG_MASK, MASK(4,1)},
	{"FTM_EXTTRIG_CH0TRIG_SHIFT", FTM_EXTTRIG_CH0TRIG_SHIFT, SHIFT(4)},
	{"FTM_EXTTRIG_CH1TRIG_MASK", FTM_EXTTRIG_CH1TRIG_MASK, MASK(5,1)},
	{"FTM_EXTTRIG_CH1TRIG_SHIFT", FTM_EXTTRIG_CH1TRIG_SHIFT, SHIFT(5)},
	{"FTM_EXTTRIG_TRIGF_MASK", FTM_EXTTRIG_TRIGF_MASK, MASK(7,1)},
	{"FTM_EXTTRIG_TRIGF_SHIFT", FTM_EXTTRIG_TRIGF_SHIFT, SHIFT(7)},
	{"FTM_POL_POL4_MASK", FTM_POL_POL4_MASK, MASK(4,1)},
	{"FTM_POL_POL4_SHIFT", FTM_POL_POL4_SHIFT, SHIFT(4)},
	{"FTM_POL_POL6_MASK", FTM_POL_POL6_MASK, MASK(6,1)},
	{"FTM_POL_POL6_SHIFT", FTM_POL_POL6_SHIFT, SHIFT(6)},
	{"FTM_POL_POL7_MASK", FTM_POL_POL7_MASK, MASK(7,1)},
	{"FTM_POL_POL7_SHIFT", FTM_POL_POL7_SHIFT, SHIFT(7)},
	{"FTM_FMS_FAULTF0_MASK", FTM_FMS_FAULTF0_MASK, MASK(0,1)},
	{"FTM_FMS_FAULTF0_SHIFT", FTM_FMS_FAULTF0_SHIFT, SHIFT(0)},
	{"FTM_FMS_FAULTF1_MASK", FTM_FMS_FAULTF1_MASK, MASK(1,1)},
	{"FTM_FMS_FAULTF1_SHIFT", FTM_FMS_FAULTF1_SHIFT, SHIFT(1)},
	{"FTM_FMS_FAULTF2_MASK", FTM_FMS_FAULTF2_MASK, MASK(2,1)},
	{"FTM_FMS_FAULTF2_SHIFT", FTM_FMS_FAULTF2_SHIFT, SHIFT(2)},
	{"FTM_FMS_FAULTF3_MASK", FTM_FMS_FAULTF3_MASK, MASK(3,1)},
	{"FTM_FMS_FAULTF3_SHIFT", FTM_FMS_FAULTF3_SHIFT, SHIFT(3)},
	{"FTM_FMS_FAULTIN_MASK", FTM_FMS_FAULTIN_MASK, MASK(5,1)},
	{"FTM_FMS_FAULTIN_SHIFT", FTM_FMS_FAULTIN_SHIFT, SHIFT(5)},
	{"FTM_FMS_WPEN_MASK", FTM_FMS_WPEN_MASK, MASK(6,1)},
	{"FTM_FMS_WPEN_SHIFT", FTM_FMS_WPEN_SHIFT, SHIFT(6)},
	{"FTM_FMS_FAULTF_MASK", FTM_FMS_FAULTF_MASK, MASK(7,1)},
	{"FTM_FMS_FAULTF_SHIFT", FTM_FMS_FAULTF_SHIFT, SHIFT(7)},
	{"FTM_FILTER_CH0FVAL_MASK", FTM_FILTER_CH0FVAL_MASK, MASK(0,4)},
	{"FTM_FILTER_CH0FVAL_SHIFT", FTM_FILTER_CH0FVAL_SHIFT, SHIFT(0)},
	{"FTM_FILTER_CH0FVAL_VALUE", FTM_FILTER_CH0FVAL(1), SHIFT_VALUE(0)},
	{"FTM_FILTER_CH1FVAL_MASK", FTM_FILTER_CH1FVAL_MASK, MASK(4,4)},
	{"FTM_FILTER_CH1FVAL_SHIFT", FTM_FILTER_CH1FVAL_SHIFT, SHIFT(4)},
	{"FTM_FILTER_CH1FVAL_VALUE", FTM_FILTER_CH1FVAL(1), SHIFT_VALUE(4)},
	{"FTM_FILTER_CH2FVAL_MASK", FTM_FILTER_CH2FVAL_MASK, MASK(8,4)},
	{"FTM_FILTER_CH2FVAL_SHIFT", FTM_FILTER_CH2FVAL_SHIFT, SHIFT(8)},
	{"FTM_FILTER_CH2FVAL_VALUE", FTM_FILTER_CH2FVAL(1), SHIFT_VALUE(8)},
	{"FTM_FILTER_CH3FVAL_MASK", FTM_FILTER_CH3FVAL_MASK, MASK(12,4)},
	{"FTM_FILTER_CH3FVAL_SHIFT", FTM_FILTER_CH3FVAL_SHIFT, SHIFT(12)},
	{"FTM_FILTER_CH3FVAL_VALUE", FTM_FILTER_CH3FVAL(1), SHIFT_VALUE(12)},
	{"FTM_FLTCTRL_FAULT0EN_MASK", FTM_FLTCTRL_FAULT0EN_MASK, MASK(0,1)},
	{"FTM_FLTCTRL_FAULT0EN_SHIFT", FTM_FLTCTRL_FAULT0EN_SHIFT, SHIFT(0)},
	{"FTM_FLTCTRL_FAULT1EN_MASK", FTM_FLTCTRL_FAULT1EN_MASK, MASK(1,1)},
	{"FTM_FLTCTRL_FAULT1EN_SHIFT", FTM_FLTCTRL_FAULT1EN_SHIFT, SHIFT(1)},
	{"FTM_FLTCTRL_FAULT2EN_MASK", FTM_FLTCTRL_FAULT2EN_MASK, MASK(2,1)},
	{"FTM_FLTCTRL_FAULT2EN_SHIFT", FTM_FLTCTRL_FAULT2EN_SHIFT, SHIFT(2)},
	{"FTM_FLTCTRL_FAULT3EN_MASK", FTM_FLTCTRL_FAULT3EN_MASK, MASK(3,1)},
	{"FTM_FLTCTRL_FAULT3EN_SHIFT", FTM_FLTCTRL_FAULT3EN_SHIFT, SHIFT(3)},
	{"FTM_FLTCTRL_FFLTR0EN_MASK", FTM_FLTCTRL_FFLTR0EN_MASK, MASK(4,1)},
	{"FTM_FLTCTRL_FFLTR0EN_SHIFT", FTM_FLTCTRL_FFLTR0EN_SHIFT, SHIFT(4)},
	{"FTM_FLTCTRL_FFLTR1EN_MASK", FTM_FLTCTRL_FFLTR1EN_MASK, MASK(5,1)},
	{"FTM_FLTCTRL_FFLTR1EN_SHIFT", FTM_FLTCTRL_FFLTR1EN_SHIFT, SHIFT(5)},
	{"FTM_FLTCTRL_FFLTR2EN_MASK", FTM_FLTCTRL_FFLTR2EN_MASK, MASK(6,1)},
	{"FTM_FLTCTRL_FFLTR2EN_SHIFT", FTM_FLTCTRL_FFLTR2EN_SHIFT, SHIFT(6)},
	{"FTM_FLTCTRL_FFLTR3EN_MASK", FTM_FLTCTRL_FFLTR3EN_MASK, MASK(7,1)},
	{"FTM_FLTCTRL_FFLTR3EN_SHIFT", FTM_FLTCTRL_FFLTR3EN_SHIFT, SHIFT(7)},
	{"FTM_FLTCTRL_FFVAL_MASK", FTM_FLTCTRL_FFVAL_MASK, MASK(8,4)},
	{"FTM_FLTCTRL_FFVAL_SHIFT", FTM_FLTCTRL_FFVAL_SHIFT, SHIFT(8)},
	{"FTM_FLTCTRL_FFVAL_VALUE", FTM_FLTCTRL_FFVAL(1), SHIFT_VALUE(8)},
	{"FTM_QDCTRL_QUADEN_MASK", FTM_QDCTRL_QUADEN_MASK, MASK(0,1)},
	{"FTM_QDCTRL_QUADEN_SHIFT", FTM_QDCTRL_QUADEN_SHIFT, SHIFT(0)},
	{"FTM_QDCTRL_TOFDIR_MASK", FTM_QDCTRL_TOFDIR_MASK, MASK(1,1)},
	{"FTM_QDCTRL_TOFDIR_SHIFT", FTM_QDCTRL_TOFDIR_SHIFT, SHIFT(1)},
	{"FTM_QDCTRL_QUADIR_MASK", FTM_QDCTRL_QUADIR_MASK, MASK(2,1)},
	{"FTM_QDCTRL_QUADIR_SHIFT", FTM_QDCTRL_QUADIR_SHIFT, SHIFT(2)},
	{"FTM_QDCTRL_QUADMODE_MASK", FTM_QDCTRL_QUADMODE_MASK, MASK(3,1)},
	{"FTM_QDCTRL_QUADMODE_SHIFT", FTM_QDCTRL_QUADMODE_SHIFT, SHIFT(3)},
	{"FTM_QDCTRL_PHBPOL_MASK", FTM_QDCTRL_PHBPOL_MASK, MASK(4,1)},
	{"FTM_QDCTRL_PHBPOL_SHIFT", FTM_QDCTRL_PHBPOL_SHIFT, SHIFT(4)},
	{"FTM_QDCTRL_PHAPOL_MASK", FTM_QDCTRL_PHAPOL_MASK, MASK(5,1)},
	{"FTM_QDCTRL_PHAPOL_SHIFT", FTM_QDCTRL_PHAPOL_SHIFT, SHIFT(5)},
	{"FTM_QDCTRL_PHBFLTREN_MASK", FTM_QDCTRL_PHBFLTREN_MASK, MASK(6,1)},
	{"FTM_QDCTRL_PHBFLTREN_SHIFT", FTM_QDCTRL_PHBFLTREN_SHIFT, SHIFT(6)},
	{"FTM_QDCTRL_PHAFLTREN_MASK", FTM_QDCTRL_PHAFLTREN_MASK, MASK(7,1)},
	{"FTM_QDCTRL_PHAFLTREN_SHIFT", FTM_QDCTRL_PHAFLTREN_SHIFT, SHIFT(7)},
	{"FTM_CONF_NUMTOF_MASK", FTM_CONF_NUMTOF_MASK, MASK(0,5)},
	{"FTM_CONF_NUMTOF_SHIFT", FTM_CONF_NUMTOF_SHIFT, SHIFT(0)},
	{"FTM_CONF_NUMTOF_VALUE", FTM_CONF_NUMTOF(1), SHIFT_VALUE(0)},
	{"FTM_CONF_BDMMODE_MASK", FTM_CONF_BDMMODE_MASK, MASK(6,2)},
	{"FTM_CONF_BDMMODE_SHIFT", FTM_CONF_BDMMODE_SHIFT, SHIFT(6)},
	{"FTM_CONF_BDMMODE_VALUE", FTM_CONF_BDMMODE(1), SHIFT_VALUE(6)},
	{"FTM_CONF_GTBEOUT_MASK", FTM_CONF_GTBEOUT_MASK, MASK(10,1)},
	{"FTM_CONF_GTBEOUT_SHIFT", FTM_CONF_GTBEOUT_SHIFT, SHIFT(10)},
	{"FTM_FLTPOL_FLT0POL_MASK", FTM_FLTPOL_FLT0POL_MASK, MASK(0,1)},
	{"FTM_FLTPOL_FLT0POL_SHIFT", FTM_FLTPOL_FLT0POL_SHIFT, SHIFT(0)},
	{"FTM_FLTPOL_FLT1POL_MASK", FTM_FLTPOL_FLT1POL_MASK, MASK(1,1)},
	{"FTM_FLTPOL_FLT1POL_SHIFT", FTM_FLTPOL_FLT1POL_SHIFT, SHIFT(1)},
	{"FTM_FLTPOL_FLT2POL_MASK", FTM_FLTPOL_FLT2POL_MASK, MASK(2,1)},
	{"FTM_FLTPOL_FLT2POL_SHIFT", FTM_FLTPOL_FLT2POL_SHIFT, SHIFT(2)},
	{"FTM_FLTPOL_FLT3POL_MASK", FTM_FLTPOL_FLT3POL_MASK, MASK(3,1)},
	{"FTM_FLTPOL_FLT3POL_SHIFT", FTM_FLTPOL_FLT3POL_SHIFT, SHIFT(3)},
	{"FTM_SYNCONF_HWTRIGMODE_MASK", FTM_SYNCONF_HWTRIGMODE_MASK, MASK(0,1)},
	{"FTM_SYNCONF_HWTRIGMODE_SHIFT", FTM_SYNCONF_HWTRIGMODE_SHIFT, SHIFT(0)},
	{"FTM_SYNCONF_CNTINC_MASK", FTM_SYNCONF_CNTINC_MASK, MASK(2,1)},
	{"FTM_SYNCONF_CNTINC_SHIFT", FTM_SYNCONF_CNTINC_SHIFT, SHIFT(2)},
	{"FTM_SYNCONF_INVC_MASK", FTM_SYNCONF_INVC_MASK, MASK(4,1)},
	{"FTM_SYNCONF_INVC_SHIFT", FTM_SYNCONF_INVC_SHIFT, SHIFT(4)},
	{"FTM_SYNCONF_SWOC_MASK", FTM_SYNCONF_SWOC_MASK, MASK(5,1)},
	{"FTM_SYNCONF_SWOC_SHIFT", FTM_SYNCONF_SWOC_SHIFT, SHIFT(5)},
	{"FTM_SYNCONF_SYNCMODE_MASK", FTM_SYNCONF_SYNCMODE_MASK, MASK(7,1)},
	{"FTM_SYNCONF_SYNCMODE_SHIFT", FTM_SYNCONF_SYNCMODE_SHIFT, SHIFT(7)},
	{"FTM_SYNCONF_SWRSTCNT_MASK", FTM_SYNCONF_SWRSTCNT_MASK, MASK(8,1)},
	{"FTM_SYNCONF_SWRSTCNT_SHIFT", FTM_SYNCONF_SWRSTCNT_SHIFT, SHIFT(8)},
	{"FTM_SYNCONF_SWWRBUF_MASK", FTM_SYNCONF_SWWRBUF_MASK, MASK(9,1)},
	{"FTM_SYNCONF_SWWRBUF_SHIFT", FTM_SYNCONF_SWWRBUF_SHIFT, SHIFT(9)},
	{"FTM_SYNCONF_SWOM_MASK", FTM_SYNCONF_SWOM_MASK, MASK(10,1)},
	{"FTM_SYNCONF_SWOM_SHIFT", FTM_SYNCONF_SWOM_SHIFT, SHIFT(10)},
	{"FTM_SYNCONF_SWINVC_MASK", FTM_SYNCONF_SWINVC_MASK, MASK(11,1)},
	{"FTM_SYNCONF_SWINVC_SHIFT", FTM_SYNCONF_SWINVC_SHIFT, SHIFT(11)},
	{"FTM_SYNCONF_SWSOC_MASK", FTM_SYNCONF_SWSOC_MASK, MASK(12,1)},
	{"FTM_SYNCONF_SWSOC_SHIFT", FTM_SYNCONF_SWSOC_SHIFT, SHIFT(12)},
	{"FTM_SYNCONF_HWRSTCNT_MASK", FTM_SYNCONF_HWRSTCNT_MASK, MASK(16,1)},
	{"FTM_SYNCONF_HWRSTCNT_SHIFT", FTM_SYNCONF_HWRSTCNT_SHIFT, SHIFT(16)},
	{"FTM_SYNCONF_HWWRBUF_MASK", FTM_SYNCONF_HWWRBUF_MASK, MASK(17,1)},
	{"FTM_SYNCONF_HWWRBUF_SHIFT", FTM_SYNCONF_HWWRBUF_SHIFT, SHIFT(17)},
	{"FTM_SYNCONF_HWOM_MASK", FTM_SYNCONF_HWOM_MASK, MASK(18,1)},
	{"FTM_SYNCONF_HWOM_SHIFT", FTM_SYNCONF_HWOM_SHIFT, SHIFT(18)},
	{"FTM_SYNCONF_HWINVC_MASK", FTM_SYNCONF_HWINVC_MASK, MASK(19,1)},
	{"FTM_SYNCONF_HWINVC_SHIFT", FTM_SYNCONF_HWINVC_SHIFT, SHIFT(19)},
	{"FTM_SYNCONF_HWSOC_MASK", FTM_SYNCONF_HWSOC_MASK, MASK(20,1)},
	{"FTM_SYNCONF_HWSOC_SHIFT", FTM_SYNCONF_HWSOC_SHIFT, SHIFT(20)},
	{"FTM_INVCTRL_INV0EN_MASK", FTM_INVCTRL_INV0EN_MASK, MASK(0,1)},
	{"FTM_INVCTRL_INV0EN_SHIFT", FTM_INVCTRL_INV0EN_SHIFT, SHIFT(0)},
	{"FTM_INVCTRL_INV1EN_MASK", FTM_INVCTRL_INV1EN_MASK, MASK(1,1)},
	{"FTM_INVCTRL_INV1EN_SHIFT", FTM_INVCTRL_INV1EN_SHIFT, SHIFT(1)},
	{"FTM_INVCTRL_INV2EN_MASK", FTM_INVCTRL_INV2EN_MASK, MASK(2,1)},
	{"FTM_INVCTRL_INV2EN_SHIFT", FTM_INVCTRL_INV2EN_SHIFT, SHIFT(2)},
	{"FTM_INVCTRL_INV3EN_MASK", FTM_INVCTRL_INV3EN_MASK, MASK(3,1)},
	{"FTM_INVCTRL_INV3EN_SHIFT", FTM_INVCTRL_INV3EN_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH0OC_MASK", FTM_SWOCTRL_CH0OC_MASK, MASK(0,1)},
	{"FTM_SWOCTRL_CH0OC_SHIFT", FTM_SWOCTRL_CH0OC_SHIFT, SHIFT(0)},
	{"FTM_SWOCTRL_CH1OC_MASK", FTM_SWOCTRL_CH1OC_MASK, MASK(1,1)},
	{"FTM_SWOCTRL_CH1OC_SHIFT", FTM_SWOCTRL_CH1OC_SHIFT, SHIFT(1)},
	{"FTM_SWOCTRL_CH2OC_MASK", FTM_SWOCTRL_CH2OC_MASK, MASK(2,1)},
	{"FTM_SWOCTRL_CH2OC_SHIFT", FTM_SWOCTRL_CH2OC_SHIFT, SHIFT(2)},
	{"FTM_SWOCTRL_CH3OC_MASK", FTM_SWOCTRL_CH3OC_MASK, MASK(3,1)},
	{"FTM_SWOCTRL_CH3OC_SHIFT", FTM_SWOCTRL_CH3OC_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH4OC_MASK", FTM_SWOCTRL_CH4OC_MASK, MASK(4,1)},
	{"FTM_SWOCTRL_CH4OC_SHIFT", FTM_SWOCTRL_CH4OC_SHIFT, SHIFT(4)},
	{"FTM_SWOCTRL_CH5OC_MASK", FTM_SWOCTRL_CH5OC_MASK, MASK(5,1)},
	{"FTM_SWOCTRL_CH5OC_SHIFT", FTM_SWOCTRL_CH5OC_SHIFT, SHIFT(5)},
	{"FTM_SWOCTRL_CH6OC_MASK", FTM_SWOCTRL_CH6OC_MASK, MASK(6,1)},
	{"FTM_SWOCTRL_CH6OC_SHIFT", FTM_SWOCTRL_CH6OC_SHIFT, SHIFT(6)},
	{"FTM_SWOCTRL_CH7OC_MASK", FTM_SWOCTRL_CH7OC_MASK, MASK(7,1)},
	{"FTM_SWOCTRL_CH7OC_SHIFT", FTM_SWOCTRL_CH7OC_SHIFT, SHIFT(7)},
	{"FTM_SWOCTRL_CH0OCV_MASK", FTM_SWOCTRL_CH0OCV_MASK, MASK(8,1)},
	{"FTM_SWOCTRL_CH0OCV_SHIFT", FTM_SWOCTRL_CH0OCV_SHIFT, SHIFT(8)},
	{"FTM_SWOCTRL_CH1OCV_MASK", FTM_SWOCTRL_CH1OCV_MASK, MASK(9,1)},
	{"FTM_SWOCTRL_CH1OCV_SHIFT", FTM_SWOCTRL_CH1OCV_SHIFT, SHIFT(9)},
	{"FTM_SWOCTRL_CH2OCV_MASK", FTM_SWOCTRL_CH2OCV_MASK, MASK(10,1)},
	{"FTM_SWOCTRL_CH2OCV_SHIFT", FTM_SWOCTRL_CH2OCV_SHIFT, SHIFT(10)},
	{"FTM_SWOCTRL_CH3OCV_MASK", FTM_SWOCTRL_CH3OCV_MASK, MASK(11,1)},
	{"FTM_SWOCTRL_CH3OCV_SHIFT", FTM_SWOCTRL_CH3OCV_SHIFT, SHIFT(11)},
	{"FTM_SWOCTRL_CH4OCV_MASK", FTM_SWOCTRL_CH4OCV_MASK, MASK(12,1)},
	{"FTM_SWOCTRL_CH4OCV_SHIFT", FTM_SWOCTRL_CH4OCV_SHIFT, SHIFT(12)},
	{"FTM_SWOCTRL_CH5OCV_MASK", FTM_SWOCTRL_CH5OCV_MASK, MASK(13,1)},
	{"FTM_SWOCTRL_CH5OCV_SHIFT", FTM_SWOCTRL_CH5OCV_SHIFT, SHIFT(13)},
	{"FTM_SWOCTRL_CH6OCV_MASK", FTM_SWOCTRL_CH6OCV_MASK, MASK(14,1)},
	{"FTM_SWOCTRL_CH6OCV_SHIFT", FTM_SWOCTRL_CH6OCV_SHIFT, SHIFT(14)},
	{"FTM_SWOCTRL_CH7OCV_MASK", FTM_SWOCTRL_CH7OCV_MASK, MASK(15,1)},
	{"FTM_SWOCTRL_CH7OCV_SHIFT", FTM_SWOCTRL_CH7OCV_SHIFT, SHIFT(15)},
	{"FTM_PWMLOAD_CH0SEL_MASK", FTM_PWMLOAD_CH0SEL_MASK, MASK(0,1)},
	{"FTM_PWMLOAD_CH0SEL_SHIFT", FTM_PWMLOAD_CH0SEL_SHIFT, SHIFT(0)},
	{"FTM_PWMLOAD_CH1SEL_MASK", FTM_PWMLOAD_CH1SEL_MASK, MASK(1,1)},
	{"FTM_PWMLOAD_CH1SEL_SHIFT", FTM_PWMLOAD_CH1SEL_SHIFT, SHIFT(1)},
	{"FTM_PWMLOAD_CH2SEL_MASK", FTM_PWMLOAD_CH2SEL_MASK, MASK(2,1)},
	{"FTM_PWMLOAD_CH2SEL_SHIFT", FTM_PWMLOAD_CH2SEL_SHIFT, SHIFT(2)},
	{"FTM_PWMLOAD_CH3SEL_MASK", FTM_PWMLOAD_CH3SEL_MASK, MASK(3,1)},
	{"FTM_PWMLOAD_CH3SEL_SHIFT", FTM_PWMLOAD_CH3SEL_SHIFT, SHIFT(3)},
	{"FTM_PWMLOAD_CH4SEL_MASK", FTM_PWMLOAD_CH4SEL_MASK, MASK(4,1)},
	{"FTM_PWMLOAD_CH4SEL_SHIFT", FTM_PWMLOAD_CH4SEL_SHIFT, SHIFT(4)},
	{"FTM_PWMLOAD_CH5SEL_MASK", FTM_PWMLOAD_CH5SEL_MASK, MASK(5,1)},
	{"FTM_PWMLOAD_CH5SEL_SHIFT", FTM_PWMLOAD_CH5SEL_SHIFT, SHIFT(5)},
	{"FTM_PWMLOAD_CH6SEL_MASK", FTM_PWMLOAD_CH6SEL_MASK, MASK(6,1)},
	{"FTM_PWMLOAD_CH6SEL_SHIFT", FTM_PWMLOAD_CH6SEL_SHIFT, SHIFT(6)},
	{"FTM_PWMLOAD_CH7SEL_MASK", FTM_PWMLOAD_CH7SEL_MASK, MASK(7,1)},
	{"FTM_PWMLOAD_CH7SEL_SHIFT", FTM_PWMLOAD_CH7SEL_SHIFT, SHIFT(7)},
	{"FTM_PWMLOAD_LDOK_MASK", FTM_PWMLOAD_LDOK_MASK, MASK(9,1)},
	{"FTM_PWMLOAD_LDOK_SHIFT", FTM_PWMLOAD_LDOK_SHIFT, SHIFT(9)},
	{"FTM_CnSC_ICRST_MASK", FTM_CnSC_ICRST_MASK, MASK(1,1)},
	{"FTM_CnSC_ICRST_SHIFT", FTM_CnSC_ICRST_SHIFT, SHIFT(1)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PSOR_PTSO_MASK", GPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"GPIO_PSOR_PTSO_SHIFT", GPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"GPIO_PSOR_PTSO_VALUE", GPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"GPIO_PCOR_PTCO_MASK", GPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"GPIO_PCOR_PTCO_SHIFT", GPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"GPIO_PCOR_PTCO_VALUE", GPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"GPIO_PTOR_PTTO_MASK", GPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"GPIO_PTOR_PTTO_SHIFT", GPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"GPIO_PTOR_PTTO_VALUE", GPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_PFE_MASK", PORT_PCR_PFE_MASK, MASK(4,1)},
	{"PORT_PCR_PFE_SHIFT", PORT_PCR_PFE_SHIFT, SHIFT(4)},
	{"PORT_PCR_DSE_MASK", PORT_PCR_DSE_MASK, MASK(6,1)},
	{"PORT_PCR_DSE_SHIFT", PORT_PCR_DSE_SHIFT, SHIFT(6)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"UART_BDH_SBNS_MASK", UART_BDH_SBNS_MASK, MASK(5,1)},
	{"UART_BDH_SBNS_SHIFT", UART_BDH_SBNS_SHIFT, SHIFT(5)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_UARTSWAI_MASK", UART_C1_UARTSWAI_MASK, MASK(6,1)},
	{"UART_C1_UARTSWAI_SHIFT", UART_C1_UARTSWAI_SHIFT, SHIFT(6)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_LBKDE_MASK", UART_S2_LBKDE_MASK, MASK(1,1)},
	{"UART_S2_LBKDE_SHIFT", UART_S2_LBKDE_SHIFT, SHIFT(1)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_S2_LBKDIF_MASK", UART_S2_LBKDIF_MASK, MASK(7,1)},
	{"UART_S2_LBKDIF_SHIFT", UART_S2_LBKDIF_SHIFT, SHIFT(7)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_BDH_LBKDIE_MASK", UART_BDH_LBKDIE_MASK, MASK(7,1)},
	{"UART_BDH_LBKDIE_SHIFT", UART_BDH_LBKDIE_SHIFT, SHIFT(7)}
};