# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source lbist_simulation_script.tcl
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:30 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_n
# -- Compiling architecture bhv of mux2to1_n
# End time: 17:23:30 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:32 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lfsr
# -- Compiling architecture structure of lfsr
# End time: 17:23:32 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:33 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/tpg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tpg
# -- Compiling architecture structure of tpg
# End time: 17:23:33 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:34 on Jan 15,2022
# vlog -reportprogress 300 -work ./work ../out_eval/misr.v 
# -- Compiling module misr
# 
# Top level modules:
# 	misr
# End time: 17:23:34 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:35 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../out_eval/out_eval.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_evaluator
# -- Compiling architecture structure of output_evaluator
# End time: 17:23:35 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:36 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture beh of counter
# End time: 17:23:36 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:37 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/test_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_counter
# -- Compiling architecture structure of test_counter
# End time: 17:23:37 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:38 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../bist_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bist_controller
# -- Compiling architecture bhv of bist_controller
# End time: 17:23:38 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:39 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../lbist_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity riscv_lbist
# -- Compiling architecture structure of riscv_lbist
# End time: 17:23:39 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:40 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tb/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 17:23:40 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:23:41 on Jan 15,2022
# vlog -reportprogress 300 -work work ../tb/tb_lbist_wrapper.v 
# -- Compiling module tb_lbist
# ** Error: ../tb/tb_lbist_wrapper.v(51): (vlog-2110) Illegal reference to net "pis_i".
# End time: 17:23:41 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /eda/mentor/2016-17/RHELx86/QUESTA-CORE-PRIME_10.5c-4/questasim/linux_x86_64/vlog failed.
source lbist_simulation_script.tcl
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:08 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_n
# -- Compiling architecture bhv of mux2to1_n
# End time: 17:24:08 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:09 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lfsr
# -- Compiling architecture structure of lfsr
# End time: 17:24:09 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:10 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/tpg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tpg
# -- Compiling architecture structure of tpg
# End time: 17:24:10 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:11 on Jan 15,2022
# vlog -reportprogress 300 -work ./work ../out_eval/misr.v 
# -- Compiling module misr
# 
# Top level modules:
# 	misr
# End time: 17:24:11 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:12 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../out_eval/out_eval.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_evaluator
# -- Compiling architecture structure of output_evaluator
# End time: 17:24:12 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:13 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture beh of counter
# End time: 17:24:13 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:14 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/test_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_counter
# -- Compiling architecture structure of test_counter
# End time: 17:24:14 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:15 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../bist_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bist_controller
# -- Compiling architecture bhv of bist_controller
# End time: 17:24:15 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:16 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../lbist_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity riscv_lbist
# -- Compiling architecture structure of riscv_lbist
# End time: 17:24:16 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:17 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tb/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 17:24:17 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:24:18 on Jan 15,2022
# vlog -reportprogress 300 -work work ../tb/tb_lbist_wrapper.v 
# -- Compiling module tb_lbist
# 
# Top level modules:
# 	tb_lbist
# End time: 17:24:18 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.riscv_lbist 
# Start time: 17:24:19 on Jan 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.riscv_lbist(structure)#1
# Loading work.misr(fast)
# (vish-4014) No objects found matching '/tb_lbist/DUT/*'.
quit -sim
# End time: 17:26:38 on Jan 15,2022, Elapsed time: 0:02:19
# Errors: 1, Warnings: 0
vsim work.tb_lbist
# vsim work.tb_lbist 
# Start time: 17:26:49 on Jan 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_lbist(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
# Loading ieee.numeric_std(body)
# Loading work.riscv_lbist(structure)#1
# Loading work.misr(fast)
add wave -group LBIST sim:/tb_lbist/DUT/*
run 2000 ns
quit -sim
# End time: 17:36:21 on Jan 15,2022, Elapsed time: 0:09:32
# Errors: 0, Warnings: 0
source lbist_simulation_script.tcl
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:10 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_n
# -- Compiling architecture bhv of mux2to1_n
# End time: 17:37:11 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:14 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lfsr
# -- Compiling architecture structure of lfsr
# End time: 17:37:14 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:16 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tpg_2/tpg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tpg
# -- Compiling architecture structure of tpg
# End time: 17:37:16 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:18 on Jan 15,2022
# vlog -reportprogress 300 -work ./work ../out_eval/misr.v 
# -- Compiling module misr
# 
# Top level modules:
# 	misr
# End time: 17:37:18 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:19 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../out_eval/out_eval.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_evaluator
# -- Compiling architecture structure of output_evaluator
# End time: 17:37:19 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:20 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture beh of counter
# End time: 17:37:20 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:21 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../test_counter/test_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_counter
# -- Compiling architecture structure of test_counter
# End time: 17:37:21 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:22 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../bist_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bist_controller
# -- Compiling architecture bhv of bist_controller
# End time: 17:37:22 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:23 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../lbist_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity riscv_lbist
# -- Compiling architecture structure of riscv_lbist
# End time: 17:37:24 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:24 on Jan 15,2022
# vcom -reportprogress 300 -93 -work ./work ../tb/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 17:37:25 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 17:37:25 on Jan 15,2022
# vlog -reportprogress 300 -work work ../tb/tb_lbist_wrapper.v 
# -- Compiling module tb_lbist
# 
# Top level modules:
# 	tb_lbist
# End time: 17:37:26 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.tb_lbist 
# Start time: 17:37:26 on Jan 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_lbist(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
# Loading ieee.numeric_std(body)
# Loading work.riscv_lbist(structure)#1
# Loading work.misr(fast)
run 2000 ns
run 112000 ns 
exit
# End time: 17:41:38 on Jan 15,2022, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
