# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AND_gate.srcs/sources_1/new/AND_Gate.vhd" \
"../../../../AND_gate.srcs/sim_1/new/AND_tb.vhd" \

# Do not sort compile order
nosort
