Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 11 15:24:10 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (20)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.106        0.000                      0                  313        0.155        0.000                      0                  313        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.106        0.000                      0                  313        0.155        0.000                      0                  313        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.625%)  route 3.366ns (80.375%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.118     8.792 r  button_cond/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     9.337    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.631    14.443    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.625%)  route 3.366ns (80.375%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.118     8.792 r  button_cond/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     9.337    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.631    14.443    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.625%)  route 3.366ns (80.375%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.118     8.792 r  button_cond/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     9.337    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.631    14.443    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.625%)  route 3.366ns (80.375%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.118     8.792 r  button_cond/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     9.337    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.631    14.443    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.828ns (18.933%)  route 3.545ns (81.067%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.798 r  button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.724     9.522    button_cond_n_19
    SLICE_X44Y46         FDRE                                         r  M_board_state_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  M_board_state_q_reg[11]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.872    M_board_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.828ns (18.933%)  route 3.545ns (81.067%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.798 r  button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.724     9.522    button_cond_n_19
    SLICE_X44Y46         FDSE                                         r  M_board_state_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X44Y46         FDSE                                         r  M_board_state_q_reg[6]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X44Y46         FDSE (Setup_fdse_C_CE)      -0.205    14.872    M_board_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.822ns (21.515%)  route 2.999ns (78.485%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.432     8.209    reset_btn_cond/M_reset_btn_detector_out
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.118     8.327 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.642     8.969    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.726    14.348    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.822ns (21.515%)  route 2.999ns (78.485%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.432     8.209    reset_btn_cond/M_reset_btn_detector_out
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.118     8.327 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.642     8.969    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.726    14.348    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.828ns (19.149%)  route 3.496ns (80.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.798 r  button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.675     9.472    button_cond_n_19
    SLICE_X45Y45         FDSE                                         r  M_board_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X45Y45         FDSE                                         r  M_board_state_q_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X45Y45         FDSE (Setup_fdse_C_CE)      -0.205    14.872    M_board_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 reset_btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.828ns (19.149%)  route 3.496ns (80.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.148    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  reset_btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.821     6.425    reset_btn_cond/M_ctr_q_reg[0]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  reset_btn_cond/M_last_q_i_4/O
                         net (fo=3, routed)           1.104     7.653    reset_btn_cond/M_last_q_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  reset_btn_cond/M_val_q[3]_i_4/O
                         net (fo=26, routed)          0.897     8.674    button_cond/M_reset_btn_detector_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.798 r  button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.675     9.472    button_cond_n_19
    SLICE_X45Y45         FDSE                                         r  M_board_state_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X45Y45         FDSE                                         r  M_board_state_q_reg[7]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X45Y45         FDSE (Setup_fdse_C_CE)      -0.205    14.872    M_board_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=5, routed)           0.110     1.758    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/Q[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.048     1.806 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.806    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_3__0_n_0
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131     1.651    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 reset_btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.564     1.508    reset_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  reset_btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  reset_btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.115     1.764    reset_btn_cond/sync/M_pipe_d__0[1]
    SLICE_X42Y42         FDRE                                         r  reset_btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    reset_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  reset_btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.060     1.602    reset_btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/Q
                         net (fo=5, routed)           0.110     1.758    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/Q[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[1]_i_1__0_n_0
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120     1.640    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    button_cond/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  button_cond/M_ctr_q_reg[18]/Q
                         net (fo=4, routed)           0.092     1.739    button_cond/M_ctr_q_reg[18]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  button_cond/M_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.784    button_detector/M_button_detector_in
    SLICE_X32Y44         FDRE                                         r  button_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    button_detector/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  button_detector/M_last_q_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.611    button_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/Q
                         net (fo=4, routed)           0.094     1.765    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/Q[1]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.048     1.813 r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q[2]_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107     1.627    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.562     1.506    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y40         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.166     1.813    reset_cond/M_stage_d[2]
    SLICE_X41Y42         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y42         FDSE (Hold_fdse_C_D)         0.070     1.592    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 diff_control/M_difficulty_level_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_control/M_turns_hidden_left_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    diff_control/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  diff_control/M_difficulty_level_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  diff_control/M_difficulty_level_q_reg[1]/Q
                         net (fo=4, routed)           0.091     1.725    diff_control/M_difficulty_level_q[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.099     1.824 r  diff_control/M_turns_hidden_left_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    diff_control/M_turns_hidden_left_q[1]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  diff_control/M_turns_hidden_left_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.833     2.023    diff_control/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  diff_control/M_turns_hidden_left_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    diff_control/M_turns_hidden_left_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 diff_btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.564     1.508    diff_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  diff_btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.823    diff_btn_cond/sync/M_pipe_d__1[1]
    SLICE_X36Y48         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.833     2.023    diff_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.066     1.574    diff_btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 diff_control/M_turns_hidden_left_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_control/M_turns_hidden_left_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    diff_control/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  diff_control/M_turns_hidden_left_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  diff_control/M_turns_hidden_left_q_reg[0]/Q
                         net (fo=19, routed)          0.156     1.804    diff_control/M_turns_hidden_left_q[0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  diff_control/M_turns_hidden_left_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    diff_control/M_turns_hidden_left_q[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  diff_control/M_turns_hidden_left_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.833     2.023    diff_control/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  diff_control/M_turns_hidden_left_q_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    diff_control/M_turns_hidden_left_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.563     1.507    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.181     1.829    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_dec_ctr_digits[0]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.043     1.872 r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_3/O
                         net (fo=1, routed)           0.000     1.872    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/p_1_in[3]
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     2.022    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107     1.614    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   M_board_state_q_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   M_board_state_q_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43   M_board_state_q_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X44Y46   M_board_state_q_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   M_board_state_q_reg[7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43   M_board_state_q_reg[8]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   M_board_state_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   M_game_state_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   button_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   button_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   button_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   button_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   button_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y41   button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y41   button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y41   button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y41   button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   button_cond/M_ctr_q_reg[8]/C



