<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3415" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3415{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3415{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3415{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3415{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t5_3415{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_3415{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3415{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3415{left:70px;bottom:979px;letter-spacing:0.13px;}
#t9_3415{left:152px;bottom:979px;letter-spacing:0.14px;word-spacing:0.01px;}
#ta_3415{left:70px;bottom:955px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tb_3415{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3415{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#td_3415{left:70px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#te_3415{left:70px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3415{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tg_3415{left:70px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_3415{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3415{left:70px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3415{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tk_3415{left:70px;bottom:592px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tl_3415{left:70px;bottom:576px;letter-spacing:-0.13px;word-spacing:-1.36px;}
#tm_3415{left:70px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tn_3415{left:70px;bottom:534px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3415{left:70px;bottom:518px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tp_3415{left:70px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3415{left:70px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tr_3415{left:70px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_3415{left:70px;bottom:443px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3415{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3415{left:70px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3415{left:70px;bottom:392px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tw_3415{left:70px;bottom:334px;letter-spacing:0.13px;}
#tx_3415{left:152px;bottom:334px;letter-spacing:0.14px;word-spacing:0.01px;}
#ty_3415{left:70px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3415{left:70px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3415{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t11_3415{left:70px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3415{left:70px;bottom:243px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_3415{left:70px;bottom:216px;}
#t14_3415{left:96px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t15_3415{left:96px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3415{left:70px;bottom:177px;}
#t17_3415{left:96px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3415{left:70px;bottom:154px;}
#t19_3415{left:96px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3415{left:70px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3415{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_3415{left:368px;bottom:751px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1d_3415{left:470px;bottom:751px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1e_3415{left:255px;bottom:854px;letter-spacing:-0.16px;}
#t1f_3415{left:661px;bottom:854px;}
#t1g_3415{left:269px;bottom:800px;letter-spacing:0.11px;}
#t1h_3415{left:269px;bottom:787px;letter-spacing:0.04px;word-spacing:0.08px;}

.s1_3415{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3415{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3415{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3415{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3415{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3415{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3415{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3415{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3415" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3415Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3415" style="-webkit-user-select: none;"><object width="935" height="1210" data="3415/3415.svg" type="image/svg+xml" id="pdf3415" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3415" class="t s1_3415">Vol. 3A </span><span id="t2_3415" class="t s1_3415">11-31 </span>
<span id="t3_3415" class="t s2_3415">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3415" class="t s3_3415">The trigger mode register (TMR) indicates the trigger mode of the interrupt (see Figure 11-20). Upon acceptance </span>
<span id="t5_3415" class="t s3_3415">of an interrupt into the IRR, the corresponding TMR bit is cleared for edge-triggered interrupts and set for level- </span>
<span id="t6_3415" class="t s3_3415">triggered interrupts. If a TMR bit is set when an EOI cycle for its corresponding interrupt vector is generated, an </span>
<span id="t7_3415" class="t s3_3415">EOI message is sent to all I/O APICs. </span>
<span id="t8_3415" class="t s4_3415">11.8.5 </span><span id="t9_3415" class="t s4_3415">Signaling Interrupt Servicing Completion </span>
<span id="ta_3415" class="t s3_3415">For all interrupts except those delivered with the NMI, SMI, INIT, ExtINT, the start-up, or INIT-Deassert delivery </span>
<span id="tb_3415" class="t s3_3415">mode, the interrupt handler must include a write to the end-of-interrupt (EOI) register (see Figure 11-21). This </span>
<span id="tc_3415" class="t s3_3415">write must occur at the end of the handler routine, sometime before the IRET instruction. This action indicates that </span>
<span id="td_3415" class="t s3_3415">the servicing of the current interrupt is complete and the local APIC can issue the next interrupt from the ISR. </span>
<span id="te_3415" class="t s3_3415">Upon receiving an EOI, the APIC clears the highest priority bit in the ISR and dispatches the next highest priority </span>
<span id="tf_3415" class="t s3_3415">interrupt to the processor. If the terminated interrupt was a level-triggered interrupt, the local APIC also sends an </span>
<span id="tg_3415" class="t s3_3415">end-of-interrupt message to all I/O APICs. </span>
<span id="th_3415" class="t s3_3415">System software may prefer to direct EOIs to specific I/O APICs rather than having the local APIC send end-of- </span>
<span id="ti_3415" class="t s3_3415">interrupt messages to all I/O APICs. </span>
<span id="tj_3415" class="t s3_3415">Software can inhibit the broadcast of EOI message by setting bit 12 of the Spurious Interrupt Vector Register (see </span>
<span id="tk_3415" class="t s3_3415">Section 11.9). If this bit is set, a broadcast EOI is not generated on an EOI cycle even if the associated TMR bit indi- </span>
<span id="tl_3415" class="t s3_3415">cates that the current interrupt was level-triggered. The default value for the bit is 0, indicating that EOI broadcasts </span>
<span id="tm_3415" class="t s3_3415">are performed. </span>
<span id="tn_3415" class="t s3_3415">Bit 12 of the Spurious Interrupt Vector Register is reserved to 0 if the processor does not support suppression of </span>
<span id="to_3415" class="t s3_3415">EOI broadcasts. Support for EOI-broadcast suppression is reported in bit 24 in the Local APIC Version Register (see </span>
<span id="tp_3415" class="t s3_3415">Section 11.4.8); the feature is supported if that bit is set to 1. When supported, the feature is available in both </span>
<span id="tq_3415" class="t s3_3415">xAPIC mode and x2APIC mode. </span>
<span id="tr_3415" class="t s3_3415">System software desiring to perform directed EOIs for level-triggered interrupts should set bit 12 of the Spurious </span>
<span id="ts_3415" class="t s3_3415">Interrupt Vector Register and follow each the EOI to the local xAPIC for a level triggered interrupt with a directed </span>
<span id="tt_3415" class="t s3_3415">EOI to the I/O APIC generating the interrupt (this is done by writing to the I/O APIC’s EOI register). System soft- </span>
<span id="tu_3415" class="t s3_3415">ware performing directed EOIs must retain a mapping associating level-triggered interrupts with the I/O APICs in </span>
<span id="tv_3415" class="t s3_3415">the system. </span>
<span id="tw_3415" class="t s4_3415">11.8.6 </span><span id="tx_3415" class="t s4_3415">Task Priority in IA-32e Mode </span>
<span id="ty_3415" class="t s3_3415">In IA-32e mode, operating systems can manage the 16 interrupt-priority classes (see Section 11.8.3, “Interrupt, </span>
<span id="tz_3415" class="t s3_3415">Task, and Processor Priority”) explicitly using the task priority register (TPR). Operating systems can use the TPR </span>
<span id="t10_3415" class="t s3_3415">to temporarily block specific (low-priority) interrupts from interrupting a high-priority task. This is done by loading </span>
<span id="t11_3415" class="t s3_3415">TPR with a value in which the task-priority class corresponds to the highest interrupt-priority class that is to be </span>
<span id="t12_3415" class="t s3_3415">blocked. For example: </span>
<span id="t13_3415" class="t s5_3415">• </span><span id="t14_3415" class="t s3_3415">Loading the TPR with a task-priority class of 8 (01000B) blocks all interrupts with an interrupt-priority class of </span>
<span id="t15_3415" class="t s3_3415">8 or less while allowing all interrupts with an interrupt-priority class of 9 or more to be recognized. </span>
<span id="t16_3415" class="t s5_3415">• </span><span id="t17_3415" class="t s3_3415">Loading the TPR with a task-priority class of 0 enables all external interrupts. </span>
<span id="t18_3415" class="t s5_3415">• </span><span id="t19_3415" class="t s3_3415">Loading the TPR with a task-priority class of 0FH (01111B) disables all external interrupts. </span>
<span id="t1a_3415" class="t s3_3415">The TPR (shown in Figure 11-18) is cleared to 0 on reset. In 64-bit mode, software can read and write the TPR </span>
<span id="t1b_3415" class="t s3_3415">using an alternate interface, MOV CR8 instruction. The new task-priority class is established when the MOV CR8 </span>
<span id="t1c_3415" class="t s6_3415">Figure 11-21. </span><span id="t1d_3415" class="t s6_3415">EOI Register </span>
<span id="t1e_3415" class="t s7_3415">31 </span><span id="t1f_3415" class="t s7_3415">0 </span>
<span id="t1g_3415" class="t s8_3415">Address: 0FEE0 00B0H </span>
<span id="t1h_3415" class="t s8_3415">Value after reset: 0H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
