// Seed: 4028579438
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    inout tri id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8#(
        .id_19(1),
        .id_20(1),
        .id_21(id_19),
        .id_22(1)
    ),
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output supply1 id_12,
    output wor id_13,
    input tri0 id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17
);
  assign id_16 = (1);
  xnor (id_12, id_17, id_8, id_22, id_4, id_10, id_6, id_11, id_19, id_21);
  module_0(
      id_9
  );
endmodule
