- en: <samp class="SANS_Dogma_OT_Bold_B_11">GLOSSARY</samp>
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">application-specific integrated
    circuit (ASIC)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An integrated circuit that’s customized for a particular use, rather than a
    general use.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">bidirectional</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Describes an FPGA pin that can both send and receive data, often in half-duplex
    communication.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">blocking assignment</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An assignment that prevents the execution of the next statement until the current
    assignment is executed. The blocking assignment operator is <samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>
    in Verilog and <samp class="SANS_TheSansMonoCd_W5Regular_11">:</samp><samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>
    in VHDL, but in VHDL you can only create blocking assignments on variables, not
    signals.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">block RAM</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A common FPGA primitive used for larger pools of memory storage and retrieval.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">Boolean algebra</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Equations where inputs and outputs are represented with true/false, or high/low,
    or 1/0 only.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">buffer</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An electronic circuit element that isolates its input from its output.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A digital signal that steadily alternates between high and low at a fixed frequency,
    coordinating and driving the activity of an FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock data recovery (CDR)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of extracting the clock and data signals from a combined clock/data
    signal sent through SerDes. The extracted clock signal can be used to sample the
    data at the SerDes receiver.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock enable (to a flip-flop)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Labeled En, an input that allows the flip-flop output to be updated when active.
    When the clock enable is inactive, the flip-flop will retain its output state.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock input (to a flip-flop)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Labeled >, the input that takes in a clock signal, allowing a flip-flop to work.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">combinational logic</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Logic for which the outputs are determined from the present inputs, with no
    memory of past states (also called *combinatorial logic*). Combinational logic
    generates LUTs within an FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">constraints</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Rules about your FPGA that you provide to the synthesis and place and route
    tools, such as the pin locations for signals and the clock frequencies used in
    your design.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">core voltage</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The voltage at which an FPGA performs all of its internal digital processing.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">data input (to a flip-flop)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Labeled D, the input to a flip-flop that will be propagated to the output, usually
    on the rising edge of the clock.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">data output (from a flip-flop)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Labeled Q, the output of the flip-flop, usually updated on the rising edge of
    the clock.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">datasheet</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A collection of information about an electronic component. FPGAs often have
    several datasheets, and more complicated FPGAs can have a few dozen.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">DC balance</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Sending an equal number of high and low bits, in order to improve digital signal
    integrity in high-speed communications.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">debounce</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A technique for removing bounces or glitches to get a stable signal. Often used
    on mechanical switches, which can introduce glitches when a switch is toggled.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">demultiplexer (demux)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A design element that can select a single input to one of several outputs.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">device under test (DUT)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The block of code being tested by a testbench. Also called the *unit under test
    (UUT)*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">differential signaling</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A method of transmitting electrical signals with two wires by evaluating the
    difference between them. A reference to ground isn’t required.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">digital filter</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A system that performs mathematical operations on a digital signal to reduce
    or enhance certain features of that signal.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">double data rate (DDR)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Sending data on both the rising and falling edges of each clock cycle. Allows
    for twice the data throughput compared to single data rate (SDR).
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">drive strength</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A setting that controls the level of source or sink current (in mA) for a pin.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">DSP block</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A primitive used to accelerate math operations for digital signal processing
    (DSP), in particular multiplication and addition, in an FPGA. Also called a *DSP
    tile*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">duty cycle</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The percentage of time a signal is high versus low. Clock signals usually have
    a 50 percent duty cycle.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The point at which a signal, such as a clock, transitions from one state to
    another. A transition from low to high is called a rising or positive edge, and
    a transition from high to low is called a falling or negative edge.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge detection</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of finding either a rising edge or a falling edge and triggering
    some action based on that edge.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">electromagnetic interference
    (EMI)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A phenomenon caused by changing electrical and magnetic fields (for example,
    from a nearby microwave oven, cell phone, or power line) that can cause disturbances
    in other systems.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">event</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An action that a state machine responds to, such as a timer expiring, a button
    being pressed, or some input trigger.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">first in, first out (FIFO)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A common type of buffer, where the first word written is the first word read
    out.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">flip-flop</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The critical component inside an FPGA responsible for storing state. Uses a
    clock as an input and passes the signal from its data input to its data output,
    usually on the rising edge of the clock. Also called a *register*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Short for *field programmable gate array*, a digital circuit that can be programmed
    with Verilog or VHDL to solve a wide array of digital logic problems.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA development board</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A printed circuit board (PCB) with an FPGA on it that allows you to program
    the FPGA and test your code.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">frequency</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The number of cycles (high/low alternations) per second of a signal (such as
    a clock signal), measured in hertz (Hz).
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">full-duplex</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A communication mode between two systems where data can be sent and received
    at the same time.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">generics</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Used in VHDL to make code more flexible and reusable by overriding behaviors
    of low-level code at a higher level. Equivalent to parameters in Verilog.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GPIO</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A general purpose input/output pin, which serves to interface an FPGA to other
    components on a circuit board.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">guard condition</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A Boolean expression that determines the flow of operations in a state machine.
    Can be drawn in a state machine diagram using a diamond.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GUI creation</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of using the GUI in an FPGA development tool to create your primitives.
    This is often the best approach to creating primitives for beginners, as it’s
    the least error prone.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">half-duplex</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A communication mode between two systems where only one system can send data
    at a time. Also referred to as *bidirectional data transfer*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">hard IP</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A component within your FPGA dedicated to a particular task, such as a block
    RAM, PLL, or DSP block. Also called a *primitive*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">high impedance</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The state of a buffer in which the output accepts very little input current,
    which effectively shuts the output off and disconnects it from the circuit.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">hold time</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The amount of time the input to a flip-flop should be stable after a clock edge
    to avoid a metastable condition.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">inference</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of creating a primitive using Verilog or VHDL and trusting the synthesis
    tools to understand your intent.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">integrated circuit (IC)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Often referred to as a *chip*, a type of electronic circuit in a single package.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">linear feedback shift register
    (LFSR)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A special type of shift register that produces pseudorandom patterns by passing
    certain flip-flops through a logic gate and sending the result back into the input.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic analyzer</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A tool used for debugging that analyzes many digital signals at once.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic gates</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Devices that perform common Boolean operations like AND, OR, and XOR. Each type
    of logic gate has a distinctive symbol.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">look-up table (LUT)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A dedicated component inside an FPGA that performs all Boolean logic operations.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">metastability</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A condition in which the output of a flip-flop is unstable and unpredictable
    for a period of time.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">microcontroller</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A small computer on an integrated circuit, with a CPU and external peripherals
    that can be programmed using a language like C.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">multiplexer (mux)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A design element that can select several inputs to a single output.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">non-blocking assignment</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An assignment in Verilog or VHDL using <samp class="SANS_TheSansMonoCd_W5Regular_11"><=</samp>,
    where these statements execute at the same instant in time. Commonly used to create
    sequential logic (flip-flops) on an FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">operating voltage</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The voltage at which a 1 or a 0 appears on a GPIO pin. Common values for a 1
    are 3.3 V, 2.5 V, and 1.8 V.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">parallel communication</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A method of transmitting data where multiple bits are sent simultaneously.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">parameters</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Used in Verilog to make code more flexible and reusable by overriding behaviors
    of low-level code at a higher level. Equivalent to generics in VHDL.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">period</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The time between rising edges of a clock cycle, often measured in nanoseconds.
    A clock’s period is calculated as 1 ÷ *frequency*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The characteristic of a signal that describes the current position of its waveform,
    or its relationship in time to another signal.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase-locked loop (PLL)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A primitive commonly used as the main clock generator for an FPGA. It can generate
    multiple clock signals at different frequencies and manage the relationships between
    them.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">physical constraint file</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A file that maps the signals in your design to physical pins on the FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">place and route</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The design tool that takes your synthesized design and maps it to physical locations
    on your specific FPGA. Also performs timing analysis, which reports if a design
    can run successfully at the requested clock frequency.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A component within your FPGA dedicated to a particular task, such as a block
    RAM, PLL, or DSP block. Also called *hard IP*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive instantiation</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Directly creating a primitive FPGA component by using its template. This method
    allows you to get exactly the primitive you want, without relying on the tools
    to make any assumptions for you.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">propagation delay</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The amount of time it takes for a signal to travel from a source to a destination.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">protocol</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A system of rules defining how two or more devices communicate.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">random-access memory (RAM)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Memory that can be accessed in any order, often from one port (single-port)
    or two ports (dual-port).
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">register</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Another word for a flip-flop.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">routing</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Wiring inside an FPGA that gives it its flexibility, but at a higher dollar
    cost. Also called *interconnect*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sampling</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of converting an analog signal into a digital signal by taking discrete
    measurements of it over time.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-checking testbench</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A testbench that automatically reports if a design is behaving as expected,
    without your having to inspect the resulting waveform.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-clocking signal</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A signal that uses an encoding scheme to combine a clock and data signal together,
    such that separate clock and data paths can be merged into a single interface.
    This technique is essential for SerDes.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sequential logic</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Logic for which the outputs are determined both from present inputs and previous
    outputs (also called *synchronous logic*). Sequential logic generates flip-flops
    in an FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SerDes (serializer/deserializer)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An FPGA primitive used to send data at high rates between a transmitting and
    receiving device. Parallel data is converted to serial data and embedded with
    a clock signal before transmission. On the receiving end, the clock and data signals
    are extracted, and the serial data is converted back to parallel.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">serial communication</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A method of transmitting data where bits are sent one at a time.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">set/reset</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An input that, when active, will reset the flip-flop to a default value.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">setup time</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The amount of time the input to a flip-flop should be stable before a clock
    edge to avoid a metastable condition.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">shift register</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A chain of flip-flops where the output of one flip-flop is connected to the
    input of the next.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign bit</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The most significant bit in a signed number that indicates whether the number
    is negative (sign bit is 1) or positive (sign bit is 0).
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">signed</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Refers to a signal that can hold positive or negative data.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign extension</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The operation of increasing the number of bits of a binary number while preserving
    the number’s sign and value.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">simulation</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of using a computer to inject test cases into your FPGA code to
    see how the code responds.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">single data rate (SDR)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Sending data on only one edge of each clock cycle, most often the rising edge.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">single-ended signaling</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A method of transmitting electrical signals where one wire carries the signal,
    which is referenced to ground.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">slew rate</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The rate of change allowed for an output signal, usually specified in qualitative
    terms, such as fast, medium, or slow.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">state</samp>
  prefs: []
  type: TYPE_NORMAL
- en: In a state machine, a status where the system is waiting to execute a transition.
    A state can be changed when an event triggers a transition, or if the state itself
    creates a transition to another state.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">state machine</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Sometimes called a *finite state machine (FSM)*, a method of controlling the
    flow through a sequence of operations inside an FPGA.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">synthesis</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The design tool that turns your VHDL or Verilog code into low-level components
    within your FPGA, such as LUTs, flip-flops, and block RAMs. Similar to a compiler
    for a programming language like C.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">system on a chip (SoC)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An integrated circuit that combines many components of an electronic system
    into a single package. For example, an FPGA that has a dedicated CPU might be
    considered an SoC.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SystemVerilog</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A programming language that is a superset of Verilog, with added features that
    make it useful for verification.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">testbench</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Test code that exercises your FPGA design code in a simulation environment so
    you can analyze the design to see if it’s behaving as expected.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">timing errors</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An output of the place and route process that shows signals that might be subject
    to metastability issues, which could cause your FPGA design to behave unpredictably.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">trade study</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The act of selecting a technical solution in engineering by examining multiple
    possibilities and weighing each by its strengths and weaknesses.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">transceiver</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A device that can both transmit and receive communications.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">transition</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The action of moving from one state to another in a state machine.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">truth table</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A table representation of a Boolean equation, listing all possible input combinations
    and the corresponding outputs.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">two’s complement</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A mathematical operation that converts between positive and negative binary
    numbers. To take the two’s complement, you invert the bits and add 1.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">unit under test (UUT)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The block of code being tested by a testbench. Also called the *device under
    test (DUT)*.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">universal asynchronous receiver
    transmitter (UART)</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An interface where data is transmitted or received asynchronously, meaning without
    the use of a clock. Common for exchanging low data rate information, for example
    between an FPGA and a computer.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">unsigned</samp>
  prefs: []
  type: TYPE_NORMAL
- en: Refers to a signal that can hold only positive data, not negative data.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">utilization report</samp>
  prefs: []
  type: TYPE_NORMAL
- en: An output of the synthesis tool that tells you what percentage of your FPGA
    resources you’ve used up.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">verification</samp>
  prefs: []
  type: TYPE_NORMAL
- en: The process of thoroughly testing an FPGA or ASIC design to ensure it’s working
    as intended.
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">waveform</samp>
  prefs: []
  type: TYPE_NORMAL
- en: A feature of an FPGA simulation tool that shows a visual representation of the
    signals in your test environment over time.
  prefs: []
  type: TYPE_NORMAL
