# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 17:40:09  May 05, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		projetoHardware_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY projetoHardware
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:40:09  MAY 05, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/concatAddress.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/concatInstr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/dataPath.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxA.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxB.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxBranch.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxDataWrite.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxInsReg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxPC.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxRegWrite.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/MuxSaidaALU.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/shiftLeft2_26to28.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/shiftLeft2_32.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/shiftleft16.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/signExtend.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Nossos Componentes/unidadeControle.sv"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/Banco_reg.vhd"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/Instr_Reg.vhd"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/Memoria.vhd"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/RegDesloc.vhd"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/Registrador.vhd"
set_global_assignment -name VHDL_FILE "Componentes do Projeto/ula32.vhd"