$comment
	File created using the following command:
		vcd file practica2_vhdl.msim.vcd -direction
$end
$date
	Thu Feb 24 20:44:37 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module practica2_vhdl_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " E1 $end
$var wire 1 # E2 $end
$var wire 1 $ EstPre [1] $end
$var wire 1 % EstPre [0] $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_E2 $end
$var wire 1 2 ww_E1 $end
$var wire 1 3 ww_CLK $end
$var wire 1 4 ww_S1 $end
$var wire 1 5 ww_S0 $end
$var wire 1 6 ww_EstPre [1] $end
$var wire 1 7 ww_EstPre [0] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 > \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 B \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 C \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 D \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 E \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 F \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 G \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 J \S1~output_o\ $end
$var wire 1 K \S0~output_o\ $end
$var wire 1 L \EstPre[0]~output_o\ $end
$var wire 1 M \EstPre[1]~output_o\ $end
$var wire 1 N \CLK~input_o\ $end
$var wire 1 O \CLK~inputclkctrl_outclk\ $end
$var wire 1 P \E2~input_o\ $end
$var wire 1 Q \E1~input_o\ $end
$var wire 1 R \Mux1~0_combout\ $end
$var wire 1 S \Mux0~0_combout\ $end
$var wire 1 T \S1~0_combout\ $end
$var wire 1 U \S1~reg0_q\ $end
$var wire 1 V \S0~0_combout\ $end
$var wire 1 W \S0~reg0_q\ $end
$var wire 1 X \EstPre[0]~reg0feeder_combout\ $end
$var wire 1 Y \EstPre[0]~reg0_q\ $end
$var wire 1 Z \EstPre[1]~reg0feeder_combout\ $end
$var wire 1 [ \EstPre[1]~reg0_q\ $end
$var wire 1 \ EST [1] $end
$var wire 1 ] EST [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
04
05
0F
zG
zH
zI
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
0U
1V
0W
0X
0Y
0Z
0[
06
07
0\
0]
1B
1C
1D
0E
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0$
0%
$end
#50000
1!
13
1N
1E
1O
1]
1U
1W
1K
1J
0R
1S
0V
1X
15
14
1&
1'
#100000
0!
03
0N
0E
0O
#150000
1!
1#
13
11
1P
1N
1E
0S
1O
0]
0W
1Y
1L
0K
1R
1V
0X
17
05
1%
0&
#200000
0!
0#
03
01
0P
0N
0E
0O
#250000
1!
1"
13
12
1Q
1N
1E
1O
1]
1W
0Y
0L
1K
0V
1X
07
15
0%
1&
#300000
0!
1#
03
11
1P
0N
0E
0O
#350000
1!
0#
0"
13
01
02
0Q
0P
1N
1E
0R
1S
1O
0]
1\
0W
1Y
1L
0K
0T
1Z
1R
1V
0X
17
05
1%
0&
#400000
0!
1"
03
12
1Q
0N
0E
0O
#450000
1!
0"
13
02
0Q
1N
1E
1O
1]
0U
1W
0Y
1[
1M
0L
1K
0J
0V
1X
16
07
15
04
0%
1$
1&
0'
#500000
0!
1#
03
11
1P
0N
0E
0R
0O
#550000
1!
13
1N
1E
1O
0]
0W
1Y
1L
0K
1R
1V
0X
17
05
1%
0&
#600000
0!
0#
1"
03
01
12
1Q
0P
0N
0E
0O
#650000
1!
13
1N
1E
1O
1]
1W
0Y
0L
1K
0V
1X
07
15
0%
1&
#700000
0!
1#
03
11
1P
0N
0E
0R
0S
0O
#750000
1!
0"
13
02
0Q
1N
1E
1S
1O
0]
0W
1Y
1L
0K
1R
1V
0X
17
05
1%
0&
#800000
0!
0#
03
01
0P
0N
0E
0O
#850000
1!
13
1N
1E
1O
1]
1W
0Y
0L
1K
0V
1X
07
15
0%
1&
#900000
0!
1"
03
12
1Q
0N
0E
0O
#950000
1!
13
1N
1E
1O
0W
1Y
1L
0K
17
05
1%
0&
#1000000
