// Seed: 1088870917
module module_0 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2
);
  assign id_2 = (-1 & {id_1{id_1}} == 1);
  assign module_2.id_13 = 0;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output tri id_0,
    input wand _id_1,
    output supply1 id_2,
    input tri1 id_3
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire [id_1 : 1] id_5;
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1
    , id_18,
    output supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri id_12,
    input wire id_13,
    input tri1 id_14,
    output tri id_15,
    input supply0 id_16
);
  wire id_19;
  or primCall (
      id_6, id_1, id_8, id_16, id_19, id_0, id_18, id_11, id_9, id_5, id_3, id_10, id_13, id_14
  );
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6
  );
endmodule
