`timescale 1ns / 1ps

module updowndir(
input clk,
input rst,
input wire en,
input wire drn,
output reg [3:0]count);

always @(posedge clk or posedge rst)begin 
if (rst)
  count<= 4'b0000;
  
  else if (en) 
          if (drn)
           count <=count + 1;
         else
         count <= count -1;
  end
  
       
endmodule
