{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 22:18:31 2020 " "Info: Processing started: Mon Jun 22 22:18:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 504 32 200 520 "CLOCK" "" } } } } { "c:/altera/90copy2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90copy2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register inst6 inst8 304.04 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 304.04 MHz between source register \"inst6\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.261 ns + Longest register register " "Info: + Longest register to register delay is 1.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LC_X14_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N1; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 448 512 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.663 ns) 1.261 ns inst8 2 REG LC_X14_Y6_N2 4 " "Info: 2: + IC(0.598 ns) + CELL(0.663 ns) = 1.261 ns; Loc. = LC_X14_Y6_N2; Fanout = 4; REG Node = 'inst8'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { inst6 inst8 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 52.58 % ) " "Info: Total cell delay = 0.663 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.598 ns ( 47.42 % ) " "Info: Total interconnect delay = 0.598 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { inst6 inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "1.261 ns" { inst6 {} inst8 {} } { 0.000ns 0.598ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLOCK 1 CLK PIN_J6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 504 32 200 520 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst8 2 REG LC_X14_Y6_N2 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y6_N2; Fanout = 4; REG Node = 'inst8'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLOCK inst8 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst8 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLOCK 1 CLK PIN_J6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 504 32 200 520 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst6 2 REG LC_X14_Y6_N1 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y6_N1; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLOCK inst6 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 448 512 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst6 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst6 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst8 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst6 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst6 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 448 512 392 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { inst6 inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "1.261 ns" { inst6 {} inst8 {} } { 0.000ns 0.598ns } { 0.000ns 0.663ns } "" } } { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst8 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst6 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst6 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK S4 inst8 7.334 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"S4\" through register \"inst8\" is 7.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLOCK 1 CLK PIN_J6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 504 32 200 520 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst8 2 REG LC_X14_Y6_N2 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y6_N2; Fanout = 4; REG Node = 'inst8'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLOCK inst8 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst8 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.627 ns + Longest register pin " "Info: + Longest register to pin delay is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LC_X14_Y6_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N2; Fanout = 4; REG Node = 'inst8'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { 312 704 768 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(1.454 ns) 4.627 ns S4 2 PIN PIN_C2 0 " "Info: 2: + IC(3.173 ns) + CELL(1.454 ns) = 4.627 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'S4'" {  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { inst8 S4 } "NODE_NAME" } } { "circuit.bdf" "" { Schematic "C:/Users/Sampc/Desktop/Studies/ProjetExamCircuit/circuit.bdf" { { -88 984 1000 88 "S4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 31.42 % ) " "Info: Total cell delay = 1.454 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.173 ns ( 68.58 % ) " "Info: Total interconnect delay = 3.173 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { inst8 S4 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { inst8 {} S4 {} } { 0.000ns 3.173ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLOCK inst8 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLOCK {} CLOCK~combout {} inst8 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90copy2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { inst8 S4 } "NODE_NAME" } } { "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90copy2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { inst8 {} S4 {} } { 0.000ns 3.173ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 22:18:31 2020 " "Info: Processing ended: Mon Jun 22 22:18:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
