<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>openMMC: LPC_SYSCTL_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">openMMC
   </div>
   <div id="projectbrief">IPMControllerforAFCBoards</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_SYSCTL_T Struct Reference<div class="ingroups"><a class="el" href="group__SYSCTL__17XX__40XX.html">CHIP: LPC17xx/40xx System Control block driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPC17XX/40XX Clock and Power register block structure.  
 <a href="structLPC__SYSCTL__T.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8dcbc2e1c89d7bd42dbd19f66e2ddd8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a8dcbc2e1c89d7bd42dbd19f66e2ddd8e">FLASHCFG</a></td></tr>
<tr class="separator:a8dcbc2e1c89d7bd42dbd19f66e2ddd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8b07e1d5fe15516928f19d739f700e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aba8b07e1d5fe15516928f19d739f700e">RESERVED0</a> [15]</td></tr>
<tr class="separator:aba8b07e1d5fe15516928f19d739f700e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5d2dc160a256a110878af0c2757a64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a5a5d2dc160a256a110878af0c2757a64">MEMMAP</a></td></tr>
<tr class="separator:a5a5d2dc160a256a110878af0c2757a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794708954b13d73772d88570372b7e31"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a794708954b13d73772d88570372b7e31">RESERVED1</a> [15]</td></tr>
<tr class="separator:a794708954b13d73772d88570372b7e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2ad04761cf7c1cbfa8a43ddc91c84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSYSCTL__PLL__REGS__T.html">SYSCTL_PLL_REGS_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aabc2ad04761cf7c1cbfa8a43ddc91c84">PLL</a> [<a class="el" href="group__SYSCTL__17XX__40XX.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td></tr>
<tr class="separator:aabc2ad04761cf7c1cbfa8a43ddc91c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e2ea242fb2d75af44c1979a8cf9ce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a92e2ea242fb2d75af44c1979a8cf9ce4">PCON</a></td></tr>
<tr class="separator:a92e2ea242fb2d75af44c1979a8cf9ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27650e24e19bd3b8db140db39d9ab1c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a27650e24e19bd3b8db140db39d9ab1c4">PCONP</a></td></tr>
<tr class="separator:a27650e24e19bd3b8db140db39d9ab1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1241849ab9c934991342896ba7c296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a7e1241849ab9c934991342896ba7c296">PCONP1</a></td></tr>
<tr class="separator:a7e1241849ab9c934991342896ba7c296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2832f1458683513b2c4c017670c2193c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a2832f1458683513b2c4c017670c2193c">RESERVED2</a> [13]</td></tr>
<tr class="separator:a2832f1458683513b2c4c017670c2193c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23152315a7ac650737bf1b3852bab194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a23152315a7ac650737bf1b3852bab194">EMCCLKSEL</a></td></tr>
<tr class="separator:a23152315a7ac650737bf1b3852bab194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cebc138aa8f8591199efafea7bc316f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a5cebc138aa8f8591199efafea7bc316f">CCLKSEL</a></td></tr>
<tr class="separator:a5cebc138aa8f8591199efafea7bc316f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d004c6e6657a7fe78e75bd3e3ea00c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a6d004c6e6657a7fe78e75bd3e3ea00c4">USBCLKSEL</a></td></tr>
<tr class="separator:a6d004c6e6657a7fe78e75bd3e3ea00c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddcaa3fe7ae45dfee7e17f6ec93138e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a0ddcaa3fe7ae45dfee7e17f6ec93138e">CLKSRCSEL</a></td></tr>
<tr class="separator:a0ddcaa3fe7ae45dfee7e17f6ec93138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6166dc2b9f99af318dfb44c259cff81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aa6166dc2b9f99af318dfb44c259cff81">CANSLEEPCLR</a></td></tr>
<tr class="separator:aa6166dc2b9f99af318dfb44c259cff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fee9b64e430f37988fe1fb566f6577e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a4fee9b64e430f37988fe1fb566f6577e">CANWAKEFLAGS</a></td></tr>
<tr class="separator:a4fee9b64e430f37988fe1fb566f6577e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5daf9fed4694c5fdd04d46858de11e8e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a5daf9fed4694c5fdd04d46858de11e8e">RESERVED3</a> [10]</td></tr>
<tr class="separator:a5daf9fed4694c5fdd04d46858de11e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac394af46f7dc8a036a574980c62ff769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#ac394af46f7dc8a036a574980c62ff769">EXTINT</a></td></tr>
<tr class="separator:ac394af46f7dc8a036a574980c62ff769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53453664006957e4e8c6d479adcadcef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a53453664006957e4e8c6d479adcadcef">RESERVED4</a></td></tr>
<tr class="separator:a53453664006957e4e8c6d479adcadcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22607cf2c4669efe70eae5746f74a33c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a22607cf2c4669efe70eae5746f74a33c">EXTMODE</a></td></tr>
<tr class="separator:a22607cf2c4669efe70eae5746f74a33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0423c5e3f7482182c229bbc4b2b83b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a7d0423c5e3f7482182c229bbc4b2b83b">EXTPOLAR</a></td></tr>
<tr class="separator:a7d0423c5e3f7482182c229bbc4b2b83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca81e13877281a3a264db320587dd01"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#abca81e13877281a3a264db320587dd01">RESERVED5</a> [12]</td></tr>
<tr class="separator:abca81e13877281a3a264db320587dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd4f8d03ea4b39516add82ac2dfd1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a50cd4f8d03ea4b39516add82ac2dfd1a">RSID</a></td></tr>
<tr class="separator:a50cd4f8d03ea4b39516add82ac2dfd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bf168dbcc04b27d230b74b5e4d17a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a90bf168dbcc04b27d230b74b5e4d17a6">SCS</a></td></tr>
<tr class="separator:a90bf168dbcc04b27d230b74b5e4d17a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd1931e0f0768d7d450f68b734a7b16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a0cd1931e0f0768d7d450f68b734a7b16">RESERVED7</a></td></tr>
<tr class="separator:a0cd1931e0f0768d7d450f68b734a7b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55111e26d098f9e4ee0dbfd5b243a014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a55111e26d098f9e4ee0dbfd5b243a014">PCLKSEL</a></td></tr>
<tr class="separator:a55111e26d098f9e4ee0dbfd5b243a014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa7b1279b627ede2d98fc594ef12e8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a12fa7b1279b627ede2d98fc594ef12e8">RESERVED9</a></td></tr>
<tr class="separator:a12fa7b1279b627ede2d98fc594ef12e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc912b84bbe8dc170fdf50300d341acb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#acc912b84bbe8dc170fdf50300d341acb">PBOOST</a></td></tr>
<tr class="separator:acc912b84bbe8dc170fdf50300d341acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3afcd7f261d6efbaa9756a14b2172f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a8b3afcd7f261d6efbaa9756a14b2172f">SPIFICLKSEL</a></td></tr>
<tr class="separator:a8b3afcd7f261d6efbaa9756a14b2172f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5d629c590fd35e8da2e061ddcdf17e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aef5d629c590fd35e8da2e061ddcdf17e">LCD_CFG</a></td></tr>
<tr class="separator:aef5d629c590fd35e8da2e061ddcdf17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f4753990deb2f55da89740b07b0c71"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a98f4753990deb2f55da89740b07b0c71">RESERVED10</a></td></tr>
<tr class="separator:a98f4753990deb2f55da89740b07b0c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0505fe464c77b1421ebbd8f9d1cd9f2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a0505fe464c77b1421ebbd8f9d1cd9f2a">USBIntSt</a></td></tr>
<tr class="separator:a0505fe464c77b1421ebbd8f9d1cd9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1915d9b403571a380a581c82352b8e4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a1915d9b403571a380a581c82352b8e4a">DMAREQSEL</a></td></tr>
<tr class="separator:a1915d9b403571a380a581c82352b8e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd09c67da35ee48eb53ef129aa2b76e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aebd09c67da35ee48eb53ef129aa2b76e">CLKOUTCFG</a></td></tr>
<tr class="separator:aebd09c67da35ee48eb53ef129aa2b76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fbeba7b7acf3f7759d1de9eaf39ea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#ae7fbeba7b7acf3f7759d1de9eaf39ea1">RSTCON</a> [2]</td></tr>
<tr class="separator:ae7fbeba7b7acf3f7759d1de9eaf39ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f144f097b79ab5a32878b62eb34c1b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a48f144f097b79ab5a32878b62eb34c1b">RESERVED11</a> [2]</td></tr>
<tr class="separator:a48f144f097b79ab5a32878b62eb34c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3976afa12c3ebc2e7acfe59aef82acc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#a3976afa12c3ebc2e7acfe59aef82acc4">EMCDLYCTL</a></td></tr>
<tr class="separator:a3976afa12c3ebc2e7acfe59aef82acc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c40eaca1081f3133eda04395be6fa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SYSCTL__T.html#aa7c40eaca1081f3133eda04395be6fa6">EMCCAL</a></td></tr>
<tr class="separator:aa7c40eaca1081f3133eda04395be6fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPC17XX/40XX Clock and Power register block structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aa6166dc2b9f99af318dfb44c259cff81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::CANSLEEPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x110 (R/W) CAN Sleep Clear Register </p>

</div>
</div>
<a class="anchor" id="a4fee9b64e430f37988fe1fb566f6577e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::CANWAKEFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x114 (R/W) CAN Wake-up Flags Register </p>

</div>
</div>
<a class="anchor" id="a5cebc138aa8f8591199efafea7bc316f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::CCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x104 (R/W) CPU Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="aebd09c67da35ee48eb53ef129aa2b76e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::CLKOUTCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C8 (R/W) Clock Output Configuration Register </p>

</div>
</div>
<a class="anchor" id="a0ddcaa3fe7ae45dfee7e17f6ec93138e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::CLKSRCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10C (R/W) Clock Source Select Register </p>

</div>
</div>
<a class="anchor" id="a1915d9b403571a380a581c82352b8e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::DMAREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C4 (R/W) DMA Request Select Register </p>

</div>
</div>
<a class="anchor" id="aa7c40eaca1081f3133eda04395be6fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EMCCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1E0 (R/W) Calibration of programmable delays </p>

</div>
</div>
<a class="anchor" id="a23152315a7ac650737bf1b3852bab194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EMCCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) External Memory Controller Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a3976afa12c3ebc2e7acfe59aef82acc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EMCDLYCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1DC (R/W) SDRAM programmable delays </p>

</div>
</div>
<a class="anchor" id="ac394af46f7dc8a036a574980c62ff769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EXTINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x140 (R/W) External Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="a22607cf2c4669efe70eae5746f74a33c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EXTMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x148 (R/W) External Interrupt Mode Register </p>

</div>
</div>
<a class="anchor" id="a7d0423c5e3f7482182c229bbc4b2b83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::EXTPOLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14C (R/W) External Interrupt Polarity Register </p>

</div>
</div>
<a class="anchor" id="a8dcbc2e1c89d7bd42dbd19f66e2ddd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::FLASHCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

</div>
</div>
<a class="anchor" id="aef5d629c590fd35e8da2e061ddcdf17e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::LCD_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B8 (R/W) LCD Configuration and clocking control Register </p>

</div>
</div>
<a class="anchor" id="a5a5d2dc160a256a110878af0c2757a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::MEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

</div>
</div>
<a class="anchor" id="acc912b84bbe8dc170fdf50300d341acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::PBOOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B0 (R/W) Power Boost control register </p>

</div>
</div>
<a class="anchor" id="a55111e26d098f9e4ee0dbfd5b243a014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::PCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A8 (R/W) Peripheral Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a92e2ea242fb2d75af44c1979a8cf9ce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::PCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C0 (R/W) Power Control Register </p>

</div>
</div>
<a class="anchor" id="a27650e24e19bd3b8db140db39d9ab1c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::PCONP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C4 (R/W) Power Control for Peripherals Register </p>

</div>
</div>
<a class="anchor" id="a7e1241849ab9c934991342896ba7c296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::PCONP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C8 (R/W) Power Control 1 for Peripherals Register </p>

</div>
</div>
<a class="anchor" id="aabc2ad04761cf7c1cbfa8a43ddc91c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSYSCTL__PLL__REGS__T.html">SYSCTL_PLL_REGS_T</a> LPC_SYSCTL_T::PLL[<a class="el" href="group__SYSCTL__17XX__40XX.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080: PLL0 and PLL1 </p>

</div>
</div>
<a class="anchor" id="aba8b07e1d5fe15516928f19d739f700e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED0[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a794708954b13d73772d88570372b7e31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED1[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98f4753990deb2f55da89740b07b0c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48f144f097b79ab5a32878b62eb34c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2832f1458683513b2c4c017670c2193c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED2[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5daf9fed4694c5fdd04d46858de11e8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED3[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53453664006957e4e8c6d479adcadcef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abca81e13877281a3a264db320587dd01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED5[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd1931e0f0768d7d450f68b734a7b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12fa7b1279b627ede2d98fc594ef12e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCTL_T::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50cd4f8d03ea4b39516add82ac2dfd1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::RSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Reset Source Identification Register </p>

</div>
</div>
<a class="anchor" id="ae7fbeba7b7acf3f7759d1de9eaf39ea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::RSTCON[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1CC (R/W) RESET Control0/1 Registers </p>

</div>
</div>
<a class="anchor" id="a90bf168dbcc04b27d230b74b5e4d17a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::SCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A0 (R/W) System Controls and Status Register </p>

</div>
</div>
<a class="anchor" id="a8b3afcd7f261d6efbaa9756a14b2172f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::SPIFICLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d004c6e6657a7fe78e75bd3e3ea00c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::USBCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x108 (R/W) USB Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a0505fe464c77b1421ebbd8f9d1cd9f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCTL_T::USBIntSt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C0 (R/W) USB Interrupt Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/henrique/rep/openMMC/port/ucontroller/nxp/lpc17xx/lpcopen/inc/<a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 24 2016 16:31:34 for openMMC by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
