
Dongle Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004ec0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000dc  20000000  00004ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004c8  200000dc  00004f9c  000200dc  2**2
                  ALLOC
  3 .stack        00002004  200005a4  00005464  000200dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002d1a6  00000000  00000000  0002015d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000041d5  00000000  00000000  0004d303  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009f34  00000000  00000000  000514d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009b0  00000000  00000000  0005b40c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000cc8  00000000  00000000  0005bdbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001ee06  00000000  00000000  0005ca84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011749  00000000  00000000  0007b88a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00094eeb  00000000  00000000  0008cfd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000019b4  00000000  00000000  00121ec0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200025a8 	.word	0x200025a8
       4:	000047d1 	.word	0x000047d1
       8:	000047cd 	.word	0x000047cd
       c:	000047cd 	.word	0x000047cd
	...
      2c:	000047cd 	.word	0x000047cd
	...
      38:	000047cd 	.word	0x000047cd
      3c:	000047cd 	.word	0x000047cd
      40:	000047cd 	.word	0x000047cd
      44:	000047cd 	.word	0x000047cd
      48:	000047cd 	.word	0x000047cd
      4c:	000047cd 	.word	0x000047cd
      50:	00002389 	.word	0x00002389
      54:	000047cd 	.word	0x000047cd
      58:	000047cd 	.word	0x000047cd
      5c:	00004035 	.word	0x00004035
      60:	000047cd 	.word	0x000047cd
      64:	000047cd 	.word	0x000047cd
      68:	000047cd 	.word	0x000047cd
      6c:	000047cd 	.word	0x000047cd
      70:	000047cd 	.word	0x000047cd
      74:	000047cd 	.word	0x000047cd
      78:	000047cd 	.word	0x000047cd
      7c:	000047cd 	.word	0x000047cd
      80:	000047cd 	.word	0x000047cd
      84:	000047cd 	.word	0x000047cd
      88:	000047cd 	.word	0x000047cd
      8c:	000047cd 	.word	0x000047cd
      90:	000047cd 	.word	0x000047cd
	...
      9c:	000047cd 	.word	0x000047cd
      a0:	000047cd 	.word	0x000047cd
      a4:	000047cd 	.word	0x000047cd
      a8:	000047cd 	.word	0x000047cd
      ac:	000047cd 	.word	0x000047cd
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000dc 	.word	0x200000dc
      d4:	00000000 	.word	0x00000000
      d8:	00004ec0 	.word	0x00004ec0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000e0 	.word	0x200000e0
     108:	00004ec0 	.word	0x00004ec0
     10c:	00004ec0 	.word	0x00004ec0
     110:	00000000 	.word	0x00000000

00000114 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     114:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     116:	7a98      	ldrb	r0, [r3, #10]
     118:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     11a:	4770      	bx	lr

0000011c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     11c:	b570      	push	{r4, r5, r6, lr}
     11e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     120:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     122:	4d05      	ldr	r5, [pc, #20]	; (138 <rtc_count_enable+0x1c>)
     124:	0020      	movs	r0, r4
     126:	47a8      	blx	r5
     128:	2800      	cmp	r0, #0
     12a:	d1fb      	bne.n	124 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     12c:	8832      	ldrh	r2, [r6, #0]
     12e:	2302      	movs	r3, #2
     130:	4313      	orrs	r3, r2
     132:	8033      	strh	r3, [r6, #0]
}
     134:	bd70      	pop	{r4, r5, r6, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00000115 	.word	0x00000115

0000013c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     13c:	b570      	push	{r4, r5, r6, lr}
     13e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     140:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     142:	4d05      	ldr	r5, [pc, #20]	; (158 <rtc_count_disable+0x1c>)
     144:	0020      	movs	r0, r4
     146:	47a8      	blx	r5
     148:	2800      	cmp	r0, #0
     14a:	d1fb      	bne.n	144 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     14c:	8833      	ldrh	r3, [r6, #0]
     14e:	2202      	movs	r2, #2
     150:	4393      	bics	r3, r2
     152:	8033      	strh	r3, [r6, #0]
}
     154:	bd70      	pop	{r4, r5, r6, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000115 	.word	0x00000115

0000015c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     15c:	b570      	push	{r4, r5, r6, lr}
     15e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     160:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     162:	4b06      	ldr	r3, [pc, #24]	; (17c <rtc_count_reset+0x20>)
     164:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
     166:	4d06      	ldr	r5, [pc, #24]	; (180 <rtc_count_reset+0x24>)
     168:	0020      	movs	r0, r4
     16a:	47a8      	blx	r5
     16c:	2800      	cmp	r0, #0
     16e:	d1fb      	bne.n	168 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     170:	8832      	ldrh	r2, [r6, #0]
     172:	2301      	movs	r3, #1
     174:	4313      	orrs	r3, r2
     176:	8033      	strh	r3, [r6, #0]
}
     178:	bd70      	pop	{r4, r5, r6, pc}
     17a:	46c0      	nop			; (mov r8, r8)
     17c:	0000013d 	.word	0x0000013d
     180:	00000115 	.word	0x00000115

00000184 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     186:	0004      	movs	r4, r0
     188:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     18a:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     18c:	4d0a      	ldr	r5, [pc, #40]	; (1b8 <rtc_count_set_count+0x34>)
     18e:	0020      	movs	r0, r4
     190:	47a8      	blx	r5
     192:	2800      	cmp	r0, #0
     194:	d1fb      	bne.n	18e <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     196:	7923      	ldrb	r3, [r4, #4]
     198:	2b00      	cmp	r3, #0
     19a:	d003      	beq.n	1a4 <rtc_count_set_count+0x20>
     19c:	2b01      	cmp	r3, #1
     19e:	d109      	bne.n	1b4 <rtc_count_set_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
     1a0:	613e      	str	r6, [r7, #16]

			break;
     1a2:	e008      	b.n	1b6 <rtc_count_set_count+0x32>

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
				return STATUS_ERR_INVALID_ARG;
     1a4:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
     1a6:	4b05      	ldr	r3, [pc, #20]	; (1bc <rtc_count_set_count+0x38>)
     1a8:	429e      	cmp	r6, r3
     1aa:	d804      	bhi.n	1b6 <rtc_count_set_count+0x32>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     1ac:	b2b6      	uxth	r6, r6
     1ae:	823e      	strh	r6, [r7, #16]

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
	return STATUS_OK;
     1b0:	2000      	movs	r0, #0
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;

			break;
     1b2:	e000      	b.n	1b6 <rtc_count_set_count+0x32>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     1b4:	2017      	movs	r0, #23
	}
	return STATUS_OK;
}
     1b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1b8:	00000115 	.word	0x00000115
     1bc:	0000ffff 	.word	0x0000ffff

000001c0 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
     1c2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     1c4:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     1c6:	7943      	ldrb	r3, [r0, #5]
     1c8:	2b00      	cmp	r3, #0
     1ca:	d106      	bne.n	1da <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     1cc:	4b09      	ldr	r3, [pc, #36]	; (1f4 <rtc_count_get_count+0x34>)
     1ce:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     1d0:	4d09      	ldr	r5, [pc, #36]	; (1f8 <rtc_count_get_count+0x38>)
     1d2:	0020      	movs	r0, r4
     1d4:	47a8      	blx	r5
     1d6:	2800      	cmp	r0, #0
     1d8:	d1fb      	bne.n	1d2 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1da:	7923      	ldrb	r3, [r4, #4]
     1dc:	2b00      	cmp	r3, #0
     1de:	d004      	beq.n	1ea <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     1e0:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1e2:	2b01      	cmp	r3, #1
     1e4:	d104      	bne.n	1f0 <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     1e6:	6930      	ldr	r0, [r6, #16]

			break;
     1e8:	e002      	b.n	1f0 <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     1ea:	8a30      	ldrh	r0, [r6, #16]
     1ec:	b280      	uxth	r0, r0

			break;
     1ee:	e7ff      	b.n	1f0 <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     1f0:	bd70      	pop	{r4, r5, r6, pc}
     1f2:	46c0      	nop			; (mov r8, r8)
     1f4:	ffff8000 	.word	0xffff8000
     1f8:	00000115 	.word	0x00000115

000001fc <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fe:	b083      	sub	sp, #12
     200:	0004      	movs	r4, r0
     202:	9101      	str	r1, [sp, #4]
     204:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     206:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     208:	4f11      	ldr	r7, [pc, #68]	; (250 <rtc_count_set_compare+0x54>)
     20a:	0020      	movs	r0, r4
     20c:	47b8      	blx	r7
     20e:	2800      	cmp	r0, #0
     210:	d1fb      	bne.n	20a <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     212:	7923      	ldrb	r3, [r4, #4]
     214:	2b00      	cmp	r3, #0
     216:	d00a      	beq.n	22e <rtc_count_set_compare+0x32>
     218:	2b01      	cmp	r3, #1
     21a:	d116      	bne.n	24a <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     21c:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     21e:	2d01      	cmp	r5, #1
     220:	d814      	bhi.n	24c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     222:	3506      	adds	r5, #6
     224:	00ad      	lsls	r5, r5, #2
     226:	9b01      	ldr	r3, [sp, #4]
     228:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     22a:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     22c:	e00e      	b.n	24c <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     22e:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     230:	2d02      	cmp	r5, #2
     232:	d80b      	bhi.n	24c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     234:	4b07      	ldr	r3, [pc, #28]	; (254 <rtc_count_set_compare+0x58>)
     236:	9a01      	ldr	r2, [sp, #4]
     238:	429a      	cmp	r2, r3
     23a:	d807      	bhi.n	24c <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     23c:	466b      	mov	r3, sp
     23e:	889b      	ldrh	r3, [r3, #4]
     240:	350c      	adds	r5, #12
     242:	006d      	lsls	r5, r5, #1
     244:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     246:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     248:	e000      	b.n	24c <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     24a:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     24c:	b003      	add	sp, #12
     24e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     250:	00000115 	.word	0x00000115
     254:	0000ffff 	.word	0x0000ffff

00000258 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     258:	b5f0      	push	{r4, r5, r6, r7, lr}
     25a:	b083      	sub	sp, #12
     25c:	0004      	movs	r4, r0
     25e:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     260:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     262:	4a2e      	ldr	r2, [pc, #184]	; (31c <rtc_count_init+0xc4>)
     264:	6991      	ldr	r1, [r2, #24]
     266:	2320      	movs	r3, #32
     268:	430b      	orrs	r3, r1
     26a:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     26c:	a901      	add	r1, sp, #4
     26e:	2302      	movs	r3, #2
     270:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     272:	2004      	movs	r0, #4
     274:	4b2a      	ldr	r3, [pc, #168]	; (320 <rtc_count_init+0xc8>)
     276:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     278:	2004      	movs	r0, #4
     27a:	4b2a      	ldr	r3, [pc, #168]	; (324 <rtc_count_init+0xcc>)
     27c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     27e:	0020      	movs	r0, r4
     280:	4b29      	ldr	r3, [pc, #164]	; (328 <rtc_count_init+0xd0>)
     282:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     284:	78b3      	ldrb	r3, [r6, #2]
     286:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     288:	7933      	ldrb	r3, [r6, #4]
     28a:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     28c:	4b27      	ldr	r3, [pc, #156]	; (32c <rtc_count_init+0xd4>)
     28e:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     290:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     292:	8833      	ldrh	r3, [r6, #0]
     294:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     296:	78b3      	ldrb	r3, [r6, #2]
     298:	2b00      	cmp	r3, #0
     29a:	d017      	beq.n	2cc <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     29c:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     29e:	2b01      	cmp	r3, #1
     2a0:	d13a      	bne.n	318 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     2a2:	883b      	ldrh	r3, [r7, #0]
     2a4:	b29b      	uxth	r3, r3
     2a6:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     2a8:	78f3      	ldrb	r3, [r6, #3]
     2aa:	2b00      	cmp	r3, #0
     2ac:	d003      	beq.n	2b6 <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     2ae:	883a      	ldrh	r2, [r7, #0]
     2b0:	2380      	movs	r3, #128	; 0x80
     2b2:	4313      	orrs	r3, r2
     2b4:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     2b6:	4d1e      	ldr	r5, [pc, #120]	; (330 <rtc_count_init+0xd8>)
     2b8:	0020      	movs	r0, r4
     2ba:	47a8      	blx	r5
     2bc:	2800      	cmp	r0, #0
     2be:	d1fb      	bne.n	2b8 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2c0:	2200      	movs	r2, #0
     2c2:	68b1      	ldr	r1, [r6, #8]
     2c4:	0020      	movs	r0, r4
     2c6:	4b1b      	ldr	r3, [pc, #108]	; (334 <rtc_count_init+0xdc>)
     2c8:	4798      	blx	r3
     2ca:	e01b      	b.n	304 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     2cc:	883a      	ldrh	r2, [r7, #0]
     2ce:	2304      	movs	r3, #4
     2d0:	4313      	orrs	r3, r2
     2d2:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2d4:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     2d6:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2d8:	2b00      	cmp	r3, #0
     2da:	d11d      	bne.n	318 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2dc:	4d14      	ldr	r5, [pc, #80]	; (330 <rtc_count_init+0xd8>)
     2de:	0020      	movs	r0, r4
     2e0:	47a8      	blx	r5
     2e2:	2800      	cmp	r0, #0
     2e4:	d1fb      	bne.n	2de <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2e6:	2200      	movs	r2, #0
     2e8:	68b1      	ldr	r1, [r6, #8]
     2ea:	0020      	movs	r0, r4
     2ec:	4b11      	ldr	r3, [pc, #68]	; (334 <rtc_count_init+0xdc>)
     2ee:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2f0:	4d0f      	ldr	r5, [pc, #60]	; (330 <rtc_count_init+0xd8>)
     2f2:	0020      	movs	r0, r4
     2f4:	47a8      	blx	r5
     2f6:	2800      	cmp	r0, #0
     2f8:	d1fb      	bne.n	2f2 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2fa:	2201      	movs	r2, #1
     2fc:	68f1      	ldr	r1, [r6, #12]
     2fe:	0020      	movs	r0, r4
     300:	4b0c      	ldr	r3, [pc, #48]	; (334 <rtc_count_init+0xdc>)
     302:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     304:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     306:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     308:	2b00      	cmp	r3, #0
     30a:	d005      	beq.n	318 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     30c:	887a      	ldrh	r2, [r7, #2]
     30e:	2380      	movs	r3, #128	; 0x80
     310:	01db      	lsls	r3, r3, #7
     312:	4313      	orrs	r3, r2
     314:	807b      	strh	r3, [r7, #2]
     316:	e7ff      	b.n	318 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     318:	b003      	add	sp, #12
     31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     31c:	40000400 	.word	0x40000400
     320:	00002a4d 	.word	0x00002a4d
     324:	000029c1 	.word	0x000029c1
     328:	0000015d 	.word	0x0000015d
     32c:	200001dc 	.word	0x200001dc
     330:	00000115 	.word	0x00000115
     334:	000001fd 	.word	0x000001fd

00000338 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     33a:	0004      	movs	r4, r0
     33c:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     33e:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     340:	2015      	movs	r0, #21
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     342:	2b00      	cmp	r3, #0
     344:	d106      	bne.n	354 <rtc_count_set_period+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     346:	6827      	ldr	r7, [r4, #0]
	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}

	while (rtc_count_is_syncing(module)) {
     348:	4d03      	ldr	r5, [pc, #12]	; (358 <rtc_count_set_period+0x20>)
     34a:	0020      	movs	r0, r4
     34c:	47a8      	blx	r5
     34e:	2800      	cmp	r0, #0
     350:	d1fb      	bne.n	34a <rtc_count_set_period+0x12>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     352:	82be      	strh	r6, [r7, #20]

	return STATUS_OK;
}
     354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	00000115 	.word	0x00000115

0000035c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     35c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     35e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     360:	2340      	movs	r3, #64	; 0x40
     362:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     364:	4281      	cmp	r1, r0
     366:	d201      	bcs.n	36c <_sercom_get_sync_baud_val+0x10>
     368:	e00a      	b.n	380 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     36a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     36c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     36e:	1c63      	adds	r3, r4, #1
     370:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     372:	4288      	cmp	r0, r1
     374:	d9f9      	bls.n	36a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     376:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     378:	2cff      	cmp	r4, #255	; 0xff
     37a:	d801      	bhi.n	380 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     37c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     37e:	2300      	movs	r3, #0
	}
}
     380:	0018      	movs	r0, r3
     382:	bd10      	pop	{r4, pc}

00000384 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     384:	b510      	push	{r4, lr}
     386:	b082      	sub	sp, #8
     388:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     38a:	4b0e      	ldr	r3, [pc, #56]	; (3c4 <sercom_set_gclk_generator+0x40>)
     38c:	781b      	ldrb	r3, [r3, #0]
     38e:	2b00      	cmp	r3, #0
     390:	d001      	beq.n	396 <sercom_set_gclk_generator+0x12>
     392:	2900      	cmp	r1, #0
     394:	d00d      	beq.n	3b2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     396:	a901      	add	r1, sp, #4
     398:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     39a:	2013      	movs	r0, #19
     39c:	4b0a      	ldr	r3, [pc, #40]	; (3c8 <sercom_set_gclk_generator+0x44>)
     39e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3a0:	2013      	movs	r0, #19
     3a2:	4b0a      	ldr	r3, [pc, #40]	; (3cc <sercom_set_gclk_generator+0x48>)
     3a4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     3a6:	4b07      	ldr	r3, [pc, #28]	; (3c4 <sercom_set_gclk_generator+0x40>)
     3a8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3aa:	2201      	movs	r2, #1
     3ac:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     3ae:	2000      	movs	r0, #0
     3b0:	e006      	b.n	3c0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     3b2:	4b04      	ldr	r3, [pc, #16]	; (3c4 <sercom_set_gclk_generator+0x40>)
     3b4:	785b      	ldrb	r3, [r3, #1]
     3b6:	4283      	cmp	r3, r0
     3b8:	d001      	beq.n	3be <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3ba:	201d      	movs	r0, #29
     3bc:	e000      	b.n	3c0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     3be:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     3c0:	b002      	add	sp, #8
     3c2:	bd10      	pop	{r4, pc}
     3c4:	200000f8 	.word	0x200000f8
     3c8:	00002a4d 	.word	0x00002a4d
     3cc:	000029c1 	.word	0x000029c1

000003d0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     3d0:	4b44      	ldr	r3, [pc, #272]	; (4e4 <_sercom_get_default_pad+0x114>)
     3d2:	4298      	cmp	r0, r3
     3d4:	d033      	beq.n	43e <_sercom_get_default_pad+0x6e>
     3d6:	d806      	bhi.n	3e6 <_sercom_get_default_pad+0x16>
     3d8:	4b43      	ldr	r3, [pc, #268]	; (4e8 <_sercom_get_default_pad+0x118>)
     3da:	4298      	cmp	r0, r3
     3dc:	d00d      	beq.n	3fa <_sercom_get_default_pad+0x2a>
     3de:	4b43      	ldr	r3, [pc, #268]	; (4ec <_sercom_get_default_pad+0x11c>)
     3e0:	4298      	cmp	r0, r3
     3e2:	d01b      	beq.n	41c <_sercom_get_default_pad+0x4c>
     3e4:	e06f      	b.n	4c6 <_sercom_get_default_pad+0xf6>
     3e6:	4b42      	ldr	r3, [pc, #264]	; (4f0 <_sercom_get_default_pad+0x120>)
     3e8:	4298      	cmp	r0, r3
     3ea:	d04a      	beq.n	482 <_sercom_get_default_pad+0xb2>
     3ec:	4b41      	ldr	r3, [pc, #260]	; (4f4 <_sercom_get_default_pad+0x124>)
     3ee:	4298      	cmp	r0, r3
     3f0:	d058      	beq.n	4a4 <_sercom_get_default_pad+0xd4>
     3f2:	4b41      	ldr	r3, [pc, #260]	; (4f8 <_sercom_get_default_pad+0x128>)
     3f4:	4298      	cmp	r0, r3
     3f6:	d166      	bne.n	4c6 <_sercom_get_default_pad+0xf6>
     3f8:	e032      	b.n	460 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3fa:	2901      	cmp	r1, #1
     3fc:	d006      	beq.n	40c <_sercom_get_default_pad+0x3c>
     3fe:	2900      	cmp	r1, #0
     400:	d063      	beq.n	4ca <_sercom_get_default_pad+0xfa>
     402:	2902      	cmp	r1, #2
     404:	d006      	beq.n	414 <_sercom_get_default_pad+0x44>
     406:	2903      	cmp	r1, #3
     408:	d006      	beq.n	418 <_sercom_get_default_pad+0x48>
     40a:	e001      	b.n	410 <_sercom_get_default_pad+0x40>
     40c:	483b      	ldr	r0, [pc, #236]	; (4fc <_sercom_get_default_pad+0x12c>)
     40e:	e067      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     410:	2000      	movs	r0, #0
     412:	e065      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     414:	483a      	ldr	r0, [pc, #232]	; (500 <_sercom_get_default_pad+0x130>)
     416:	e063      	b.n	4e0 <_sercom_get_default_pad+0x110>
     418:	483a      	ldr	r0, [pc, #232]	; (504 <_sercom_get_default_pad+0x134>)
     41a:	e061      	b.n	4e0 <_sercom_get_default_pad+0x110>
     41c:	2901      	cmp	r1, #1
     41e:	d006      	beq.n	42e <_sercom_get_default_pad+0x5e>
     420:	2900      	cmp	r1, #0
     422:	d054      	beq.n	4ce <_sercom_get_default_pad+0xfe>
     424:	2902      	cmp	r1, #2
     426:	d006      	beq.n	436 <_sercom_get_default_pad+0x66>
     428:	2903      	cmp	r1, #3
     42a:	d006      	beq.n	43a <_sercom_get_default_pad+0x6a>
     42c:	e001      	b.n	432 <_sercom_get_default_pad+0x62>
     42e:	4836      	ldr	r0, [pc, #216]	; (508 <_sercom_get_default_pad+0x138>)
     430:	e056      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     432:	2000      	movs	r0, #0
     434:	e054      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     436:	4835      	ldr	r0, [pc, #212]	; (50c <_sercom_get_default_pad+0x13c>)
     438:	e052      	b.n	4e0 <_sercom_get_default_pad+0x110>
     43a:	4835      	ldr	r0, [pc, #212]	; (510 <_sercom_get_default_pad+0x140>)
     43c:	e050      	b.n	4e0 <_sercom_get_default_pad+0x110>
     43e:	2901      	cmp	r1, #1
     440:	d006      	beq.n	450 <_sercom_get_default_pad+0x80>
     442:	2900      	cmp	r1, #0
     444:	d045      	beq.n	4d2 <_sercom_get_default_pad+0x102>
     446:	2902      	cmp	r1, #2
     448:	d006      	beq.n	458 <_sercom_get_default_pad+0x88>
     44a:	2903      	cmp	r1, #3
     44c:	d006      	beq.n	45c <_sercom_get_default_pad+0x8c>
     44e:	e001      	b.n	454 <_sercom_get_default_pad+0x84>
     450:	4830      	ldr	r0, [pc, #192]	; (514 <_sercom_get_default_pad+0x144>)
     452:	e045      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     454:	2000      	movs	r0, #0
     456:	e043      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     458:	482f      	ldr	r0, [pc, #188]	; (518 <_sercom_get_default_pad+0x148>)
     45a:	e041      	b.n	4e0 <_sercom_get_default_pad+0x110>
     45c:	482f      	ldr	r0, [pc, #188]	; (51c <_sercom_get_default_pad+0x14c>)
     45e:	e03f      	b.n	4e0 <_sercom_get_default_pad+0x110>
     460:	2901      	cmp	r1, #1
     462:	d006      	beq.n	472 <_sercom_get_default_pad+0xa2>
     464:	2900      	cmp	r1, #0
     466:	d036      	beq.n	4d6 <_sercom_get_default_pad+0x106>
     468:	2902      	cmp	r1, #2
     46a:	d006      	beq.n	47a <_sercom_get_default_pad+0xaa>
     46c:	2903      	cmp	r1, #3
     46e:	d006      	beq.n	47e <_sercom_get_default_pad+0xae>
     470:	e001      	b.n	476 <_sercom_get_default_pad+0xa6>
     472:	482b      	ldr	r0, [pc, #172]	; (520 <_sercom_get_default_pad+0x150>)
     474:	e034      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     476:	2000      	movs	r0, #0
     478:	e032      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     47a:	482a      	ldr	r0, [pc, #168]	; (524 <_sercom_get_default_pad+0x154>)
     47c:	e030      	b.n	4e0 <_sercom_get_default_pad+0x110>
     47e:	482a      	ldr	r0, [pc, #168]	; (528 <_sercom_get_default_pad+0x158>)
     480:	e02e      	b.n	4e0 <_sercom_get_default_pad+0x110>
     482:	2901      	cmp	r1, #1
     484:	d006      	beq.n	494 <_sercom_get_default_pad+0xc4>
     486:	2900      	cmp	r1, #0
     488:	d027      	beq.n	4da <_sercom_get_default_pad+0x10a>
     48a:	2902      	cmp	r1, #2
     48c:	d006      	beq.n	49c <_sercom_get_default_pad+0xcc>
     48e:	2903      	cmp	r1, #3
     490:	d006      	beq.n	4a0 <_sercom_get_default_pad+0xd0>
     492:	e001      	b.n	498 <_sercom_get_default_pad+0xc8>
     494:	4825      	ldr	r0, [pc, #148]	; (52c <_sercom_get_default_pad+0x15c>)
     496:	e023      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     498:	2000      	movs	r0, #0
     49a:	e021      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     49c:	4824      	ldr	r0, [pc, #144]	; (530 <_sercom_get_default_pad+0x160>)
     49e:	e01f      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4a0:	4824      	ldr	r0, [pc, #144]	; (534 <_sercom_get_default_pad+0x164>)
     4a2:	e01d      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4a4:	2901      	cmp	r1, #1
     4a6:	d006      	beq.n	4b6 <_sercom_get_default_pad+0xe6>
     4a8:	2900      	cmp	r1, #0
     4aa:	d018      	beq.n	4de <_sercom_get_default_pad+0x10e>
     4ac:	2902      	cmp	r1, #2
     4ae:	d006      	beq.n	4be <_sercom_get_default_pad+0xee>
     4b0:	2903      	cmp	r1, #3
     4b2:	d006      	beq.n	4c2 <_sercom_get_default_pad+0xf2>
     4b4:	e001      	b.n	4ba <_sercom_get_default_pad+0xea>
     4b6:	4820      	ldr	r0, [pc, #128]	; (538 <_sercom_get_default_pad+0x168>)
     4b8:	e012      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     4ba:	2000      	movs	r0, #0
     4bc:	e010      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4be:	481f      	ldr	r0, [pc, #124]	; (53c <_sercom_get_default_pad+0x16c>)
     4c0:	e00e      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4c2:	481f      	ldr	r0, [pc, #124]	; (540 <_sercom_get_default_pad+0x170>)
     4c4:	e00c      	b.n	4e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     4c6:	2000      	movs	r0, #0
     4c8:	e00a      	b.n	4e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ca:	481e      	ldr	r0, [pc, #120]	; (544 <_sercom_get_default_pad+0x174>)
     4cc:	e008      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4ce:	2003      	movs	r0, #3
     4d0:	e006      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4d2:	481d      	ldr	r0, [pc, #116]	; (548 <_sercom_get_default_pad+0x178>)
     4d4:	e004      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4d6:	481d      	ldr	r0, [pc, #116]	; (54c <_sercom_get_default_pad+0x17c>)
     4d8:	e002      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4da:	481d      	ldr	r0, [pc, #116]	; (550 <_sercom_get_default_pad+0x180>)
     4dc:	e000      	b.n	4e0 <_sercom_get_default_pad+0x110>
     4de:	481d      	ldr	r0, [pc, #116]	; (554 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     4e0:	4770      	bx	lr
     4e2:	46c0      	nop			; (mov r8, r8)
     4e4:	42001000 	.word	0x42001000
     4e8:	42000800 	.word	0x42000800
     4ec:	42000c00 	.word	0x42000c00
     4f0:	42001800 	.word	0x42001800
     4f4:	42001c00 	.word	0x42001c00
     4f8:	42001400 	.word	0x42001400
     4fc:	00050003 	.word	0x00050003
     500:	00060003 	.word	0x00060003
     504:	00070003 	.word	0x00070003
     508:	00010003 	.word	0x00010003
     50c:	001e0003 	.word	0x001e0003
     510:	001f0003 	.word	0x001f0003
     514:	00090003 	.word	0x00090003
     518:	000a0003 	.word	0x000a0003
     51c:	000b0003 	.word	0x000b0003
     520:	00110003 	.word	0x00110003
     524:	00120003 	.word	0x00120003
     528:	00130003 	.word	0x00130003
     52c:	000d0003 	.word	0x000d0003
     530:	000e0003 	.word	0x000e0003
     534:	000f0003 	.word	0x000f0003
     538:	00170003 	.word	0x00170003
     53c:	00180003 	.word	0x00180003
     540:	00190003 	.word	0x00190003
     544:	00040003 	.word	0x00040003
     548:	00080003 	.word	0x00080003
     54c:	00100003 	.word	0x00100003
     550:	000c0003 	.word	0x000c0003
     554:	00160003 	.word	0x00160003

00000558 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     558:	b530      	push	{r4, r5, lr}
     55a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     55c:	4b0c      	ldr	r3, [pc, #48]	; (590 <_sercom_get_sercom_inst_index+0x38>)
     55e:	466a      	mov	r2, sp
     560:	cb32      	ldmia	r3!, {r1, r4, r5}
     562:	c232      	stmia	r2!, {r1, r4, r5}
     564:	cb32      	ldmia	r3!, {r1, r4, r5}
     566:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     568:	9b00      	ldr	r3, [sp, #0]
     56a:	4283      	cmp	r3, r0
     56c:	d006      	beq.n	57c <_sercom_get_sercom_inst_index+0x24>
     56e:	2301      	movs	r3, #1
     570:	009a      	lsls	r2, r3, #2
     572:	4669      	mov	r1, sp
     574:	5852      	ldr	r2, [r2, r1]
     576:	4282      	cmp	r2, r0
     578:	d103      	bne.n	582 <_sercom_get_sercom_inst_index+0x2a>
     57a:	e000      	b.n	57e <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     57c:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     57e:	b2d8      	uxtb	r0, r3
     580:	e003      	b.n	58a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     582:	3301      	adds	r3, #1
     584:	2b06      	cmp	r3, #6
     586:	d1f3      	bne.n	570 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     588:	2000      	movs	r0, #0
}
     58a:	b007      	add	sp, #28
     58c:	bd30      	pop	{r4, r5, pc}
     58e:	46c0      	nop			; (mov r8, r8)
     590:	00004dec 	.word	0x00004dec

00000594 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     594:	b5f0      	push	{r4, r5, r6, r7, lr}
     596:	4657      	mov	r7, sl
     598:	464e      	mov	r6, r9
     59a:	4645      	mov	r5, r8
     59c:	b4e0      	push	{r5, r6, r7}
     59e:	b088      	sub	sp, #32
     5a0:	4680      	mov	r8, r0
     5a2:	000e      	movs	r6, r1
     5a4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     5a6:	0003      	movs	r3, r0
     5a8:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     5aa:	680b      	ldr	r3, [r1, #0]
     5ac:	079b      	lsls	r3, r3, #30
     5ae:	d400      	bmi.n	5b2 <spi_init+0x1e>
     5b0:	e0a6      	b.n	700 <spi_init+0x16c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     5b2:	6a93      	ldr	r3, [r2, #40]	; 0x28
     5b4:	9303      	str	r3, [sp, #12]
     5b6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     5b8:	9304      	str	r3, [sp, #16]
     5ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
     5bc:	9305      	str	r3, [sp, #20]
     5be:	6b53      	ldr	r3, [r2, #52]	; 0x34
     5c0:	9306      	str	r3, [sp, #24]
     5c2:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     5c4:	231f      	movs	r3, #31
     5c6:	4699      	mov	r9, r3
     5c8:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     5ca:	00bb      	lsls	r3, r7, #2
     5cc:	aa03      	add	r2, sp, #12
     5ce:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     5d0:	2800      	cmp	r0, #0
     5d2:	d102      	bne.n	5da <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     5d4:	0030      	movs	r0, r6
     5d6:	4bac      	ldr	r3, [pc, #688]	; (888 <spi_init+0x2f4>)
     5d8:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     5da:	1c43      	adds	r3, r0, #1
     5dc:	d027      	beq.n	62e <spi_init+0x9a>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     5de:	0402      	lsls	r2, r0, #16
     5e0:	0c13      	lsrs	r3, r2, #16
     5e2:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     5e4:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5e6:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     5e8:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5ea:	0603      	lsls	r3, r0, #24
     5ec:	d403      	bmi.n	5f6 <spi_init+0x62>
		return &(ports[port_index]->Group[group_index]);
     5ee:	094b      	lsrs	r3, r1, #5
     5f0:	01db      	lsls	r3, r3, #7
     5f2:	4aa6      	ldr	r2, [pc, #664]	; (88c <spi_init+0x2f8>)
     5f4:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     5f6:	464b      	mov	r3, r9
     5f8:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     5fa:	18e8      	adds	r0, r5, r3
     5fc:	3040      	adds	r0, #64	; 0x40
     5fe:	7800      	ldrb	r0, [r0, #0]
     600:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
     602:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     604:	4652      	mov	r2, sl
     606:	07d2      	lsls	r2, r2, #31
     608:	d50a      	bpl.n	620 <spi_init+0x8c>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     60a:	085b      	lsrs	r3, r3, #1
     60c:	18eb      	adds	r3, r5, r3
     60e:	3330      	adds	r3, #48	; 0x30
     610:	7818      	ldrb	r0, [r3, #0]
     612:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
     614:	07cb      	lsls	r3, r1, #31
     616:	d501      	bpl.n	61c <spi_init+0x88>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     618:	0900      	lsrs	r0, r0, #4
     61a:	e001      	b.n	620 <spi_init+0x8c>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     61c:	230f      	movs	r3, #15
     61e:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     620:	4584      	cmp	ip, r0
     622:	d004      	beq.n	62e <spi_init+0x9a>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     624:	2300      	movs	r3, #0
     626:	4642      	mov	r2, r8
     628:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
     62a:	201c      	movs	r0, #28
     62c:	e126      	b.n	87c <spi_init+0x2e8>
     62e:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     630:	2f04      	cmp	r7, #4
     632:	d1c9      	bne.n	5c8 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     634:	2013      	movs	r0, #19
     636:	4b96      	ldr	r3, [pc, #600]	; (890 <spi_init+0x2fc>)
     638:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     63a:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     63c:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     63e:	2b01      	cmp	r3, #1
     640:	d112      	bne.n	668 <spi_init+0xd4>
		enum status_code error_code = _sercom_get_sync_baud_val(
     642:	aa02      	add	r2, sp, #8
     644:	0001      	movs	r1, r0
     646:	69a0      	ldr	r0, [r4, #24]
     648:	4b92      	ldr	r3, [pc, #584]	; (894 <spi_init+0x300>)
     64a:	4798      	blx	r3
     64c:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     64e:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     650:	2b00      	cmp	r3, #0
     652:	d000      	beq.n	656 <spi_init+0xc2>
     654:	e112      	b.n	87c <spi_init+0x2e8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     656:	7b33      	ldrb	r3, [r6, #12]
     658:	b2db      	uxtb	r3, r3
     65a:	aa02      	add	r2, sp, #8
     65c:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     65e:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     660:	429a      	cmp	r2, r3
     662:	d000      	beq.n	666 <spi_init+0xd2>
     664:	e10a      	b.n	87c <spi_init+0x2e8>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     666:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     668:	7825      	ldrb	r5, [r4, #0]
     66a:	2d00      	cmp	r5, #0
     66c:	d114      	bne.n	698 <spi_init+0x104>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
     66e:	6832      	ldr	r2, [r6, #0]
     670:	7fe3      	ldrb	r3, [r4, #31]
     672:	041b      	lsls	r3, r3, #16
     674:	7fa1      	ldrb	r1, [r4, #30]
     676:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
     678:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
     67a:	4293      	cmp	r3, r2
     67c:	d000      	beq.n	680 <spi_init+0xec>
     67e:	e0fd      	b.n	87c <spi_init+0x2e8>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
     680:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
     682:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
     684:	2220      	movs	r2, #32
     686:	5ca2      	ldrb	r2, [r4, r2]
     688:	2a00      	cmp	r2, #0
     68a:	d001      	beq.n	690 <spi_init+0xfc>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     68c:	2240      	movs	r2, #64	; 0x40
     68e:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
     690:	2208      	movs	r2, #8
     692:	430a      	orrs	r2, r1
     694:	4317      	orrs	r7, r2
     696:	e000      	b.n	69a <spi_init+0x106>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
     698:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     69a:	6862      	ldr	r2, [r4, #4]
     69c:	68a1      	ldr	r1, [r4, #8]
     69e:	430a      	orrs	r2, r1
     6a0:	68e1      	ldr	r1, [r4, #12]
     6a2:	430a      	orrs	r2, r1
     6a4:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
     6a6:	7c21      	ldrb	r1, [r4, #16]
     6a8:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
     6aa:	7c61      	ldrb	r1, [r4, #17]
     6ac:	2900      	cmp	r1, #0
     6ae:	d001      	beq.n	6b4 <spi_init+0x120>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     6b0:	2180      	movs	r1, #128	; 0x80
     6b2:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     6b4:	7ca1      	ldrb	r1, [r4, #18]
     6b6:	2900      	cmp	r1, #0
     6b8:	d002      	beq.n	6c0 <spi_init+0x12c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     6ba:	2180      	movs	r1, #128	; 0x80
     6bc:	0289      	lsls	r1, r1, #10
     6be:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     6c0:	7ce1      	ldrb	r1, [r4, #19]
     6c2:	2900      	cmp	r1, #0
     6c4:	d002      	beq.n	6cc <spi_init+0x138>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     6c6:	2180      	movs	r1, #128	; 0x80
     6c8:	0089      	lsls	r1, r1, #2
     6ca:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     6cc:	7d21      	ldrb	r1, [r4, #20]
     6ce:	2900      	cmp	r1, #0
     6d0:	d002      	beq.n	6d8 <spi_init+0x144>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     6d2:	2180      	movs	r1, #128	; 0x80
     6d4:	0189      	lsls	r1, r1, #6
     6d6:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     6d8:	6830      	ldr	r0, [r6, #0]
     6da:	2102      	movs	r1, #2
     6dc:	430a      	orrs	r2, r1
     6de:	4282      	cmp	r2, r0
     6e0:	d109      	bne.n	6f6 <spi_init+0x162>
			spi_module->CTRLB.reg == ctrlb) {
     6e2:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     6e4:	429a      	cmp	r2, r3
     6e6:	d106      	bne.n	6f6 <spi_init+0x162>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     6e8:	4643      	mov	r3, r8
     6ea:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
     6ec:	7c23      	ldrb	r3, [r4, #16]
     6ee:	4642      	mov	r2, r8
     6f0:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
     6f2:	2000      	movs	r0, #0
     6f4:	e0c2      	b.n	87c <spi_init+0x2e8>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     6f6:	2300      	movs	r3, #0
     6f8:	4642      	mov	r2, r8
     6fa:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
     6fc:	201c      	movs	r0, #28
     6fe:	e0bd      	b.n	87c <spi_init+0x2e8>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     700:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     702:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     704:	07db      	lsls	r3, r3, #31
     706:	d500      	bpl.n	70a <spi_init+0x176>
     708:	e0b8      	b.n	87c <spi_init+0x2e8>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     70a:	0008      	movs	r0, r1
     70c:	4b62      	ldr	r3, [pc, #392]	; (898 <spi_init+0x304>)
     70e:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     710:	4962      	ldr	r1, [pc, #392]	; (89c <spi_init+0x308>)
     712:	6a0a      	ldr	r2, [r1, #32]
     714:	1c85      	adds	r5, r0, #2
     716:	2301      	movs	r3, #1
     718:	40ab      	lsls	r3, r5
     71a:	4313      	orrs	r3, r2
     71c:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     71e:	a907      	add	r1, sp, #28
     720:	2724      	movs	r7, #36	; 0x24
     722:	5de3      	ldrb	r3, [r4, r7]
     724:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     726:	3014      	adds	r0, #20
     728:	b2c5      	uxtb	r5, r0
     72a:	0028      	movs	r0, r5
     72c:	4b5c      	ldr	r3, [pc, #368]	; (8a0 <spi_init+0x30c>)
     72e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     730:	0028      	movs	r0, r5
     732:	4b5c      	ldr	r3, [pc, #368]	; (8a4 <spi_init+0x310>)
     734:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     736:	5de0      	ldrb	r0, [r4, r7]
     738:	2100      	movs	r1, #0
     73a:	4b5b      	ldr	r3, [pc, #364]	; (8a8 <spi_init+0x314>)
     73c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     73e:	7823      	ldrb	r3, [r4, #0]
     740:	2b01      	cmp	r3, #1
     742:	d103      	bne.n	74c <spi_init+0x1b8>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     744:	6832      	ldr	r2, [r6, #0]
     746:	330b      	adds	r3, #11
     748:	4313      	orrs	r3, r2
     74a:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     74c:	7823      	ldrb	r3, [r4, #0]
     74e:	2b00      	cmp	r3, #0
     750:	d103      	bne.n	75a <spi_init+0x1c6>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     752:	6832      	ldr	r2, [r6, #0]
     754:	3308      	adds	r3, #8
     756:	4313      	orrs	r3, r2
     758:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     75a:	4643      	mov	r3, r8
     75c:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     75e:	ab02      	add	r3, sp, #8
     760:	2280      	movs	r2, #128	; 0x80
     762:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     764:	2200      	movs	r2, #0
     766:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     768:	2101      	movs	r1, #1
     76a:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     76c:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     76e:	7823      	ldrb	r3, [r4, #0]
     770:	2b00      	cmp	r3, #0
     772:	d101      	bne.n	778 <spi_init+0x1e4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     774:	ab02      	add	r3, sp, #8
     776:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     778:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     77a:	9303      	str	r3, [sp, #12]
     77c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     77e:	9304      	str	r3, [sp, #16]
     780:	6b23      	ldr	r3, [r4, #48]	; 0x30
     782:	9305      	str	r3, [sp, #20]
     784:	6b63      	ldr	r3, [r4, #52]	; 0x34
     786:	9306      	str	r3, [sp, #24]
     788:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     78a:	ad02      	add	r5, sp, #8
     78c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     78e:	00bb      	lsls	r3, r7, #2
     790:	aa03      	add	r2, sp, #12
     792:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     794:	2800      	cmp	r0, #0
     796:	d102      	bne.n	79e <spi_init+0x20a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     798:	0030      	movs	r0, r6
     79a:	4b3b      	ldr	r3, [pc, #236]	; (888 <spi_init+0x2f4>)
     79c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     79e:	1c43      	adds	r3, r0, #1
     7a0:	d005      	beq.n	7ae <spi_init+0x21a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     7a2:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     7a4:	0c00      	lsrs	r0, r0, #16
     7a6:	b2c0      	uxtb	r0, r0
     7a8:	0029      	movs	r1, r5
     7aa:	4b40      	ldr	r3, [pc, #256]	; (8ac <spi_init+0x318>)
     7ac:	4798      	blx	r3
     7ae:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     7b0:	2f04      	cmp	r7, #4
     7b2:	d1eb      	bne.n	78c <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     7b4:	7823      	ldrb	r3, [r4, #0]
     7b6:	4642      	mov	r2, r8
     7b8:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
     7ba:	7c23      	ldrb	r3, [r4, #16]
     7bc:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
     7be:	7ca3      	ldrb	r3, [r4, #18]
     7c0:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     7c2:	7d23      	ldrb	r3, [r4, #20]
     7c4:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     7c6:	2200      	movs	r2, #0
     7c8:	466b      	mov	r3, sp
     7ca:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     7cc:	7823      	ldrb	r3, [r4, #0]
     7ce:	2b01      	cmp	r3, #1
     7d0:	d115      	bne.n	7fe <spi_init+0x26a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7d2:	4643      	mov	r3, r8
     7d4:	6818      	ldr	r0, [r3, #0]
     7d6:	4b30      	ldr	r3, [pc, #192]	; (898 <spi_init+0x304>)
     7d8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     7da:	3014      	adds	r0, #20
     7dc:	b2c0      	uxtb	r0, r0
     7de:	4b2c      	ldr	r3, [pc, #176]	; (890 <spi_init+0x2fc>)
     7e0:	4798      	blx	r3
     7e2:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     7e4:	466b      	mov	r3, sp
     7e6:	1d9a      	adds	r2, r3, #6
     7e8:	69a0      	ldr	r0, [r4, #24]
     7ea:	4b2a      	ldr	r3, [pc, #168]	; (894 <spi_init+0x300>)
     7ec:	4798      	blx	r3
     7ee:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     7f0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     7f2:	2b00      	cmp	r3, #0
     7f4:	d142      	bne.n	87c <spi_init+0x2e8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     7f6:	466b      	mov	r3, sp
     7f8:	3306      	adds	r3, #6
     7fa:	781b      	ldrb	r3, [r3, #0]
     7fc:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     7fe:	7823      	ldrb	r3, [r4, #0]
     800:	2b00      	cmp	r3, #0
     802:	d10f      	bne.n	824 <spi_init+0x290>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     804:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     806:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     808:	6a70      	ldr	r0, [r6, #36]	; 0x24
     80a:	7fe1      	ldrb	r1, [r4, #31]
     80c:	0409      	lsls	r1, r1, #16
     80e:	7fa5      	ldrb	r5, [r4, #30]
     810:	4329      	orrs	r1, r5
     812:	4301      	orrs	r1, r0
     814:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     816:	2220      	movs	r2, #32
     818:	5ca2      	ldrb	r2, [r4, r2]
     81a:	2a00      	cmp	r2, #0
     81c:	d004      	beq.n	828 <spi_init+0x294>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     81e:	2140      	movs	r1, #64	; 0x40
     820:	430b      	orrs	r3, r1
     822:	e001      	b.n	828 <spi_init+0x294>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     824:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     826:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     828:	6862      	ldr	r2, [r4, #4]
     82a:	68a1      	ldr	r1, [r4, #8]
     82c:	430a      	orrs	r2, r1
     82e:	68e1      	ldr	r1, [r4, #12]
     830:	430a      	orrs	r2, r1
     832:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
     834:	7c21      	ldrb	r1, [r4, #16]
     836:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     838:	7c61      	ldrb	r1, [r4, #17]
     83a:	2900      	cmp	r1, #0
     83c:	d103      	bne.n	846 <spi_init+0x2b2>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     83e:	491c      	ldr	r1, [pc, #112]	; (8b0 <spi_init+0x31c>)
     840:	7889      	ldrb	r1, [r1, #2]
     842:	0789      	lsls	r1, r1, #30
     844:	d501      	bpl.n	84a <spi_init+0x2b6>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     846:	2180      	movs	r1, #128	; 0x80
     848:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     84a:	7ca1      	ldrb	r1, [r4, #18]
     84c:	2900      	cmp	r1, #0
     84e:	d002      	beq.n	856 <spi_init+0x2c2>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     850:	2180      	movs	r1, #128	; 0x80
     852:	0289      	lsls	r1, r1, #10
     854:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     856:	7ce1      	ldrb	r1, [r4, #19]
     858:	2900      	cmp	r1, #0
     85a:	d002      	beq.n	862 <spi_init+0x2ce>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     85c:	2180      	movs	r1, #128	; 0x80
     85e:	0089      	lsls	r1, r1, #2
     860:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     862:	7d21      	ldrb	r1, [r4, #20]
     864:	2900      	cmp	r1, #0
     866:	d002      	beq.n	86e <spi_init+0x2da>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     868:	2180      	movs	r1, #128	; 0x80
     86a:	0189      	lsls	r1, r1, #6
     86c:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     86e:	6831      	ldr	r1, [r6, #0]
     870:	430a      	orrs	r2, r1
     872:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     874:	6872      	ldr	r2, [r6, #4]
     876:	4313      	orrs	r3, r2
     878:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     87a:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     87c:	b008      	add	sp, #32
     87e:	bc1c      	pop	{r2, r3, r4}
     880:	4690      	mov	r8, r2
     882:	4699      	mov	r9, r3
     884:	46a2      	mov	sl, r4
     886:	bdf0      	pop	{r4, r5, r6, r7, pc}
     888:	000003d1 	.word	0x000003d1
     88c:	41004400 	.word	0x41004400
     890:	00002a69 	.word	0x00002a69
     894:	0000035d 	.word	0x0000035d
     898:	00000559 	.word	0x00000559
     89c:	40000400 	.word	0x40000400
     8a0:	00002a4d 	.word	0x00002a4d
     8a4:	000029c1 	.word	0x000029c1
     8a8:	00000385 	.word	0x00000385
     8ac:	00002b45 	.word	0x00002b45
     8b0:	41002000 	.word	0x41002000

000008b4 <spi_transceive_wait>:
 */
enum status_code spi_transceive_wait(
		struct spi_module *const module,
		uint16_t tx_data,
		uint16_t *rx_data)
{
     8b4:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);

	if (!(module->receiver_enabled)) {
     8b6:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     8b8:	231c      	movs	r3, #28
		uint16_t *rx_data)
{
	/* Sanity check arguments */
	Assert(module);

	if (!(module->receiver_enabled)) {
     8ba:	2c00      	cmp	r4, #0
     8bc:	d04f      	beq.n	95e <spi_transceive_wait+0xaa>
#  endif
	enum status_code retval = STATUS_OK;

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
     8be:	7943      	ldrb	r3, [r0, #5]
     8c0:	2b00      	cmp	r3, #0
     8c2:	d10e      	bne.n	8e2 <spi_transceive_wait+0x2e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8c4:	6805      	ldr	r5, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8c6:	7e2b      	ldrb	r3, [r5, #24]
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_write(module)) {
     8c8:	07db      	lsls	r3, r3, #31
     8ca:	d40a      	bmi.n	8e2 <spi_transceive_wait+0x2e>
     8cc:	4b25      	ldr	r3, [pc, #148]	; (964 <spi_transceive_wait+0xb0>)
     8ce:	2601      	movs	r6, #1
     8d0:	7e2c      	ldrb	r4, [r5, #24]
     8d2:	4234      	tst	r4, r6
     8d4:	d105      	bne.n	8e2 <spi_transceive_wait+0x2e>
				break;
			} else if (j == SPI_TIMEOUT) {
     8d6:	2b01      	cmp	r3, #1
     8d8:	d03e      	beq.n	958 <spi_transceive_wait+0xa4>
     8da:	3b01      	subs	r3, #1
     8dc:	b29b      	uxth	r3, r3
	enum status_code retval = STATUS_OK;

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
		for (j = 0; j <= SPI_TIMEOUT; j++) {
     8de:	2b00      	cmp	r3, #0
     8e0:	d1f6      	bne.n	8d0 <spi_transceive_wait+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8e2:	6804      	ldr	r4, [r0, #0]
			}
		}
	}
#  endif
	/* Wait until the module is ready to write the character */
	while (!spi_is_ready_to_write(module)) {
     8e4:	2501      	movs	r5, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8e6:	7e23      	ldrb	r3, [r4, #24]
     8e8:	422b      	tst	r3, r5
     8ea:	d0fc      	beq.n	8e6 <spi_transceive_wait+0x32>
     8ec:	7e23      	ldrb	r3, [r4, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     8ee:	07db      	lsls	r3, r3, #31
     8f0:	d502      	bpl.n	8f8 <spi_transceive_wait+0x44>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8f2:	05c9      	lsls	r1, r1, #23
     8f4:	0dc9      	lsrs	r1, r1, #23
     8f6:	62a1      	str	r1, [r4, #40]	; 0x28
	/* Write data */
	spi_write(module, tx_data);

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
     8f8:	7943      	ldrb	r3, [r0, #5]
     8fa:	2b00      	cmp	r3, #0
     8fc:	d10e      	bne.n	91c <spi_transceive_wait+0x68>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8fe:	6804      	ldr	r4, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     900:	7e23      	ldrb	r3, [r4, #24]
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_read(module)) {
     902:	075b      	lsls	r3, r3, #29
     904:	d40a      	bmi.n	91c <spi_transceive_wait+0x68>
     906:	4b17      	ldr	r3, [pc, #92]	; (964 <spi_transceive_wait+0xb0>)
     908:	2504      	movs	r5, #4
     90a:	7e21      	ldrb	r1, [r4, #24]
     90c:	4229      	tst	r1, r5
     90e:	d105      	bne.n	91c <spi_transceive_wait+0x68>
				break;
			} else if (j == SPI_TIMEOUT) {
     910:	2b01      	cmp	r3, #1
     912:	d023      	beq.n	95c <spi_transceive_wait+0xa8>
     914:	3b01      	subs	r3, #1
     916:	b29b      	uxth	r3, r3
	spi_write(module, tx_data);

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
		for (j = 0; j <= SPI_TIMEOUT; j++) {
     918:	2b00      	cmp	r3, #0
     91a:	d1f6      	bne.n	90a <spi_transceive_wait+0x56>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     91c:	6801      	ldr	r1, [r0, #0]
		}
	}
#  endif

	/* Wait until the module is ready to read the character */
	while (!spi_is_ready_to_read(module)) {
     91e:	2404      	movs	r4, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     920:	7e0b      	ldrb	r3, [r1, #24]
     922:	4223      	tst	r3, r4
     924:	d0fc      	beq.n	920 <spi_transceive_wait+0x6c>
     926:	7e0c      	ldrb	r4, [r1, #24]
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
     928:	2310      	movs	r3, #16
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     92a:	0764      	lsls	r4, r4, #29
     92c:	d517      	bpl.n	95e <spi_transceive_wait+0xaa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     92e:	8b4c      	ldrh	r4, [r1, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     930:	2300      	movs	r3, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     932:	0764      	lsls	r4, r4, #29
     934:	d504      	bpl.n	940 <spi_transceive_wait+0x8c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     936:	8b4c      	ldrh	r4, [r1, #26]
     938:	3304      	adds	r3, #4
     93a:	4323      	orrs	r3, r4
     93c:	834b      	strh	r3, [r1, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
     93e:	231e      	movs	r3, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     940:	7980      	ldrb	r0, [r0, #6]
     942:	2801      	cmp	r0, #1
     944:	d104      	bne.n	950 <spi_transceive_wait+0x9c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     946:	6a89      	ldr	r1, [r1, #40]	; 0x28
     948:	05c9      	lsls	r1, r1, #23
     94a:	0dc9      	lsrs	r1, r1, #23
     94c:	8011      	strh	r1, [r2, #0]
     94e:	e006      	b.n	95e <spi_transceive_wait+0xaa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     950:	6a89      	ldr	r1, [r1, #40]	; 0x28
     952:	b2c9      	uxtb	r1, r1
     954:	8011      	strh	r1, [r2, #0]
     956:	e002      	b.n	95e <spi_transceive_wait+0xaa>
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_write(module)) {
				break;
			} else if (j == SPI_TIMEOUT) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     958:	2312      	movs	r3, #18
     95a:	e000      	b.n	95e <spi_transceive_wait+0xaa>
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_read(module)) {
				break;
			} else if (j == SPI_TIMEOUT) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
     95c:	2312      	movs	r3, #18

	/* Read data */
	retval = spi_read(module, rx_data);

	return retval;
}
     95e:	0018      	movs	r0, r3
     960:	bd70      	pop	{r4, r5, r6, pc}
     962:	46c0      	nop			; (mov r8, r8)
     964:	00002710 	.word	0x00002710

00000968 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     968:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     96a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     96c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     96e:	2c01      	cmp	r4, #1
     970:	d170      	bne.n	a54 <spi_select_slave+0xec>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     972:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     974:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     976:	2c00      	cmp	r4, #0
     978:	d16c      	bne.n	a54 <spi_select_slave+0xec>
#  endif
	{
		if (select) {
     97a:	2a00      	cmp	r2, #0
     97c:	d05a      	beq.n	a34 <spi_select_slave+0xcc>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     97e:	784b      	ldrb	r3, [r1, #1]
     980:	2b00      	cmp	r3, #0
     982:	d046      	beq.n	a12 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     984:	6803      	ldr	r3, [r0, #0]
     986:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     988:	07db      	lsls	r3, r3, #31
     98a:	d410      	bmi.n	9ae <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     98c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     98e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     990:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     992:	2900      	cmp	r1, #0
     994:	d104      	bne.n	9a0 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
     996:	095a      	lsrs	r2, r3, #5
     998:	01d2      	lsls	r2, r2, #7
     99a:	492f      	ldr	r1, [pc, #188]	; (a58 <spi_select_slave+0xf0>)
     99c:	468c      	mov	ip, r1
     99e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9a0:	211f      	movs	r1, #31
     9a2:	400b      	ands	r3, r1
     9a4:	391e      	subs	r1, #30
     9a6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     9a8:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     9aa:	2305      	movs	r3, #5
     9ac:	e052      	b.n	a54 <spi_select_slave+0xec>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     9ae:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9b0:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9b2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9b4:	2c00      	cmp	r4, #0
     9b6:	d104      	bne.n	9c2 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
     9b8:	095a      	lsrs	r2, r3, #5
     9ba:	01d2      	lsls	r2, r2, #7
     9bc:	4c26      	ldr	r4, [pc, #152]	; (a58 <spi_select_slave+0xf0>)
     9be:	46a4      	mov	ip, r4
     9c0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9c2:	241f      	movs	r4, #31
     9c4:	4023      	ands	r3, r4
     9c6:	3c1e      	subs	r4, #30
     9c8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     9ca:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9cc:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     9ce:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     9d0:	07d2      	lsls	r2, r2, #31
     9d2:	d501      	bpl.n	9d8 <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     9d4:	788a      	ldrb	r2, [r1, #2]
     9d6:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     9d8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     9da:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     9dc:	2a00      	cmp	r2, #0
     9de:	d139      	bne.n	a54 <spi_select_slave+0xec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9e0:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     9e2:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     9e4:	7e13      	ldrb	r3, [r2, #24]
     9e6:	420b      	tst	r3, r1
     9e8:	d0fc      	beq.n	9e4 <spi_select_slave+0x7c>
     9ea:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     9ec:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     9ee:	0749      	lsls	r1, r1, #29
     9f0:	d530      	bpl.n	a54 <spi_select_slave+0xec>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     9f2:	8b53      	ldrh	r3, [r2, #26]
     9f4:	075b      	lsls	r3, r3, #29
     9f6:	d503      	bpl.n	a00 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     9f8:	8b51      	ldrh	r1, [r2, #26]
     9fa:	2304      	movs	r3, #4
     9fc:	430b      	orrs	r3, r1
     9fe:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a00:	7983      	ldrb	r3, [r0, #6]
     a02:	2b01      	cmp	r3, #1
     a04:	d102      	bne.n	a0c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a06:	6a93      	ldr	r3, [r2, #40]	; 0x28
     a08:	2300      	movs	r3, #0
     a0a:	e023      	b.n	a54 <spi_select_slave+0xec>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a0c:	6a93      	ldr	r3, [r2, #40]	; 0x28
     a0e:	2300      	movs	r3, #0
     a10:	e020      	b.n	a54 <spi_select_slave+0xec>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     a12:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a14:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a16:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a18:	2900      	cmp	r1, #0
     a1a:	d104      	bne.n	a26 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
     a1c:	095a      	lsrs	r2, r3, #5
     a1e:	01d2      	lsls	r2, r2, #7
     a20:	490d      	ldr	r1, [pc, #52]	; (a58 <spi_select_slave+0xf0>)
     a22:	468c      	mov	ip, r1
     a24:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a26:	211f      	movs	r1, #31
     a28:	400b      	ands	r3, r1
     a2a:	391e      	subs	r1, #30
     a2c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a2e:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     a30:	2300      	movs	r3, #0
     a32:	e00f      	b.n	a54 <spi_select_slave+0xec>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     a34:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a36:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a38:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a3a:	2900      	cmp	r1, #0
     a3c:	d104      	bne.n	a48 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
     a3e:	095a      	lsrs	r2, r3, #5
     a40:	01d2      	lsls	r2, r2, #7
     a42:	4905      	ldr	r1, [pc, #20]	; (a58 <spi_select_slave+0xf0>)
     a44:	468c      	mov	ip, r1
     a46:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a48:	211f      	movs	r1, #31
     a4a:	400b      	ands	r3, r1
     a4c:	391e      	subs	r1, #30
     a4e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a50:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     a52:	2300      	movs	r3, #0
}
     a54:	0018      	movs	r0, r3
     a56:	bd10      	pop	{r4, pc}
     a58:	41004400 	.word	0x41004400

00000a5c <configure_port_pins>:
#include "RFM69registers.h"


// Configure the LED selection port as output
void configure_port_pins(void)
{
     a5c:	b500      	push	{lr}
     a5e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     a60:	a901      	add	r1, sp, #4
     a62:	2300      	movs	r3, #0
     a64:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     a66:	2201      	movs	r2, #1
     a68:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     a6a:	708b      	strb	r3, [r1, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
	port_pin_set_config(PIN_PA03, &config_port_pin);
     a6c:	2003      	movs	r0, #3
     a6e:	4b02      	ldr	r3, [pc, #8]	; (a78 <configure_port_pins+0x1c>)
     a70:	4798      	blx	r3
}
     a72:	b003      	add	sp, #12
     a74:	bd00      	pop	{pc}
     a76:	46c0      	nop			; (mov r8, r8)
     a78:	000024fd 	.word	0x000024fd

00000a7c <configure_extint_channel>:

///////////////////////// EXT INT ////////////////
void configure_extint_channel(void)
{
     a7c:	b510      	push	{r4, lr}
     a7e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
     a80:	ac01      	add	r4, sp, #4
     a82:	0020      	movs	r0, r4
     a84:	4b07      	ldr	r3, [pc, #28]	; (aa4 <configure_extint_channel+0x28>)
     a86:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PIN_PA03A_EIC_EXTINT3;
     a88:	2303      	movs	r3, #3
     a8a:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA03A_EIC_EXTINT3;
     a8c:	2300      	movs	r3, #0
     a8e:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
     a90:	3301      	adds	r3, #1
     a92:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
     a94:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(3, &config_extint_chan);
     a96:	0021      	movs	r1, r4
     a98:	2003      	movs	r0, #3
     a9a:	4b03      	ldr	r3, [pc, #12]	; (aa8 <configure_extint_channel+0x2c>)
     a9c:	4798      	blx	r3
}
     a9e:	b004      	add	sp, #16
     aa0:	bd10      	pop	{r4, pc}
     aa2:	46c0      	nop			; (mov r8, r8)
     aa4:	00002475 	.word	0x00002475
     aa8:	00002489 	.word	0x00002489

00000aac <configure_extint_callbacks>:
void configure_extint_callbacks(void)
{
     aac:	b510      	push	{r4, lr}
	extint_register_callback(isr0, 3, EXTINT_CALLBACK_TYPE_DETECT);
     aae:	2200      	movs	r2, #0
     ab0:	2103      	movs	r1, #3
     ab2:	4804      	ldr	r0, [pc, #16]	; (ac4 <configure_extint_callbacks+0x18>)
     ab4:	4b04      	ldr	r3, [pc, #16]	; (ac8 <configure_extint_callbacks+0x1c>)
     ab6:	4798      	blx	r3
	extint_chan_enable_callback(3, EXTINT_CALLBACK_TYPE_DETECT);
     ab8:	2100      	movs	r1, #0
     aba:	2003      	movs	r0, #3
     abc:	4b03      	ldr	r3, [pc, #12]	; (acc <configure_extint_callbacks+0x20>)
     abe:	4798      	blx	r3
}
     ac0:	bd10      	pop	{r4, pc}
     ac2:	46c0      	nop			; (mov r8, r8)
     ac4:	000012f1 	.word	0x000012f1
     ac8:	0000231d 	.word	0x0000231d
     acc:	00002349 	.word	0x00002349

00000ad0 <configure_RFM69_spi>:
struct spi_slave_inst slave;
void configure_RFM69_spi(void);
volatile uint16_t read_buf = 0;

void configure_RFM69_spi(void)
{
     ad0:	b530      	push	{r4, r5, lr}
     ad2:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     ad4:	4c28      	ldr	r4, [pc, #160]	; (b78 <configure_RFM69_spi+0xa8>)
     ad6:	2312      	movs	r3, #18
     ad8:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     ada:	2300      	movs	r3, #0
     adc:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     ade:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ae0:	a901      	add	r1, sp, #4
     ae2:	2201      	movs	r2, #1
     ae4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     ae6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     ae8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     aea:	2012      	movs	r0, #18
     aec:	4b23      	ldr	r3, [pc, #140]	; (b7c <configure_RFM69_spi+0xac>)
     aee:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     af0:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     af2:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     af4:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     af6:	2a00      	cmp	r2, #0
     af8:	d104      	bne.n	b04 <configure_RFM69_spi+0x34>
		return &(ports[port_index]->Group[group_index]);
     afa:	0959      	lsrs	r1, r3, #5
     afc:	01c9      	lsls	r1, r1, #7
     afe:	4a20      	ldr	r2, [pc, #128]	; (b80 <configure_RFM69_spi+0xb0>)
     b00:	4694      	mov	ip, r2
     b02:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b04:	221f      	movs	r2, #31
     b06:	4013      	ands	r3, r2
     b08:	3a1e      	subs	r2, #30
     b0a:	0010      	movs	r0, r2
     b0c:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     b0e:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     b10:	ac02      	add	r4, sp, #8
     b12:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     b14:	2300      	movs	r3, #0
     b16:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     b18:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
     b1a:	21c0      	movs	r1, #192	; 0xc0
     b1c:	0389      	lsls	r1, r1, #14
     b1e:	9105      	str	r1, [sp, #20]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     b20:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     b22:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     b24:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     b26:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     b28:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     b2a:	3223      	adds	r2, #35	; 0x23
     b2c:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     b2e:	3a18      	subs	r2, #24
     b30:	2100      	movs	r1, #0
     b32:	a808      	add	r0, sp, #32
     b34:	4b13      	ldr	r3, [pc, #76]	; (b84 <configure_RFM69_spi+0xb4>)
     b36:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
     b38:	4b13      	ldr	r3, [pc, #76]	; (b88 <configure_RFM69_spi+0xb8>)
     b3a:	61a3      	str	r3, [r4, #24]
	/* Configure pad 1 for SCK */
	/* Configure pad 2 for SS (Unused) */
	/* Configure pad 3 for MISO */
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_D;
	/* Configure pins used for SPI */
	config_spi_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
     b3c:	4b13      	ldr	r3, [pc, #76]	; (b8c <configure_RFM69_spi+0xbc>)
     b3e:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
     b40:	4b13      	ldr	r3, [pc, #76]	; (b90 <configure_RFM69_spi+0xc0>)
     b42:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;
     b44:	2301      	movs	r3, #1
     b46:	425b      	negs	r3, r3
     b48:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
     b4a:	4b12      	ldr	r3, [pc, #72]	; (b94 <configure_RFM69_spi+0xc4>)
     b4c:	6363      	str	r3, [r4, #52]	; 0x34
	config_spi_master.data_order = SPI_DATA_ORDER_MSB;
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_0;
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
     b4e:	4d12      	ldr	r5, [pc, #72]	; (b98 <configure_RFM69_spi+0xc8>)
     b50:	0022      	movs	r2, r4
     b52:	4912      	ldr	r1, [pc, #72]	; (b9c <configure_RFM69_spi+0xcc>)
     b54:	0028      	movs	r0, r5
     b56:	4b12      	ldr	r3, [pc, #72]	; (ba0 <configure_RFM69_spi+0xd0>)
     b58:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b5a:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     b5c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     b5e:	2b00      	cmp	r3, #0
     b60:	d1fc      	bne.n	b5c <configure_RFM69_spi+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     b62:	6811      	ldr	r1, [r2, #0]
     b64:	3302      	adds	r3, #2
     b66:	430b      	orrs	r3, r1
     b68:	6013      	str	r3, [r2, #0]
	//spi_set_baudrate(&spi_master_instance, 9600);
	spi_enable(&spi_master_instance);

	spi_select_slave(&spi_master_instance, &slave, false);
     b6a:	2200      	movs	r2, #0
     b6c:	4902      	ldr	r1, [pc, #8]	; (b78 <configure_RFM69_spi+0xa8>)
     b6e:	480a      	ldr	r0, [pc, #40]	; (b98 <configure_RFM69_spi+0xc8>)
     b70:	4b0c      	ldr	r3, [pc, #48]	; (ba4 <configure_RFM69_spi+0xd4>)
     b72:	4798      	blx	r3
}
     b74:	b011      	add	sp, #68	; 0x44
     b76:	bd30      	pop	{r4, r5, pc}
     b78:	20000290 	.word	0x20000290
     b7c:	000024fd 	.word	0x000024fd
     b80:	41004400 	.word	0x41004400
     b84:	00004ddb 	.word	0x00004ddb
     b88:	000186a0 	.word	0x000186a0
     b8c:	00100002 	.word	0x00100002
     b90:	00110002 	.word	0x00110002
     b94:	00130002 	.word	0x00130002
     b98:	20000280 	.word	0x20000280
     b9c:	42000c00 	.word	0x42000c00
     ba0:	00000595 	.word	0x00000595
     ba4:	00000969 	.word	0x00000969

00000ba8 <configure_rtc_count>:
///////////////////////////////////////////////////////////////////////////////
struct rtc_module rtc_instance;

////////////////////// RTC for millis() ///////////////////////////////////////
void configure_rtc_count(void)
{
     ba8:	b510      	push	{r4, lr}
     baa:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
     bac:	2300      	movs	r3, #0
     bae:	466a      	mov	r2, sp
     bb0:	70d3      	strb	r3, [r2, #3]
#if (SAML22)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     bb2:	9302      	str	r3, [sp, #8]
     bb4:	9303      	str	r3, [sp, #12]
	struct rtc_count_config config_rtc_count;
	rtc_count_get_config_defaults(&config_rtc_count);
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
     bb6:	8013      	strh	r3, [r2, #0]
	config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
     bb8:	7093      	strb	r3, [r2, #2]
	config_rtc_count.continuously_update = true;
     bba:	2301      	movs	r3, #1
     bbc:	7113      	strb	r3, [r2, #4]
	//config_rtc_count.compare_values[0] = 1000;
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     bbe:	4c07      	ldr	r4, [pc, #28]	; (bdc <configure_rtc_count+0x34>)
     bc0:	4907      	ldr	r1, [pc, #28]	; (be0 <configure_rtc_count+0x38>)
     bc2:	0020      	movs	r0, r4
     bc4:	4b07      	ldr	r3, [pc, #28]	; (be4 <configure_rtc_count+0x3c>)
     bc6:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
     bc8:	0020      	movs	r0, r4
     bca:	4b07      	ldr	r3, [pc, #28]	; (be8 <configure_rtc_count+0x40>)
     bcc:	4798      	blx	r3

	rtc_count_set_period(&rtc_instance, 10000);
     bce:	4907      	ldr	r1, [pc, #28]	; (bec <configure_rtc_count+0x44>)
     bd0:	0020      	movs	r0, r4
     bd2:	4b07      	ldr	r3, [pc, #28]	; (bf0 <configure_rtc_count+0x48>)
     bd4:	4798      	blx	r3
}
     bd6:	b004      	add	sp, #16
     bd8:	bd10      	pop	{r4, pc}
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	200001e4 	.word	0x200001e4
     be0:	40001400 	.word	0x40001400
     be4:	00000259 	.word	0x00000259
     be8:	0000011d 	.word	0x0000011d
     bec:	00002710 	.word	0x00002710
     bf0:	00000339 	.word	0x00000339

00000bf4 <reset_millis>:

void reset_millis(void)
{
     bf4:	b510      	push	{r4, lr}
	rtc_count_set_count(&rtc_instance, 0);
     bf6:	4c04      	ldr	r4, [pc, #16]	; (c08 <reset_millis+0x14>)
     bf8:	2100      	movs	r1, #0
     bfa:	0020      	movs	r0, r4
     bfc:	4b03      	ldr	r3, [pc, #12]	; (c0c <reset_millis+0x18>)
     bfe:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
     c00:	0020      	movs	r0, r4
     c02:	4b03      	ldr	r3, [pc, #12]	; (c10 <reset_millis+0x1c>)
     c04:	4798      	blx	r3
}
     c06:	bd10      	pop	{r4, pc}
     c08:	200001e4 	.word	0x200001e4
     c0c:	00000185 	.word	0x00000185
     c10:	0000011d 	.word	0x0000011d

00000c14 <millis>:

uint32_t millis(void)
{
     c14:	b500      	push	{lr}
     c16:	b083      	sub	sp, #12
    //rtc_count_set_count(&rtc_instance, 20);
	volatile uint32_t milli = 0;
     c18:	2300      	movs	r3, #0
     c1a:	9301      	str	r3, [sp, #4]
	milli = rtc_count_get_count(&rtc_instance);
     c1c:	4803      	ldr	r0, [pc, #12]	; (c2c <millis+0x18>)
     c1e:	4b04      	ldr	r3, [pc, #16]	; (c30 <millis+0x1c>)
     c20:	4798      	blx	r3
     c22:	9001      	str	r0, [sp, #4]
	return milli;
     c24:	9801      	ldr	r0, [sp, #4]
}
     c26:	b003      	add	sp, #12
     c28:	bd00      	pop	{pc}
     c2a:	46c0      	nop			; (mov r8, r8)
     c2c:	200001e4 	.word	0x200001e4
     c30:	000001c1 	.word	0x000001c1

00000c34 <RFM69>:
	writeReg(REG_PALEVEL, RF_PALEVEL_PA0_ON | RF_PALEVEL_PA1_OFF | RF_PALEVEL_PA2_OFF | _powerLevel); // enable P0 only
}

void RFM69()
{
	_mode = RF69_MODE_STANDBY;
     c34:	2201      	movs	r2, #1
     c36:	4b05      	ldr	r3, [pc, #20]	; (c4c <RFM69+0x18>)
     c38:	801a      	strh	r2, [r3, #0]
	_promiscuousMode = false;
     c3a:	2300      	movs	r3, #0
     c3c:	4a04      	ldr	r2, [pc, #16]	; (c50 <RFM69+0x1c>)
     c3e:	7013      	strb	r3, [r2, #0]
	_powerLevel = 31;
     c40:	211f      	movs	r1, #31
     c42:	4a04      	ldr	r2, [pc, #16]	; (c54 <RFM69+0x20>)
     c44:	7011      	strb	r1, [r2, #0]
	_isRFM69HW = false;
     c46:	4a04      	ldr	r2, [pc, #16]	; (c58 <RFM69+0x24>)
     c48:	7013      	strb	r3, [r2, #0]
}
     c4a:	4770      	bx	lr
     c4c:	2000027a 	.word	0x2000027a
     c50:	200001f4 	.word	0x200001f4
     c54:	200001ec 	.word	0x200001ec
     c58:	2000027c 	.word	0x2000027c

00000c5c <selectrf>:
  spi_transceive_wait(&spi_master_instance, value, &read_buf); //SPI.transfer(value); // CHANGE //
  unselect();
}

// select the RFM69 transceiver (save SPI settings, set CS low)
void selectrf(void) {
     c5c:	b510      	push	{r4, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     c5e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     c60:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
     c64:	2200      	movs	r2, #0
     c66:	4b04      	ldr	r3, [pc, #16]	; (c78 <selectrf+0x1c>)
     c68:	701a      	strb	r2, [r3, #0]

  // set RFM69 SPI settings
  //SPI.setDataMode(SPI_MODE0); // CHANGE //
  //SPI.setBitOrder(MSBFIRST); // CHANGE //
  //SPI.setClockDivider(SPI_CLOCK_DIV4); // decided to slow down from DIV2 after SPI stalling in some instances, especially visible on mega1284p when RFM69 and FLASH chip both present // CHANGE //
  spi_select_slave(&spi_master_instance, &slave, true); //digitalWrite(_slaveSelectPin, LOW); // CHANGE //
     c6a:	3201      	adds	r2, #1
     c6c:	4903      	ldr	r1, [pc, #12]	; (c7c <selectrf+0x20>)
     c6e:	4804      	ldr	r0, [pc, #16]	; (c80 <selectrf+0x24>)
     c70:	4b04      	ldr	r3, [pc, #16]	; (c84 <selectrf+0x28>)
     c72:	4798      	blx	r3
}
     c74:	bd10      	pop	{r4, pc}
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	200000d8 	.word	0x200000d8
     c7c:	20000290 	.word	0x20000290
     c80:	20000280 	.word	0x20000280
     c84:	00000969 	.word	0x00000969

00000c88 <maybeInterrupts>:
}

void maybeInterrupts()
{
  // Only reenable interrupts if we're not being called from the ISR
  if (!_inISR) 
     c88:	4b05      	ldr	r3, [pc, #20]	; (ca0 <maybeInterrupts+0x18>)
     c8a:	781b      	ldrb	r3, [r3, #0]
     c8c:	2b00      	cmp	r3, #0
     c8e:	d105      	bne.n	c9c <maybeInterrupts+0x14>
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     c90:	2201      	movs	r2, #1
     c92:	4b04      	ldr	r3, [pc, #16]	; (ca4 <maybeInterrupts+0x1c>)
     c94:	701a      	strb	r2, [r3, #0]
     c96:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     c9a:	b662      	cpsie	i
	  system_interrupt_enable_global(); //interrupts(); // CHANGE //
     c9c:	4770      	bx	lr
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	200001ed 	.word	0x200001ed
     ca4:	200000d8 	.word	0x200000d8

00000ca8 <unselect>:
  //SPI.setClockDivider(SPI_CLOCK_DIV4); // decided to slow down from DIV2 after SPI stalling in some instances, especially visible on mega1284p when RFM69 and FLASH chip both present // CHANGE //
  spi_select_slave(&spi_master_instance, &slave, true); //digitalWrite(_slaveSelectPin, LOW); // CHANGE //
}

// unselect the RFM69 transceiver (set CS high, restore SPI settings)
void unselect() {
     ca8:	b510      	push	{r4, lr}
  spi_select_slave(&spi_master_instance, &slave, false); //digitalWrite(_slaveSelectPin, HIGH); // CHANGE //
     caa:	2200      	movs	r2, #0
     cac:	4903      	ldr	r1, [pc, #12]	; (cbc <unselect+0x14>)
     cae:	4804      	ldr	r0, [pc, #16]	; (cc0 <unselect+0x18>)
     cb0:	4b04      	ldr	r3, [pc, #16]	; (cc4 <unselect+0x1c>)
     cb2:	4798      	blx	r3
  maybeInterrupts();
     cb4:	4b04      	ldr	r3, [pc, #16]	; (cc8 <unselect+0x20>)
     cb6:	4798      	blx	r3
}
     cb8:	bd10      	pop	{r4, pc}
     cba:	46c0      	nop			; (mov r8, r8)
     cbc:	20000290 	.word	0x20000290
     cc0:	20000280 	.word	0x20000280
     cc4:	00000969 	.word	0x00000969
     cc8:	00000c89 	.word	0x00000c89

00000ccc <readReg>:
  rssi >>= 1;
  return rssi;
}

uint8_t readReg(volatile uint16_t addr)
{
     ccc:	b570      	push	{r4, r5, r6, lr}
     cce:	b084      	sub	sp, #16
     cd0:	466b      	mov	r3, sp
     cd2:	1d9c      	adds	r4, r3, #6
     cd4:	80d8      	strh	r0, [r3, #6]
  selectrf();
     cd6:	4b0c      	ldr	r3, [pc, #48]	; (d08 <readReg+0x3c>)
     cd8:	4798      	blx	r3
  spi_transceive_wait(&spi_master_instance, addr & 0x7F, &read_buf); //SPI.transfer(addr & 0x7F); // CHANGE //
     cda:	8821      	ldrh	r1, [r4, #0]
     cdc:	237f      	movs	r3, #127	; 0x7f
     cde:	4019      	ands	r1, r3
     ce0:	4e0a      	ldr	r6, [pc, #40]	; (d0c <readReg+0x40>)
     ce2:	4a0b      	ldr	r2, [pc, #44]	; (d10 <readReg+0x44>)
     ce4:	0030      	movs	r0, r6
     ce6:	4d0b      	ldr	r5, [pc, #44]	; (d14 <readReg+0x48>)
     ce8:	47a8      	blx	r5
  volatile uint16_t regval = 0;
     cea:	240e      	movs	r4, #14
     cec:	446c      	add	r4, sp
     cee:	2300      	movs	r3, #0
     cf0:	8023      	strh	r3, [r4, #0]
  spi_transceive_wait(&spi_master_instance, 0, &regval); //SPI.transfer(0); // CHANGE //
     cf2:	0022      	movs	r2, r4
     cf4:	2100      	movs	r1, #0
     cf6:	0030      	movs	r0, r6
     cf8:	47a8      	blx	r5
  unselect();
     cfa:	4b07      	ldr	r3, [pc, #28]	; (d18 <readReg+0x4c>)
     cfc:	4798      	blx	r3
  return (uint8_t)regval;
     cfe:	8820      	ldrh	r0, [r4, #0]
     d00:	b2c0      	uxtb	r0, r0
}
     d02:	b004      	add	sp, #16
     d04:	bd70      	pop	{r4, r5, r6, pc}
     d06:	46c0      	nop			; (mov r8, r8)
     d08:	00000c5d 	.word	0x00000c5d
     d0c:	20000280 	.word	0x20000280
     d10:	200000fa 	.word	0x200000fa
     d14:	000008b5 	.word	0x000008b5
     d18:	00000ca9 	.word	0x00000ca9

00000d1c <readRSSI>:
  }
  writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFE) | (key ? 1 : 0));
}

// get the received signal strength indicator (RFM_RSSI)
int16_t readRSSI() {
     d1c:	b510      	push	{r4, lr}
     d1e:	b082      	sub	sp, #8
  volatile int16_t rssi = 0;
     d20:	466b      	mov	r3, sp
     d22:	1d9c      	adds	r4, r3, #6
     d24:	2300      	movs	r3, #0
     d26:	8023      	strh	r3, [r4, #0]
  rssi = -readReg(REG_RSSIVALUE);
     d28:	2024      	movs	r0, #36	; 0x24
     d2a:	4b06      	ldr	r3, [pc, #24]	; (d44 <readRSSI+0x28>)
     d2c:	4798      	blx	r3
     d2e:	4240      	negs	r0, r0
     d30:	b200      	sxth	r0, r0
     d32:	8020      	strh	r0, [r4, #0]
  rssi >>= 1;
     d34:	8823      	ldrh	r3, [r4, #0]
     d36:	b21b      	sxth	r3, r3
     d38:	105b      	asrs	r3, r3, #1
     d3a:	8023      	strh	r3, [r4, #0]
  return rssi;
     d3c:	8820      	ldrh	r0, [r4, #0]
     d3e:	b200      	sxth	r0, r0
}
     d40:	b002      	add	sp, #8
     d42:	bd10      	pop	{r4, pc}
     d44:	00000ccd 	.word	0x00000ccd

00000d48 <writeReg>:
  unselect();
  return (uint8_t)regval;
}

void writeReg(uint8_t addr, uint8_t value)
{
     d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d4a:	0005      	movs	r5, r0
     d4c:	000c      	movs	r4, r1
  selectrf();
     d4e:	4b08      	ldr	r3, [pc, #32]	; (d70 <writeReg+0x28>)
     d50:	4798      	blx	r3
  spi_transceive_wait(&spi_master_instance, addr | 0x80, &read_buf); //SPI.transfer(addr | 0x80); // CHANGE //
     d52:	4e08      	ldr	r6, [pc, #32]	; (d74 <writeReg+0x2c>)
     d54:	2180      	movs	r1, #128	; 0x80
     d56:	4329      	orrs	r1, r5
     d58:	4d07      	ldr	r5, [pc, #28]	; (d78 <writeReg+0x30>)
     d5a:	0032      	movs	r2, r6
     d5c:	0028      	movs	r0, r5
     d5e:	4f07      	ldr	r7, [pc, #28]	; (d7c <writeReg+0x34>)
     d60:	47b8      	blx	r7
  spi_transceive_wait(&spi_master_instance, value, &read_buf); //SPI.transfer(value); // CHANGE //
     d62:	b2a1      	uxth	r1, r4
     d64:	0032      	movs	r2, r6
     d66:	0028      	movs	r0, r5
     d68:	47b8      	blx	r7
  unselect();
     d6a:	4b05      	ldr	r3, [pc, #20]	; (d80 <writeReg+0x38>)
     d6c:	4798      	blx	r3
}
     d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d70:	00000c5d 	.word	0x00000c5d
     d74:	200000fa 	.word	0x200000fa
     d78:	20000280 	.word	0x20000280
     d7c:	000008b5 	.word	0x000008b5
     d80:	00000ca9 	.word	0x00000ca9

00000d84 <RFM_setHighPower>:
	while (port_pin_get_input_level(PIN_PA03) == 0 && millis() < RF69_TX_LIMIT_MS); // wait for DIO0 to turn HIGH signalling transmission finish // CHANGE //
	setMode(RF69_MODE_STANDBY);
}

// for RFM69HW only: you must call RFM_setHighPower(true) after RFM_initialize() or else transmission won't work
void RFM_setHighPower(bool onOff) {
     d84:	b510      	push	{r4, lr}
	_isRFM69HW = onOff;
     d86:	4b10      	ldr	r3, [pc, #64]	; (dc8 <RFM_setHighPower+0x44>)
     d88:	7018      	strb	r0, [r3, #0]
	writeReg(REG_OCP, _isRFM69HW ? RF_OCP_OFF : RF_OCP_ON);
     d8a:	781b      	ldrb	r3, [r3, #0]
     d8c:	210f      	movs	r1, #15
     d8e:	2b00      	cmp	r3, #0
     d90:	d100      	bne.n	d94 <RFM_setHighPower+0x10>
     d92:	310b      	adds	r1, #11
     d94:	2013      	movs	r0, #19
     d96:	4b0d      	ldr	r3, [pc, #52]	; (dcc <RFM_setHighPower+0x48>)
     d98:	4798      	blx	r3
	if (_isRFM69HW) // turning ON
     d9a:	4b0b      	ldr	r3, [pc, #44]	; (dc8 <RFM_setHighPower+0x44>)
     d9c:	781b      	ldrb	r3, [r3, #0]
     d9e:	2b00      	cmp	r3, #0
     da0:	d00a      	beq.n	db8 <RFM_setHighPower+0x34>
	writeReg(REG_PALEVEL, (readReg(REG_PALEVEL) & 0x1F) | RF_PALEVEL_PA1_ON | RF_PALEVEL_PA2_ON); // enable P1 & P2 amplifier stages
     da2:	2011      	movs	r0, #17
     da4:	4b0a      	ldr	r3, [pc, #40]	; (dd0 <RFM_setHighPower+0x4c>)
     da6:	4798      	blx	r3
     da8:	211f      	movs	r1, #31
     daa:	4001      	ands	r1, r0
     dac:	2360      	movs	r3, #96	; 0x60
     dae:	4319      	orrs	r1, r3
     db0:	2011      	movs	r0, #17
     db2:	4b06      	ldr	r3, [pc, #24]	; (dcc <RFM_setHighPower+0x48>)
     db4:	4798      	blx	r3
     db6:	e006      	b.n	dc6 <RFM_setHighPower+0x42>
	else
	writeReg(REG_PALEVEL, RF_PALEVEL_PA0_ON | RF_PALEVEL_PA1_OFF | RF_PALEVEL_PA2_OFF | _powerLevel); // enable P0 only
     db8:	4b06      	ldr	r3, [pc, #24]	; (dd4 <RFM_setHighPower+0x50>)
     dba:	7819      	ldrb	r1, [r3, #0]
     dbc:	2380      	movs	r3, #128	; 0x80
     dbe:	4319      	orrs	r1, r3
     dc0:	2011      	movs	r0, #17
     dc2:	4b02      	ldr	r3, [pc, #8]	; (dcc <RFM_setHighPower+0x48>)
     dc4:	4798      	blx	r3
}
     dc6:	bd10      	pop	{r4, pc}
     dc8:	2000027c 	.word	0x2000027c
     dcc:	00000d49 	.word	0x00000d49
     dd0:	00000ccd 	.word	0x00000ccd
     dd4:	200001ec 	.word	0x200001ec

00000dd8 <setHighPowerRegs>:
  _promiscuousMode = onOff;
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
     dd8:	b510      	push	{r4, lr}
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
     dda:	2800      	cmp	r0, #0
     ddc:	d10a      	bne.n	df4 <setHighPowerRegs+0x1c>
     dde:	e003      	b.n	de8 <setHighPowerRegs+0x10>
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
     de0:	205c      	movs	r0, #92	; 0x5c
     de2:	4b08      	ldr	r3, [pc, #32]	; (e04 <setHighPowerRegs+0x2c>)
     de4:	4798      	blx	r3
}
     de6:	e00b      	b.n	e00 <setHighPowerRegs+0x28>
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
     de8:	2155      	movs	r1, #85	; 0x55
     dea:	205a      	movs	r0, #90	; 0x5a
     dec:	4b05      	ldr	r3, [pc, #20]	; (e04 <setHighPowerRegs+0x2c>)
     dee:	4798      	blx	r3
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
     df0:	2170      	movs	r1, #112	; 0x70
     df2:	e7f5      	b.n	de0 <setHighPowerRegs+0x8>
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
     df4:	215d      	movs	r1, #93	; 0x5d
     df6:	205a      	movs	r0, #90	; 0x5a
     df8:	4b02      	ldr	r3, [pc, #8]	; (e04 <setHighPowerRegs+0x2c>)
     dfa:	4798      	blx	r3
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
     dfc:	217c      	movs	r1, #124	; 0x7c
     dfe:	e7ef      	b.n	de0 <setHighPowerRegs+0x8>
}
     e00:	bd10      	pop	{r4, pc}
     e02:	46c0      	nop			; (mov r8, r8)
     e04:	00000d49 	.word	0x00000d49

00000e08 <setMode>:
  }
  setMode(oldMode);
}

void setMode(uint8_t newMode)
{
     e08:	b570      	push	{r4, r5, r6, lr}
  if (newMode == _mode)
     e0a:	b286      	uxth	r6, r0
     e0c:	4b31      	ldr	r3, [pc, #196]	; (ed4 <setMode+0xcc>)
     e0e:	881b      	ldrh	r3, [r3, #0]
     e10:	b29b      	uxth	r3, r3
     e12:	429e      	cmp	r6, r3
     e14:	d05d      	beq.n	ed2 <setMode+0xca>
    return;

  switch (newMode) {
     e16:	2804      	cmp	r0, #4
     e18:	d85b      	bhi.n	ed2 <setMode+0xca>
     e1a:	0080      	lsls	r0, r0, #2
     e1c:	4b2e      	ldr	r3, [pc, #184]	; (ed8 <setMode+0xd0>)
     e1e:	581b      	ldr	r3, [r3, r0]
     e20:	469f      	mov	pc, r3
    case RF69_MODE_TX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_TRANSMITTER);
     e22:	2001      	movs	r0, #1
     e24:	4b2d      	ldr	r3, [pc, #180]	; (edc <setMode+0xd4>)
     e26:	4798      	blx	r3
     e28:	231c      	movs	r3, #28
     e2a:	0001      	movs	r1, r0
     e2c:	4399      	bics	r1, r3
     e2e:	230c      	movs	r3, #12
     e30:	4319      	orrs	r1, r3
     e32:	b2c9      	uxtb	r1, r1
     e34:	2001      	movs	r0, #1
     e36:	4b2a      	ldr	r3, [pc, #168]	; (ee0 <setMode+0xd8>)
     e38:	4798      	blx	r3
      if (_isRFM69HW) setHighPowerRegs(true);
     e3a:	4b2a      	ldr	r3, [pc, #168]	; (ee4 <setMode+0xdc>)
     e3c:	781b      	ldrb	r3, [r3, #0]
     e3e:	2b00      	cmp	r3, #0
     e40:	d002      	beq.n	e48 <setMode+0x40>
     e42:	2001      	movs	r0, #1
     e44:	4b28      	ldr	r3, [pc, #160]	; (ee8 <setMode+0xe0>)
     e46:	4798      	blx	r3
      return;
  }

  // we are using packet mode, so this check is not really needed
  // but waiting for mode ready is necessary when going from sleep because the FIFO may not be immediately available from previous mode
  while (_mode == RF69_MODE_SLEEP && (readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00); // wait for ModeReady
     e48:	4c22      	ldr	r4, [pc, #136]	; (ed4 <setMode+0xcc>)
     e4a:	4d24      	ldr	r5, [pc, #144]	; (edc <setMode+0xd4>)
     e4c:	e037      	b.n	ebe <setMode+0xb6>
    case RF69_MODE_TX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_TRANSMITTER);
      if (_isRFM69HW) setHighPowerRegs(true);
      break;
    case RF69_MODE_RX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_RECEIVER);
     e4e:	2001      	movs	r0, #1
     e50:	4b22      	ldr	r3, [pc, #136]	; (edc <setMode+0xd4>)
     e52:	4798      	blx	r3
     e54:	231c      	movs	r3, #28
     e56:	0001      	movs	r1, r0
     e58:	4399      	bics	r1, r3
     e5a:	2310      	movs	r3, #16
     e5c:	4319      	orrs	r1, r3
     e5e:	b2c9      	uxtb	r1, r1
     e60:	2001      	movs	r0, #1
     e62:	4b1f      	ldr	r3, [pc, #124]	; (ee0 <setMode+0xd8>)
     e64:	4798      	blx	r3
      if (_isRFM69HW) setHighPowerRegs(false);
     e66:	4b1f      	ldr	r3, [pc, #124]	; (ee4 <setMode+0xdc>)
     e68:	781b      	ldrb	r3, [r3, #0]
     e6a:	2b00      	cmp	r3, #0
     e6c:	d0ec      	beq.n	e48 <setMode+0x40>
     e6e:	2000      	movs	r0, #0
     e70:	4b1d      	ldr	r3, [pc, #116]	; (ee8 <setMode+0xe0>)
     e72:	4798      	blx	r3
     e74:	e7e8      	b.n	e48 <setMode+0x40>
      break;
    case RF69_MODE_SYNTH:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_SYNTHESIZER);
     e76:	2001      	movs	r0, #1
     e78:	4b18      	ldr	r3, [pc, #96]	; (edc <setMode+0xd4>)
     e7a:	4798      	blx	r3
     e7c:	231c      	movs	r3, #28
     e7e:	0001      	movs	r1, r0
     e80:	4399      	bics	r1, r3
     e82:	2308      	movs	r3, #8
     e84:	4319      	orrs	r1, r3
     e86:	b2c9      	uxtb	r1, r1
     e88:	2001      	movs	r0, #1
     e8a:	4b15      	ldr	r3, [pc, #84]	; (ee0 <setMode+0xd8>)
     e8c:	4798      	blx	r3
      break;
     e8e:	e7db      	b.n	e48 <setMode+0x40>
    case RF69_MODE_STANDBY:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_STANDBY);
     e90:	2001      	movs	r0, #1
     e92:	4b12      	ldr	r3, [pc, #72]	; (edc <setMode+0xd4>)
     e94:	4798      	blx	r3
     e96:	231c      	movs	r3, #28
     e98:	0001      	movs	r1, r0
     e9a:	4399      	bics	r1, r3
     e9c:	2304      	movs	r3, #4
     e9e:	4319      	orrs	r1, r3
     ea0:	b2c9      	uxtb	r1, r1
     ea2:	2001      	movs	r0, #1
     ea4:	4b0e      	ldr	r3, [pc, #56]	; (ee0 <setMode+0xd8>)
     ea6:	4798      	blx	r3
      break;
     ea8:	e7ce      	b.n	e48 <setMode+0x40>
    case RF69_MODE_SLEEP:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_SLEEP);
     eaa:	2001      	movs	r0, #1
     eac:	4b0b      	ldr	r3, [pc, #44]	; (edc <setMode+0xd4>)
     eae:	4798      	blx	r3
     eb0:	23e3      	movs	r3, #227	; 0xe3
     eb2:	0001      	movs	r1, r0
     eb4:	4019      	ands	r1, r3
     eb6:	2001      	movs	r0, #1
     eb8:	4b09      	ldr	r3, [pc, #36]	; (ee0 <setMode+0xd8>)
     eba:	4798      	blx	r3
      break;
     ebc:	e7c4      	b.n	e48 <setMode+0x40>
      return;
  }

  // we are using packet mode, so this check is not really needed
  // but waiting for mode ready is necessary when going from sleep because the FIFO may not be immediately available from previous mode
  while (_mode == RF69_MODE_SLEEP && (readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00); // wait for ModeReady
     ebe:	8823      	ldrh	r3, [r4, #0]
     ec0:	b29b      	uxth	r3, r3
     ec2:	2b00      	cmp	r3, #0
     ec4:	d103      	bne.n	ece <setMode+0xc6>
     ec6:	2027      	movs	r0, #39	; 0x27
     ec8:	47a8      	blx	r5
     eca:	0603      	lsls	r3, r0, #24
     ecc:	d5f7      	bpl.n	ebe <setMode+0xb6>

  _mode = newMode;
     ece:	4b01      	ldr	r3, [pc, #4]	; (ed4 <setMode+0xcc>)
     ed0:	801e      	strh	r6, [r3, #0]
}
     ed2:	bd70      	pop	{r4, r5, r6, pc}
     ed4:	2000027a 	.word	0x2000027a
     ed8:	00004e04 	.word	0x00004e04
     edc:	00000ccd 	.word	0x00000ccd
     ee0:	00000d49 	.word	0x00000d49
     ee4:	2000027c 	.word	0x2000027c
     ee8:	00000dd9 	.word	0x00000dd9

00000eec <canSend>:
  if (_isRFM69HW) _powerLevel /= 2;
  writeReg(REG_PALEVEL, (readReg(REG_PALEVEL) & 0xE0) | _powerLevel);
}

bool canSend()
{
     eec:	b510      	push	{r4, lr}
  if (_mode == RF69_MODE_RX && PAYLOADLEN == 0 && readRSSI() < CSMA_LIMIT) // if signal stronger than -100dBm is detected assume channel activity
     eee:	4b0b      	ldr	r3, [pc, #44]	; (f1c <canSend+0x30>)
     ef0:	881b      	ldrh	r3, [r3, #0]
     ef2:	b29b      	uxth	r3, r3
  {
    setMode(RF69_MODE_STANDBY);
    return true;
  }
  return false;
     ef4:	2000      	movs	r0, #0
  writeReg(REG_PALEVEL, (readReg(REG_PALEVEL) & 0xE0) | _powerLevel);
}

bool canSend()
{
  if (_mode == RF69_MODE_RX && PAYLOADLEN == 0 && readRSSI() < CSMA_LIMIT) // if signal stronger than -100dBm is detected assume channel activity
     ef6:	2b03      	cmp	r3, #3
     ef8:	d10e      	bne.n	f18 <canSend+0x2c>
     efa:	4b09      	ldr	r3, [pc, #36]	; (f20 <canSend+0x34>)
     efc:	881b      	ldrh	r3, [r3, #0]
     efe:	b29b      	uxth	r3, r3
     f00:	2b00      	cmp	r3, #0
     f02:	d109      	bne.n	f18 <canSend+0x2c>
     f04:	4b07      	ldr	r3, [pc, #28]	; (f24 <canSend+0x38>)
     f06:	4798      	blx	r3
     f08:	0003      	movs	r3, r0
  {
    setMode(RF69_MODE_STANDBY);
    return true;
  }
  return false;
     f0a:	2000      	movs	r0, #0
  writeReg(REG_PALEVEL, (readReg(REG_PALEVEL) & 0xE0) | _powerLevel);
}

bool canSend()
{
  if (_mode == RF69_MODE_RX && PAYLOADLEN == 0 && readRSSI() < CSMA_LIMIT) // if signal stronger than -100dBm is detected assume channel activity
     f0c:	335a      	adds	r3, #90	; 0x5a
     f0e:	da03      	bge.n	f18 <canSend+0x2c>
  {
    setMode(RF69_MODE_STANDBY);
     f10:	3001      	adds	r0, #1
     f12:	4b05      	ldr	r3, [pc, #20]	; (f28 <canSend+0x3c>)
     f14:	4798      	blx	r3
    return true;
     f16:	2001      	movs	r0, #1
  }
  return false;
}
     f18:	bd10      	pop	{r4, pc}
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	2000027a 	.word	0x2000027a
     f20:	20000274 	.word	0x20000274
     f24:	00000d1d 	.word	0x00000d1d
     f28:	00000e09 	.word	0x00000e09

00000f2c <receiveBegin>:
	interruptHandler(); 
	_inISR = false;
} // CHANGE //?

// internal function
void receiveBegin() {
     f2c:	b510      	push	{r4, lr}
  RFM_DATALEN = 0;
     f2e:	2300      	movs	r3, #0
     f30:	4a11      	ldr	r2, [pc, #68]	; (f78 <receiveBegin+0x4c>)
     f32:	8013      	strh	r3, [r2, #0]
  RFM_SENDERID = 0;
     f34:	4a11      	ldr	r2, [pc, #68]	; (f7c <receiveBegin+0x50>)
     f36:	8013      	strh	r3, [r2, #0]
  TARGETID = 0;
     f38:	4a11      	ldr	r2, [pc, #68]	; (f80 <receiveBegin+0x54>)
     f3a:	8013      	strh	r3, [r2, #0]
  PAYLOADLEN = 0;
     f3c:	4a11      	ldr	r2, [pc, #68]	; (f84 <receiveBegin+0x58>)
     f3e:	8013      	strh	r3, [r2, #0]
  ACK_REQUESTED = 0;
     f40:	4a11      	ldr	r2, [pc, #68]	; (f88 <receiveBegin+0x5c>)
     f42:	8013      	strh	r3, [r2, #0]
  ACK_RECEIVED = 0;
     f44:	4a11      	ldr	r2, [pc, #68]	; (f8c <receiveBegin+0x60>)
     f46:	8013      	strh	r3, [r2, #0]
  RFM_RSSI = 0;
     f48:	4a11      	ldr	r2, [pc, #68]	; (f90 <receiveBegin+0x64>)
     f4a:	8013      	strh	r3, [r2, #0]
  if (readReg(REG_IRQFLAGS2) & RF_IRQFLAGS2_PAYLOADREADY)
     f4c:	2028      	movs	r0, #40	; 0x28
     f4e:	4b11      	ldr	r3, [pc, #68]	; (f94 <receiveBegin+0x68>)
     f50:	4798      	blx	r3
     f52:	0743      	lsls	r3, r0, #29
     f54:	d508      	bpl.n	f68 <receiveBegin+0x3c>
    writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFB) | RF_PACKET2_RXRESTART); // avoid RX deadlocks
     f56:	203d      	movs	r0, #61	; 0x3d
     f58:	4b0e      	ldr	r3, [pc, #56]	; (f94 <receiveBegin+0x68>)
     f5a:	4798      	blx	r3
     f5c:	2304      	movs	r3, #4
     f5e:	4318      	orrs	r0, r3
     f60:	b2c1      	uxtb	r1, r0
     f62:	203d      	movs	r0, #61	; 0x3d
     f64:	4b0c      	ldr	r3, [pc, #48]	; (f98 <receiveBegin+0x6c>)
     f66:	4798      	blx	r3
  writeReg(REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_01); // set DIO0 to "PAYLOADREADY" in receive mode
     f68:	2140      	movs	r1, #64	; 0x40
     f6a:	2025      	movs	r0, #37	; 0x25
     f6c:	4b0a      	ldr	r3, [pc, #40]	; (f98 <receiveBegin+0x6c>)
     f6e:	4798      	blx	r3
  setMode(RF69_MODE_RX);
     f70:	2003      	movs	r0, #3
     f72:	4b0a      	ldr	r3, [pc, #40]	; (f9c <receiveBegin+0x70>)
     f74:	4798      	blx	r3
}
     f76:	bd10      	pop	{r4, pc}
     f78:	200001f2 	.word	0x200001f2
     f7c:	200001e2 	.word	0x200001e2
     f80:	20000278 	.word	0x20000278
     f84:	20000274 	.word	0x20000274
     f88:	20000276 	.word	0x20000276
     f8c:	200001f0 	.word	0x200001f0
     f90:	2000028c 	.word	0x2000028c
     f94:	00000ccd 	.word	0x00000ccd
     f98:	00000d49 	.word	0x00000d49
     f9c:	00000e09 	.word	0x00000e09

00000fa0 <RFM_receiveDone>:

// checks if a packet was received and/or puts transceiver in receive (ie RX or listen) mode
bool RFM_receiveDone() {
     fa0:	b510      	push	{r4, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     fa2:	b672      	cpsid	i
     fa4:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
     fa8:	2200      	movs	r2, #0
     faa:	4b11      	ldr	r3, [pc, #68]	; (ff0 <RFM_receiveDone+0x50>)
     fac:	701a      	strb	r2, [r3, #0]
  system_interrupt_disable_global(); //noInterrupts(); // re-enabled in unselect() via setMode() or via receiveBegin() // CHANGE //

  if (_mode == RF69_MODE_RX && PAYLOADLEN > 0)
     fae:	4b11      	ldr	r3, [pc, #68]	; (ff4 <RFM_receiveDone+0x54>)
     fb0:	881b      	ldrh	r3, [r3, #0]
     fb2:	b29b      	uxth	r3, r3
     fb4:	2b03      	cmp	r3, #3
     fb6:	d109      	bne.n	fcc <RFM_receiveDone+0x2c>
     fb8:	4b0f      	ldr	r3, [pc, #60]	; (ff8 <RFM_receiveDone+0x58>)
     fba:	881b      	ldrh	r3, [r3, #0]
     fbc:	b29b      	uxth	r3, r3
     fbe:	2b00      	cmp	r3, #0
     fc0:	d004      	beq.n	fcc <RFM_receiveDone+0x2c>
  {
    setMode(RF69_MODE_STANDBY); // enables interrupts
     fc2:	2001      	movs	r0, #1
     fc4:	4b0d      	ldr	r3, [pc, #52]	; (ffc <RFM_receiveDone+0x5c>)
     fc6:	4798      	blx	r3
    return true;
     fc8:	2001      	movs	r0, #1
     fca:	e00f      	b.n	fec <RFM_receiveDone+0x4c>
  }
  else if (_mode == RF69_MODE_RX) // already in RX no payload yet
     fcc:	4b09      	ldr	r3, [pc, #36]	; (ff4 <RFM_receiveDone+0x54>)
     fce:	881b      	ldrh	r3, [r3, #0]
     fd0:	b29b      	uxth	r3, r3
     fd2:	2b03      	cmp	r3, #3
     fd4:	d107      	bne.n	fe6 <RFM_receiveDone+0x46>
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     fd6:	2201      	movs	r2, #1
     fd8:	4b05      	ldr	r3, [pc, #20]	; (ff0 <RFM_receiveDone+0x50>)
     fda:	701a      	strb	r2, [r3, #0]
     fdc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     fe0:	b662      	cpsie	i
  {
    system_interrupt_enable_global(); //interrupts(); // explicitly re-enable interrupts // CHANGE //
    return false;
     fe2:	2000      	movs	r0, #0
     fe4:	e002      	b.n	fec <RFM_receiveDone+0x4c>
  }
  receiveBegin();
     fe6:	4b06      	ldr	r3, [pc, #24]	; (1000 <RFM_receiveDone+0x60>)
     fe8:	4798      	blx	r3
  return false;
     fea:	2000      	movs	r0, #0
}
     fec:	bd10      	pop	{r4, pc}
     fee:	46c0      	nop			; (mov r8, r8)
     ff0:	200000d8 	.word	0x200000d8
     ff4:	2000027a 	.word	0x2000027a
     ff8:	20000274 	.word	0x20000274
     ffc:	00000e09 	.word	0x00000e09
    1000:	00000f2d 	.word	0x00000f2d

00001004 <sendFrame>:



// internal function
void sendFrame(uint8_t toAddress, const void* buffer, uint8_t bufferSize, bool requestACK, bool sendACK)
{
    1004:	b5f0      	push	{r4, r5, r6, r7, lr}
    1006:	b085      	sub	sp, #20
    1008:	9000      	str	r0, [sp, #0]
    100a:	9101      	str	r1, [sp, #4]
    100c:	0015      	movs	r5, r2
    100e:	001f      	movs	r7, r3
    1010:	ab0a      	add	r3, sp, #40	; 0x28
    1012:	781c      	ldrb	r4, [r3, #0]
	setMode(RF69_MODE_STANDBY); // turn off receiver to prevent reception while filling fifo
    1014:	2001      	movs	r0, #1
    1016:	4b30      	ldr	r3, [pc, #192]	; (10d8 <sendFrame+0xd4>)
    1018:	4798      	blx	r3
	while ((readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00); // wait for ModeReady
    101a:	4e30      	ldr	r6, [pc, #192]	; (10dc <sendFrame+0xd8>)
    101c:	2027      	movs	r0, #39	; 0x27
    101e:	47b0      	blx	r6
    1020:	0603      	lsls	r3, r0, #24
    1022:	d5fb      	bpl.n	101c <sendFrame+0x18>
	writeReg(REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_00); // DIO0 is "Packet Sent"
    1024:	2100      	movs	r1, #0
    1026:	2025      	movs	r0, #37	; 0x25
    1028:	4b2d      	ldr	r3, [pc, #180]	; (10e0 <sendFrame+0xdc>)
    102a:	4798      	blx	r3
    102c:	1c2b      	adds	r3, r5, #0
    102e:	2d3d      	cmp	r5, #61	; 0x3d
    1030:	d900      	bls.n	1034 <sendFrame+0x30>
    1032:	233d      	movs	r3, #61	; 0x3d
    1034:	b2de      	uxtb	r6, r3
	if (bufferSize > RF69_MAX_DATA_LEN) bufferSize = RF69_MAX_DATA_LEN;

	// control byte
	volatile uint8_t CTLbyte = 0x00;
    1036:	2200      	movs	r2, #0
    1038:	ab02      	add	r3, sp, #8
    103a:	71da      	strb	r2, [r3, #7]
	if (sendACK)
    103c:	2c00      	cmp	r4, #0
    103e:	d003      	beq.n	1048 <sendFrame+0x44>
	CTLbyte = RFM69_CTL_SENDACK;
    1040:	3280      	adds	r2, #128	; 0x80
    1042:	ab02      	add	r3, sp, #8
    1044:	71da      	strb	r2, [r3, #7]
    1046:	e004      	b.n	1052 <sendFrame+0x4e>
	else if (requestACK)
    1048:	2f00      	cmp	r7, #0
    104a:	d002      	beq.n	1052 <sendFrame+0x4e>
	CTLbyte = RFM69_CTL_REQACK;
    104c:	2240      	movs	r2, #64	; 0x40
    104e:	ab02      	add	r3, sp, #8
    1050:	71da      	strb	r2, [r3, #7]

	// write to FIFO
	selectrf();
    1052:	4b24      	ldr	r3, [pc, #144]	; (10e4 <sendFrame+0xe0>)
    1054:	4798      	blx	r3
	spi_transceive_wait(&spi_master_instance, REG_FIFO | 0x80, &read_buf); //SPI.transfer(REG_FIFO | 0x80); // CHANGE //
    1056:	4f24      	ldr	r7, [pc, #144]	; (10e8 <sendFrame+0xe4>)
    1058:	4d24      	ldr	r5, [pc, #144]	; (10ec <sendFrame+0xe8>)
    105a:	003a      	movs	r2, r7
    105c:	2180      	movs	r1, #128	; 0x80
    105e:	0028      	movs	r0, r5
    1060:	4c23      	ldr	r4, [pc, #140]	; (10f0 <sendFrame+0xec>)
    1062:	47a0      	blx	r4
	spi_transceive_wait(&spi_master_instance, bufferSize + 3, &read_buf); //SPI.transfer(bufferSize + 3); // CHANGE //
    1064:	1cf1      	adds	r1, r6, #3
    1066:	003a      	movs	r2, r7
    1068:	0028      	movs	r0, r5
    106a:	47a0      	blx	r4
	spi_transceive_wait(&spi_master_instance, toAddress, &read_buf); //SPI.transfer(toAddress); // CHANGE //
    106c:	466b      	mov	r3, sp
    106e:	8819      	ldrh	r1, [r3, #0]
    1070:	003a      	movs	r2, r7
    1072:	0028      	movs	r0, r5
    1074:	47a0      	blx	r4
	spi_transceive_wait(&spi_master_instance, _address, &read_buf); //SPI.transfer(_address); // CHANGE //
    1076:	4b1f      	ldr	r3, [pc, #124]	; (10f4 <sendFrame+0xf0>)
    1078:	7819      	ldrb	r1, [r3, #0]
    107a:	003a      	movs	r2, r7
    107c:	0028      	movs	r0, r5
    107e:	47a0      	blx	r4
	spi_transceive_wait(&spi_master_instance, CTLbyte, &read_buf); //SPI.transfer(CTLbyte); // CHANGE //
    1080:	ab02      	add	r3, sp, #8
    1082:	79d9      	ldrb	r1, [r3, #7]
    1084:	003a      	movs	r2, r7
    1086:	0028      	movs	r0, r5
    1088:	47a0      	blx	r4

	for (uint8_t i = 0; i < bufferSize; i++)
    108a:	2e00      	cmp	r6, #0
    108c:	d00e      	beq.n	10ac <sendFrame+0xa8>
    108e:	9a01      	ldr	r2, [sp, #4]
    1090:	0014      	movs	r4, r2
    1092:	1e73      	subs	r3, r6, #1
    1094:	b2db      	uxtb	r3, r3
    1096:	3301      	adds	r3, #1
    1098:	18d6      	adds	r6, r2, r3
	spi_transceive_wait(&spi_master_instance, ((uint8_t*) buffer)[i], &read_buf); //SPI.transfer(((uint8_t*) buffer)[i]); // CHANGE //
    109a:	4f13      	ldr	r7, [pc, #76]	; (10e8 <sendFrame+0xe4>)
    109c:	4d14      	ldr	r5, [pc, #80]	; (10f0 <sendFrame+0xec>)
    109e:	7821      	ldrb	r1, [r4, #0]
    10a0:	003a      	movs	r2, r7
    10a2:	4812      	ldr	r0, [pc, #72]	; (10ec <sendFrame+0xe8>)
    10a4:	47a8      	blx	r5
    10a6:	3401      	adds	r4, #1
	spi_transceive_wait(&spi_master_instance, bufferSize + 3, &read_buf); //SPI.transfer(bufferSize + 3); // CHANGE //
	spi_transceive_wait(&spi_master_instance, toAddress, &read_buf); //SPI.transfer(toAddress); // CHANGE //
	spi_transceive_wait(&spi_master_instance, _address, &read_buf); //SPI.transfer(_address); // CHANGE //
	spi_transceive_wait(&spi_master_instance, CTLbyte, &read_buf); //SPI.transfer(CTLbyte); // CHANGE //

	for (uint8_t i = 0; i < bufferSize; i++)
    10a8:	42b4      	cmp	r4, r6
    10aa:	d1f8      	bne.n	109e <sendFrame+0x9a>
	spi_transceive_wait(&spi_master_instance, ((uint8_t*) buffer)[i], &read_buf); //SPI.transfer(((uint8_t*) buffer)[i]); // CHANGE //
	unselect();
    10ac:	4b12      	ldr	r3, [pc, #72]	; (10f8 <sendFrame+0xf4>)
    10ae:	4798      	blx	r3

	// no need to wait for transmit mode to be ready since its handled by the 
	
	
	setMode(RF69_MODE_TX);
    10b0:	2004      	movs	r0, #4
    10b2:	4b09      	ldr	r3, [pc, #36]	; (10d8 <sendFrame+0xd4>)
    10b4:	4798      	blx	r3
	reset_millis(); //uint32_t txStart = millis(); // CHANGE //
    10b6:	4b11      	ldr	r3, [pc, #68]	; (10fc <sendFrame+0xf8>)
    10b8:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    10ba:	4d11      	ldr	r5, [pc, #68]	; (1100 <sendFrame+0xfc>)
	while (port_pin_get_input_level(PIN_PA03) == 0 && millis() < RF69_TX_LIMIT_MS); // wait for DIO0 to turn HIGH signalling transmission finish // CHANGE //
    10bc:	2408      	movs	r4, #8
    10be:	4e11      	ldr	r6, [pc, #68]	; (1104 <sendFrame+0x100>)
    10c0:	6a2b      	ldr	r3, [r5, #32]
    10c2:	421c      	tst	r4, r3
    10c4:	d103      	bne.n	10ce <sendFrame+0xca>
    10c6:	47b0      	blx	r6
    10c8:	4b0f      	ldr	r3, [pc, #60]	; (1108 <sendFrame+0x104>)
    10ca:	4298      	cmp	r0, r3
    10cc:	d9f8      	bls.n	10c0 <sendFrame+0xbc>
	setMode(RF69_MODE_STANDBY);
    10ce:	2001      	movs	r0, #1
    10d0:	4b01      	ldr	r3, [pc, #4]	; (10d8 <sendFrame+0xd4>)
    10d2:	4798      	blx	r3
}
    10d4:	b005      	add	sp, #20
    10d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10d8:	00000e09 	.word	0x00000e09
    10dc:	00000ccd 	.word	0x00000ccd
    10e0:	00000d49 	.word	0x00000d49
    10e4:	00000c5d 	.word	0x00000c5d
    10e8:	200000fa 	.word	0x200000fa
    10ec:	20000280 	.word	0x20000280
    10f0:	000008b5 	.word	0x000008b5
    10f4:	200001ee 	.word	0x200001ee
    10f8:	00000ca9 	.word	0x00000ca9
    10fc:	00000bf5 	.word	0x00000bf5
    1100:	41004400 	.word	0x41004400
    1104:	00000c15 	.word	0x00000c15
    1108:	000003e7 	.word	0x000003e7

0000110c <RFM_send>:
  }
  return false;
}

void RFM_send(uint8_t toAddress, const void* buffer, uint8_t bufferSize, bool requestACK)
{
    110c:	b5f0      	push	{r4, r5, r6, r7, lr}
    110e:	b087      	sub	sp, #28
    1110:	9003      	str	r0, [sp, #12]
    1112:	9104      	str	r1, [sp, #16]
    1114:	9205      	str	r2, [sp, #20]
    1116:	001f      	movs	r7, r3
  writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFB) | RF_PACKET2_RXRESTART); // avoid RX deadlocks
    1118:	203d      	movs	r0, #61	; 0x3d
    111a:	4b10      	ldr	r3, [pc, #64]	; (115c <RFM_send+0x50>)
    111c:	4798      	blx	r3
    111e:	2304      	movs	r3, #4
    1120:	4318      	orrs	r0, r3
    1122:	b2c1      	uxtb	r1, r0
    1124:	203d      	movs	r0, #61	; 0x3d
    1126:	4b0e      	ldr	r3, [pc, #56]	; (1160 <RFM_send+0x54>)
    1128:	4798      	blx	r3
  reset_millis(); //uint32_t now = millis(); // CHANGE //
    112a:	4b0e      	ldr	r3, [pc, #56]	; (1164 <RFM_send+0x58>)
    112c:	4798      	blx	r3
  while (!canSend() && millis() < RF69_CSMA_LIMIT_MS) RFM_receiveDone(); // CHANGE //
    112e:	4e0e      	ldr	r6, [pc, #56]	; (1168 <RFM_send+0x5c>)
    1130:	4d0e      	ldr	r5, [pc, #56]	; (116c <RFM_send+0x60>)
    1132:	4c0f      	ldr	r4, [pc, #60]	; (1170 <RFM_send+0x64>)
    1134:	e000      	b.n	1138 <RFM_send+0x2c>
    1136:	47a0      	blx	r4
    1138:	47b0      	blx	r6
    113a:	2800      	cmp	r0, #0
    113c:	d103      	bne.n	1146 <RFM_send+0x3a>
    113e:	47a8      	blx	r5
    1140:	4b0c      	ldr	r3, [pc, #48]	; (1174 <RFM_send+0x68>)
    1142:	4298      	cmp	r0, r3
    1144:	d9f7      	bls.n	1136 <RFM_send+0x2a>
  sendFrame(toAddress, buffer, bufferSize, requestACK, false);
    1146:	2300      	movs	r3, #0
    1148:	9300      	str	r3, [sp, #0]
    114a:	003b      	movs	r3, r7
    114c:	9a05      	ldr	r2, [sp, #20]
    114e:	9904      	ldr	r1, [sp, #16]
    1150:	9803      	ldr	r0, [sp, #12]
    1152:	4c09      	ldr	r4, [pc, #36]	; (1178 <RFM_send+0x6c>)
    1154:	47a0      	blx	r4
}
    1156:	b007      	add	sp, #28
    1158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    115a:	46c0      	nop			; (mov r8, r8)
    115c:	00000ccd 	.word	0x00000ccd
    1160:	00000d49 	.word	0x00000d49
    1164:	00000bf5 	.word	0x00000bf5
    1168:	00000eed 	.word	0x00000eed
    116c:	00000c15 	.word	0x00000c15
    1170:	00000fa1 	.word	0x00000fa1
    1174:	000003e7 	.word	0x000003e7
    1178:	00001005 	.word	0x00001005

0000117c <interruptHandler>:
  sendFrame(sender, buffer, bufferSize, false, true);
  RFM_RSSI = _RSSI; // restore payload RSSI
}

// internal function - interrupt gets called when a packet is received
void interruptHandler() {
    117c:	b5f0      	push	{r4, r5, r6, r7, lr}
    117e:	b083      	sub	sp, #12
  if (_mode == RF69_MODE_RX && (readReg(REG_IRQFLAGS2) & RF_IRQFLAGS2_PAYLOADREADY)) //
    1180:	4b47      	ldr	r3, [pc, #284]	; (12a0 <interruptHandler+0x124>)
    1182:	881b      	ldrh	r3, [r3, #0]
    1184:	b29b      	uxth	r3, r3
    1186:	2b03      	cmp	r3, #3
    1188:	d000      	beq.n	118c <interruptHandler+0x10>
    118a:	e083      	b.n	1294 <interruptHandler+0x118>
    118c:	2028      	movs	r0, #40	; 0x28
    118e:	4b45      	ldr	r3, [pc, #276]	; (12a4 <interruptHandler+0x128>)
    1190:	4798      	blx	r3
    1192:	0743      	lsls	r3, r0, #29
    1194:	d400      	bmi.n	1198 <interruptHandler+0x1c>
    1196:	e07d      	b.n	1294 <interruptHandler+0x118>
  {
    setMode(RF69_MODE_STANDBY);
    1198:	2001      	movs	r0, #1
    119a:	4b43      	ldr	r3, [pc, #268]	; (12a8 <interruptHandler+0x12c>)
    119c:	4798      	blx	r3
    selectrf();
    119e:	4b43      	ldr	r3, [pc, #268]	; (12ac <interruptHandler+0x130>)
    11a0:	4798      	blx	r3
    spi_transceive_wait(&spi_master_instance, REG_FIFO & 0x7F, &read_buf); //SPI.transfer(REG_FIFO & 0x7F); // CHANGE //
    11a2:	4e43      	ldr	r6, [pc, #268]	; (12b0 <interruptHandler+0x134>)
    11a4:	4a43      	ldr	r2, [pc, #268]	; (12b4 <interruptHandler+0x138>)
    11a6:	2100      	movs	r1, #0
    11a8:	0030      	movs	r0, r6
    11aa:	4d43      	ldr	r5, [pc, #268]	; (12b8 <interruptHandler+0x13c>)
    11ac:	47a8      	blx	r5
    spi_transceive_wait(&spi_master_instance, 0, &PAYLOADLEN); //SPI.transfer(0); // CHANGE //
    11ae:	4c43      	ldr	r4, [pc, #268]	; (12bc <interruptHandler+0x140>)
    11b0:	0022      	movs	r2, r4
    11b2:	2100      	movs	r1, #0
    11b4:	0030      	movs	r0, r6
    11b6:	47a8      	blx	r5
    PAYLOADLEN = PAYLOADLEN > 66 ? 66 : PAYLOADLEN; // precaution
    11b8:	8823      	ldrh	r3, [r4, #0]
    11ba:	b29b      	uxth	r3, r3
    11bc:	2242      	movs	r2, #66	; 0x42
    11be:	2b42      	cmp	r3, #66	; 0x42
    11c0:	d802      	bhi.n	11c8 <interruptHandler+0x4c>
    11c2:	4b3e      	ldr	r3, [pc, #248]	; (12bc <interruptHandler+0x140>)
    11c4:	881a      	ldrh	r2, [r3, #0]
    11c6:	b292      	uxth	r2, r2
    11c8:	4b3c      	ldr	r3, [pc, #240]	; (12bc <interruptHandler+0x140>)
    11ca:	801a      	strh	r2, [r3, #0]
    spi_transceive_wait(&spi_master_instance, 0, &TARGETID); //SPI.transfer(0); // CHANGE //
    11cc:	4a3c      	ldr	r2, [pc, #240]	; (12c0 <interruptHandler+0x144>)
    11ce:	2100      	movs	r1, #0
    11d0:	4837      	ldr	r0, [pc, #220]	; (12b0 <interruptHandler+0x134>)
    11d2:	4b39      	ldr	r3, [pc, #228]	; (12b8 <interruptHandler+0x13c>)
    11d4:	4798      	blx	r3
    if(!(_promiscuousMode || TARGETID == _address || TARGETID == RF69_BROADCAST_ADDR) // match this node's address, or broadcast address or anything in promiscuous mode
    11d6:	4b3b      	ldr	r3, [pc, #236]	; (12c4 <interruptHandler+0x148>)
    11d8:	781b      	ldrb	r3, [r3, #0]
    11da:	2b00      	cmp	r3, #0
    11dc:	d10b      	bne.n	11f6 <interruptHandler+0x7a>
    11de:	4b3a      	ldr	r3, [pc, #232]	; (12c8 <interruptHandler+0x14c>)
    11e0:	781a      	ldrb	r2, [r3, #0]
    11e2:	4b37      	ldr	r3, [pc, #220]	; (12c0 <interruptHandler+0x144>)
    11e4:	881b      	ldrh	r3, [r3, #0]
    11e6:	b29b      	uxth	r3, r3
    11e8:	429a      	cmp	r2, r3
    11ea:	d004      	beq.n	11f6 <interruptHandler+0x7a>
    11ec:	4b34      	ldr	r3, [pc, #208]	; (12c0 <interruptHandler+0x144>)
    11ee:	881b      	ldrh	r3, [r3, #0]
    11f0:	b29b      	uxth	r3, r3
    11f2:	2bff      	cmp	r3, #255	; 0xff
    11f4:	d104      	bne.n	1200 <interruptHandler+0x84>
       || PAYLOADLEN < 3) // address situation could receive packets that are malformed and don't fit this libraries extra fields
    11f6:	4b31      	ldr	r3, [pc, #196]	; (12bc <interruptHandler+0x140>)
    11f8:	881b      	ldrh	r3, [r3, #0]
    11fa:	b29b      	uxth	r3, r3
    11fc:	2b02      	cmp	r3, #2
    11fe:	d807      	bhi.n	1210 <interruptHandler+0x94>
    {
      PAYLOADLEN = 0;
    1200:	2200      	movs	r2, #0
    1202:	4b2e      	ldr	r3, [pc, #184]	; (12bc <interruptHandler+0x140>)
    1204:	801a      	strh	r2, [r3, #0]
      unselect();
    1206:	4b31      	ldr	r3, [pc, #196]	; (12cc <interruptHandler+0x150>)
    1208:	4798      	blx	r3
      receiveBegin();
    120a:	4b31      	ldr	r3, [pc, #196]	; (12d0 <interruptHandler+0x154>)
    120c:	4798      	blx	r3
    120e:	e045      	b.n	129c <interruptHandler+0x120>
      return;
    }

    RFM_DATALEN = PAYLOADLEN - 3;
    1210:	4b2a      	ldr	r3, [pc, #168]	; (12bc <interruptHandler+0x140>)
    1212:	881b      	ldrh	r3, [r3, #0]
    1214:	3b03      	subs	r3, #3
    1216:	b29b      	uxth	r3, r3
    1218:	4d2e      	ldr	r5, [pc, #184]	; (12d4 <interruptHandler+0x158>)
    121a:	802b      	strh	r3, [r5, #0]
    spi_transceive_wait(&spi_master_instance, 0, &RFM_SENDERID); //SPI.transfer(0); // CHANGE //
    121c:	4f24      	ldr	r7, [pc, #144]	; (12b0 <interruptHandler+0x134>)
    121e:	4a2e      	ldr	r2, [pc, #184]	; (12d8 <interruptHandler+0x15c>)
    1220:	2100      	movs	r1, #0
    1222:	0038      	movs	r0, r7
    1224:	4e24      	ldr	r6, [pc, #144]	; (12b8 <interruptHandler+0x13c>)
    1226:	47b0      	blx	r6
    uint8_t CTLbyte = 0;
    1228:	466b      	mov	r3, sp
    122a:	1ddc      	adds	r4, r3, #7
    122c:	2300      	movs	r3, #0
    122e:	7023      	strb	r3, [r4, #0]
	spi_transceive_wait(&spi_master_instance, 0, &CTLbyte); //SPI.transfer(0); // CHANGE //
    1230:	0022      	movs	r2, r4
    1232:	2100      	movs	r1, #0
    1234:	0038      	movs	r0, r7
    1236:	47b0      	blx	r6

    ACK_RECEIVED = CTLbyte & RFM69_CTL_SENDACK; // extract ACK-received flag
    1238:	7823      	ldrb	r3, [r4, #0]
    123a:	227f      	movs	r2, #127	; 0x7f
    123c:	0019      	movs	r1, r3
    123e:	4391      	bics	r1, r2
    1240:	4a26      	ldr	r2, [pc, #152]	; (12dc <interruptHandler+0x160>)
    1242:	8011      	strh	r1, [r2, #0]
    ACK_REQUESTED = CTLbyte & RFM69_CTL_REQACK; // extract ACK-requested flag
    1244:	2240      	movs	r2, #64	; 0x40
    1246:	4013      	ands	r3, r2
    1248:	4a25      	ldr	r2, [pc, #148]	; (12e0 <interruptHandler+0x164>)
    124a:	8013      	strh	r3, [r2, #0]

    for (uint8_t i = 0; i < RFM_DATALEN; i++)
    124c:	882b      	ldrh	r3, [r5, #0]
    124e:	b29b      	uxth	r3, r3
    1250:	2b00      	cmp	r3, #0
    1252:	d00f      	beq.n	1274 <interruptHandler+0xf8>
    1254:	2400      	movs	r4, #0
    {
      spi_transceive_wait(&spi_master_instance, 0, RFM_DATA + i); //SPI.transfer(0); // CHANGE //
    1256:	4f23      	ldr	r7, [pc, #140]	; (12e4 <interruptHandler+0x168>)
    1258:	4d15      	ldr	r5, [pc, #84]	; (12b0 <interruptHandler+0x134>)
    125a:	4e17      	ldr	r6, [pc, #92]	; (12b8 <interruptHandler+0x13c>)
    125c:	0062      	lsls	r2, r4, #1
    125e:	19d2      	adds	r2, r2, r7
    1260:	2100      	movs	r1, #0
    1262:	0028      	movs	r0, r5
    1264:	47b0      	blx	r6
	spi_transceive_wait(&spi_master_instance, 0, &CTLbyte); //SPI.transfer(0); // CHANGE //

    ACK_RECEIVED = CTLbyte & RFM69_CTL_SENDACK; // extract ACK-received flag
    ACK_REQUESTED = CTLbyte & RFM69_CTL_REQACK; // extract ACK-requested flag

    for (uint8_t i = 0; i < RFM_DATALEN; i++)
    1266:	3401      	adds	r4, #1
    1268:	b2e4      	uxtb	r4, r4
    126a:	4b1a      	ldr	r3, [pc, #104]	; (12d4 <interruptHandler+0x158>)
    126c:	881b      	ldrh	r3, [r3, #0]
    126e:	b29b      	uxth	r3, r3
    1270:	42a3      	cmp	r3, r4
    1272:	d8f3      	bhi.n	125c <interruptHandler+0xe0>
    {
      spi_transceive_wait(&spi_master_instance, 0, RFM_DATA + i); //SPI.transfer(0); // CHANGE //
    }
    if (RFM_DATALEN < RF69_MAX_DATA_LEN) RFM_DATA[RFM_DATALEN] = 0; // add null at end of string
    1274:	4b17      	ldr	r3, [pc, #92]	; (12d4 <interruptHandler+0x158>)
    1276:	881b      	ldrh	r3, [r3, #0]
    1278:	b29b      	uxth	r3, r3
    127a:	2b3c      	cmp	r3, #60	; 0x3c
    127c:	d805      	bhi.n	128a <interruptHandler+0x10e>
    127e:	4b15      	ldr	r3, [pc, #84]	; (12d4 <interruptHandler+0x158>)
    1280:	881b      	ldrh	r3, [r3, #0]
    1282:	005b      	lsls	r3, r3, #1
    1284:	2100      	movs	r1, #0
    1286:	4a17      	ldr	r2, [pc, #92]	; (12e4 <interruptHandler+0x168>)
    1288:	5299      	strh	r1, [r3, r2]
    unselect();
    128a:	4b10      	ldr	r3, [pc, #64]	; (12cc <interruptHandler+0x150>)
    128c:	4798      	blx	r3
    setMode(RF69_MODE_RX);
    128e:	2003      	movs	r0, #3
    1290:	4b05      	ldr	r3, [pc, #20]	; (12a8 <interruptHandler+0x12c>)
    1292:	4798      	blx	r3
  }
  RFM_RSSI = readRSSI();
    1294:	4b14      	ldr	r3, [pc, #80]	; (12e8 <interruptHandler+0x16c>)
    1296:	4798      	blx	r3
    1298:	4b14      	ldr	r3, [pc, #80]	; (12ec <interruptHandler+0x170>)
    129a:	8018      	strh	r0, [r3, #0]
}
    129c:	b003      	add	sp, #12
    129e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12a0:	2000027a 	.word	0x2000027a
    12a4:	00000ccd 	.word	0x00000ccd
    12a8:	00000e09 	.word	0x00000e09
    12ac:	00000c5d 	.word	0x00000c5d
    12b0:	20000280 	.word	0x20000280
    12b4:	200000fa 	.word	0x200000fa
    12b8:	000008b5 	.word	0x000008b5
    12bc:	20000274 	.word	0x20000274
    12c0:	20000278 	.word	0x20000278
    12c4:	200001f4 	.word	0x200001f4
    12c8:	200001ee 	.word	0x200001ee
    12cc:	00000ca9 	.word	0x00000ca9
    12d0:	00000f2d 	.word	0x00000f2d
    12d4:	200001f2 	.word	0x200001f2
    12d8:	200001e2 	.word	0x200001e2
    12dc:	200001f0 	.word	0x200001f0
    12e0:	20000276 	.word	0x20000276
    12e4:	200001f8 	.word	0x200001f8
    12e8:	00000d1d 	.word	0x00000d1d
    12ec:	2000028c 	.word	0x2000028c

000012f0 <isr0>:

// internal function
void isr0()
{ 
    12f0:	b510      	push	{r4, lr}
	_inISR = true; 
    12f2:	4c04      	ldr	r4, [pc, #16]	; (1304 <isr0+0x14>)
    12f4:	2301      	movs	r3, #1
    12f6:	7023      	strb	r3, [r4, #0]
	interruptHandler(); 
    12f8:	4b03      	ldr	r3, [pc, #12]	; (1308 <isr0+0x18>)
    12fa:	4798      	blx	r3
	_inISR = false;
    12fc:	2300      	movs	r3, #0
    12fe:	7023      	strb	r3, [r4, #0]
} // CHANGE //?
    1300:	bd10      	pop	{r4, pc}
    1302:	46c0      	nop			; (mov r8, r8)
    1304:	200001ed 	.word	0x200001ed
    1308:	0000117d 	.word	0x0000117d

0000130c <RFM_encrypt>:
}

// To enable encryption: radio.encrypt("ABCDEFGHIJKLMNOP");
// To disable encryption: radio.encrypt(null) or radio.encrypt(0)
// KEY HAS TO BE 16 bytes !!!
void RFM_encrypt(const char* key) {
    130c:	b5f0      	push	{r4, r5, r6, r7, lr}
    130e:	464f      	mov	r7, r9
    1310:	b480      	push	{r7}
    1312:	4681      	mov	r9, r0
  setMode(RF69_MODE_STANDBY);
    1314:	2001      	movs	r0, #1
    1316:	4b15      	ldr	r3, [pc, #84]	; (136c <RFM_encrypt+0x60>)
    1318:	4798      	blx	r3
  if (key != 0)
    131a:	464b      	mov	r3, r9
    131c:	2b00      	cmp	r3, #0
    131e:	d014      	beq.n	134a <RFM_encrypt+0x3e>
  {
    selectrf();
    1320:	4b13      	ldr	r3, [pc, #76]	; (1370 <RFM_encrypt+0x64>)
    1322:	4798      	blx	r3
    spi_transceive_wait(&spi_master_instance, REG_AESKEY1 | 0x80, &read_buf); //SPI.transfer(REG_AESKEY1 | 0x80); // CHANGE //
    1324:	4a13      	ldr	r2, [pc, #76]	; (1374 <RFM_encrypt+0x68>)
    1326:	21be      	movs	r1, #190	; 0xbe
    1328:	4813      	ldr	r0, [pc, #76]	; (1378 <RFM_encrypt+0x6c>)
    132a:	4b14      	ldr	r3, [pc, #80]	; (137c <RFM_encrypt+0x70>)
    132c:	4798      	blx	r3
    132e:	464c      	mov	r4, r9
    1330:	464d      	mov	r5, r9
    1332:	3510      	adds	r5, #16
    for (uint8_t i = 0; i < 16; i++)
      spi_transceive_wait(&spi_master_instance, key[i], &read_buf); //SPI.transfer(key[i]); // CHANGE //
    1334:	4e0f      	ldr	r6, [pc, #60]	; (1374 <RFM_encrypt+0x68>)
    1336:	4f11      	ldr	r7, [pc, #68]	; (137c <RFM_encrypt+0x70>)
    1338:	7821      	ldrb	r1, [r4, #0]
    133a:	0032      	movs	r2, r6
    133c:	480e      	ldr	r0, [pc, #56]	; (1378 <RFM_encrypt+0x6c>)
    133e:	47b8      	blx	r7
    1340:	3401      	adds	r4, #1
  setMode(RF69_MODE_STANDBY);
  if (key != 0)
  {
    selectrf();
    spi_transceive_wait(&spi_master_instance, REG_AESKEY1 | 0x80, &read_buf); //SPI.transfer(REG_AESKEY1 | 0x80); // CHANGE //
    for (uint8_t i = 0; i < 16; i++)
    1342:	42ac      	cmp	r4, r5
    1344:	d1f8      	bne.n	1338 <RFM_encrypt+0x2c>
      spi_transceive_wait(&spi_master_instance, key[i], &read_buf); //SPI.transfer(key[i]); // CHANGE //
    unselect();
    1346:	4b0e      	ldr	r3, [pc, #56]	; (1380 <RFM_encrypt+0x74>)
    1348:	4798      	blx	r3
  }
  writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFE) | (key ? 1 : 0));
    134a:	203d      	movs	r0, #61	; 0x3d
    134c:	4b0d      	ldr	r3, [pc, #52]	; (1384 <RFM_encrypt+0x78>)
    134e:	4798      	blx	r3
    1350:	2301      	movs	r3, #1
    1352:	4398      	bics	r0, r3
    1354:	4649      	mov	r1, r9
    1356:	1e4b      	subs	r3, r1, #1
    1358:	4199      	sbcs	r1, r3
    135a:	4301      	orrs	r1, r0
    135c:	b2c9      	uxtb	r1, r1
    135e:	203d      	movs	r0, #61	; 0x3d
    1360:	4b09      	ldr	r3, [pc, #36]	; (1388 <RFM_encrypt+0x7c>)
    1362:	4798      	blx	r3
}
    1364:	bc04      	pop	{r2}
    1366:	4691      	mov	r9, r2
    1368:	bdf0      	pop	{r4, r5, r6, r7, pc}
    136a:	46c0      	nop			; (mov r8, r8)
    136c:	00000e09 	.word	0x00000e09
    1370:	00000c5d 	.word	0x00000c5d
    1374:	200000fa 	.word	0x200000fa
    1378:	20000280 	.word	0x20000280
    137c:	000008b5 	.word	0x000008b5
    1380:	00000ca9 	.word	0x00000ca9
    1384:	00000ccd 	.word	0x00000ccd
    1388:	00000d49 	.word	0x00000d49

0000138c <RFM_initialize>:
	_powerLevel = 31;
	_isRFM69HW = false;
}

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
    138c:	b5f0      	push	{r4, r5, r6, r7, lr}
    138e:	4657      	mov	r7, sl
    1390:	464e      	mov	r6, r9
    1392:	4645      	mov	r5, r8
    1394:	b4e0      	push	{r5, r6, r7}
    1396:	b090      	sub	sp, #64	; 0x40
    1398:	0004      	movs	r4, r0
    139a:	9101      	str	r1, [sp, #4]
    139c:	0015      	movs	r5, r2
  RFM69();
    139e:	4b80      	ldr	r3, [pc, #512]	; (15a0 <RFM_initialize+0x214>)
    13a0:	4798      	blx	r3

  const uint8_t CONFIG[][2] =
    13a2:	ab04      	add	r3, sp, #16
    13a4:	2201      	movs	r2, #1
    13a6:	701a      	strb	r2, [r3, #0]
    13a8:	2104      	movs	r1, #4
    13aa:	7059      	strb	r1, [r3, #1]
    13ac:	2002      	movs	r0, #2
    13ae:	7098      	strb	r0, [r3, #2]
    13b0:	2200      	movs	r2, #0
    13b2:	70da      	strb	r2, [r3, #3]
    13b4:	3203      	adds	r2, #3
    13b6:	711a      	strb	r2, [r3, #4]
    13b8:	7158      	strb	r0, [r3, #5]
    13ba:	7199      	strb	r1, [r3, #6]
    13bc:	313c      	adds	r1, #60	; 0x3c
    13be:	71d9      	strb	r1, [r3, #7]
    13c0:	393b      	subs	r1, #59	; 0x3b
    13c2:	7219      	strb	r1, [r3, #8]
    13c4:	725a      	strb	r2, [r3, #9]
    13c6:	3203      	adds	r2, #3
    13c8:	729a      	strb	r2, [r3, #10]
    13ca:	322d      	adds	r2, #45	; 0x2d
    13cc:	72da      	strb	r2, [r3, #11]
    13ce:	3a2c      	subs	r2, #44	; 0x2c
    13d0:	731a      	strb	r2, [r3, #12]
    /* 0x03 */ { REG_BITRATEMSB, RF_BITRATEMSB_55555}, // default: 4.8 KBPS
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    13d2:	2c1f      	cmp	r4, #31
    13d4:	d100      	bne.n	13d8 <RFM_initialize+0x4c>
    13d6:	e0c0      	b.n	155a <RFM_initialize+0x1ce>
    13d8:	2c2b      	cmp	r4, #43	; 0x2b
    13da:	d100      	bne.n	13de <RFM_initialize+0x52>
    13dc:	e0b6      	b.n	154c <RFM_initialize+0x1c0>
    13de:	2c56      	cmp	r4, #86	; 0x56
    13e0:	d000      	beq.n	13e4 <RFM_initialize+0x58>
    13e2:	e0c1      	b.n	1568 <RFM_initialize+0x1dc>
    13e4:	e0c7      	b.n	1576 <RFM_initialize+0x1ea>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    13e6:	ab04      	add	r3, sp, #16
    13e8:	73da      	strb	r2, [r3, #15]
    13ea:	2209      	movs	r2, #9
    13ec:	741a      	strb	r2, [r3, #16]
    13ee:	2100      	movs	r1, #0
    13f0:	7459      	strb	r1, [r3, #17]
    13f2:	3210      	adds	r2, #16
    13f4:	749a      	strb	r2, [r3, #18]
    13f6:	3229      	adds	r2, #41	; 0x29
    13f8:	4691      	mov	r9, r2
    13fa:	74da      	strb	r2, [r3, #19]
    13fc:	2225      	movs	r2, #37	; 0x25
    13fe:	4690      	mov	r8, r2
    1400:	751a      	strb	r2, [r3, #20]
    1402:	2240      	movs	r2, #64	; 0x40
    1404:	755a      	strb	r2, [r3, #21]
    1406:	2626      	movs	r6, #38	; 0x26
    1408:	759e      	strb	r6, [r3, #22]
    140a:	3a39      	subs	r2, #57	; 0x39
    140c:	75da      	strb	r2, [r3, #23]
    140e:	2728      	movs	r7, #40	; 0x28
    1410:	761f      	strb	r7, [r3, #24]
    1412:	3209      	adds	r2, #9
    1414:	765a      	strb	r2, [r3, #25]
    1416:	2429      	movs	r4, #41	; 0x29
    1418:	769c      	strb	r4, [r3, #26]
    141a:	32cc      	adds	r2, #204	; 0xcc
    141c:	76da      	strb	r2, [r3, #27]
    141e:	3aae      	subs	r2, #174	; 0xae
    1420:	771a      	strb	r2, [r3, #28]
    1422:	325a      	adds	r2, #90	; 0x5a
    1424:	775a      	strb	r2, [r3, #29]
    1426:	3a59      	subs	r2, #89	; 0x59
    1428:	779a      	strb	r2, [r3, #30]
    142a:	3a02      	subs	r2, #2
    142c:	4694      	mov	ip, r2
    142e:	77da      	strb	r2, [r3, #31]
    1430:	2030      	movs	r0, #48	; 0x30
    1432:	2220      	movs	r2, #32
    1434:	5498      	strb	r0, [r3, r2]
    1436:	3201      	adds	r2, #1
    1438:	549d      	strb	r5, [r3, r2]
    143a:	3216      	adds	r2, #22
    143c:	2522      	movs	r5, #34	; 0x22
    143e:	555a      	strb	r2, [r3, r5]
    1440:	2290      	movs	r2, #144	; 0x90
    1442:	3501      	adds	r5, #1
    1444:	555a      	strb	r2, [r3, r5]
    1446:	2238      	movs	r2, #56	; 0x38
    1448:	3501      	adds	r5, #1
    144a:	555a      	strb	r2, [r3, r5]
    144c:	4642      	mov	r2, r8
    144e:	464d      	mov	r5, r9
    1450:	549d      	strb	r5, [r3, r2]
    1452:	253c      	movs	r5, #60	; 0x3c
    1454:	559d      	strb	r5, [r3, r6]
    1456:	3669      	adds	r6, #105	; 0x69
    1458:	3d15      	subs	r5, #21
    145a:	555e      	strb	r6, [r3, r5]
    145c:	3516      	adds	r5, #22
    145e:	55dd      	strb	r5, [r3, r7]
    1460:	3d2b      	subs	r5, #43	; 0x2b
    1462:	551d      	strb	r5, [r3, r4]
    1464:	355d      	adds	r5, #93	; 0x5d
    1466:	3401      	adds	r4, #1
    1468:	551d      	strb	r5, [r3, r4]
    146a:	3401      	adds	r4, #1
    146c:	5518      	strb	r0, [r3, r4]
    146e:	34d4      	adds	r4, #212	; 0xd4
    1470:	3804      	subs	r0, #4
    1472:	541c      	strb	r4, [r3, r0]
    1474:	4662      	mov	r2, ip
    1476:	5499      	strb	r1, [r3, r2]

  //digitalWrite(_slaveSelectPin, HIGH); // CHANGE //
  //pinMode(_slaveSelectPin, OUTPUT); // CHANGE //
  //SPI.begin(); // CHANGE //

  configure_RFM69_spi();
    1478:	4b4a      	ldr	r3, [pc, #296]	; (15a4 <RFM_initialize+0x218>)
    147a:	4798      	blx	r3
  configure_rtc_count(); // Configure the RTC module for millis
    147c:	4b4a      	ldr	r3, [pc, #296]	; (15a8 <RFM_initialize+0x21c>)
    147e:	4798      	blx	r3
  configure_port_pins();
    1480:	4b4a      	ldr	r3, [pc, #296]	; (15ac <RFM_initialize+0x220>)
    1482:	4798      	blx	r3
  configure_extint_channel();
    1484:	4b4a      	ldr	r3, [pc, #296]	; (15b0 <RFM_initialize+0x224>)
    1486:	4798      	blx	r3


  reset_millis(); //unsigned long start = millis(); // CHANGE // 
    1488:	4b4a      	ldr	r3, [pc, #296]	; (15b4 <RFM_initialize+0x228>)
    148a:	4798      	blx	r3
  volatile uint8_t timeout = 50;
    148c:	2232      	movs	r2, #50	; 0x32
    148e:	ab02      	add	r3, sp, #8
    1490:	71da      	strb	r2, [r3, #7]
  do 
	writeReg(REG_SYNCVALUE1, 0xAA); 
    1492:	4d49      	ldr	r5, [pc, #292]	; (15b8 <RFM_initialize+0x22c>)
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
    1494:	4c49      	ldr	r4, [pc, #292]	; (15bc <RFM_initialize+0x230>)
    1496:	4f4a      	ldr	r7, [pc, #296]	; (15c0 <RFM_initialize+0x234>)


  reset_millis(); //unsigned long start = millis(); // CHANGE // 
  volatile uint8_t timeout = 50;
  do 
	writeReg(REG_SYNCVALUE1, 0xAA); 
    1498:	21aa      	movs	r1, #170	; 0xaa
    149a:	202f      	movs	r0, #47	; 0x2f
    149c:	47a8      	blx	r5
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
    149e:	202f      	movs	r0, #47	; 0x2f
    14a0:	47a0      	blx	r4
    14a2:	28aa      	cmp	r0, #170	; 0xaa
    14a4:	d006      	beq.n	14b4 <RFM_initialize+0x128>
    14a6:	47b8      	blx	r7
    14a8:	ab02      	add	r3, sp, #8
    14aa:	3307      	adds	r3, #7
    14ac:	781b      	ldrb	r3, [r3, #0]
    14ae:	b2db      	uxtb	r3, r3
    14b0:	4298      	cmp	r0, r3
    14b2:	d3f1      	bcc.n	1498 <RFM_initialize+0x10c>
  
  reset_millis(); //start = millis(); // CHANGE // 
    14b4:	4b3f      	ldr	r3, [pc, #252]	; (15b4 <RFM_initialize+0x228>)
    14b6:	4798      	blx	r3
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 
    14b8:	4d3f      	ldr	r5, [pc, #252]	; (15b8 <RFM_initialize+0x22c>)
    14ba:	4c40      	ldr	r4, [pc, #256]	; (15bc <RFM_initialize+0x230>)
    14bc:	4f40      	ldr	r7, [pc, #256]	; (15c0 <RFM_initialize+0x234>)
    14be:	2155      	movs	r1, #85	; 0x55
    14c0:	202f      	movs	r0, #47	; 0x2f
    14c2:	47a8      	blx	r5
    14c4:	202f      	movs	r0, #47	; 0x2f
    14c6:	47a0      	blx	r4
    14c8:	2855      	cmp	r0, #85	; 0x55
    14ca:	d05b      	beq.n	1584 <RFM_initialize+0x1f8>
    14cc:	47b8      	blx	r7
    14ce:	ab02      	add	r3, sp, #8
    14d0:	3307      	adds	r3, #7
    14d2:	781b      	ldrb	r3, [r3, #0]
    14d4:	b2db      	uxtb	r3, r3
    14d6:	4298      	cmp	r0, r3
    14d8:	d3f1      	bcc.n	14be <RFM_initialize+0x132>
    14da:	e053      	b.n	1584 <RFM_initialize+0x1f8>

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    writeReg(CONFIG[i][0], CONFIG[i][1]);
    14dc:	005b      	lsls	r3, r3, #1
    14de:	18eb      	adds	r3, r5, r3
    14e0:	7859      	ldrb	r1, [r3, #1]
    14e2:	47b8      	blx	r7
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
  
  reset_millis(); //start = millis(); // CHANGE // 
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    14e4:	3401      	adds	r4, #1
    14e6:	b2e4      	uxtb	r4, r4
    14e8:	0023      	movs	r3, r4
    14ea:	0062      	lsls	r2, r4, #1
    14ec:	5d50      	ldrb	r0, [r2, r5]
    14ee:	28ff      	cmp	r0, #255	; 0xff
    14f0:	d1f4      	bne.n	14dc <RFM_initialize+0x150>
    writeReg(CONFIG[i][0], CONFIG[i][1]);

  // Encryption is persistent between resets and can trip you up during debugging.
  // Disable it during initialization so we always start from a known state.
  RFM_encrypt(0);
    14f2:	2000      	movs	r0, #0
    14f4:	4b33      	ldr	r3, [pc, #204]	; (15c4 <RFM_initialize+0x238>)
    14f6:	4798      	blx	r3

  RFM_setHighPower(_isRFM69HW); // called regardless if it's a RFM69W or RFM69HW
    14f8:	4b33      	ldr	r3, [pc, #204]	; (15c8 <RFM_initialize+0x23c>)
    14fa:	7818      	ldrb	r0, [r3, #0]
    14fc:	b2c0      	uxtb	r0, r0
    14fe:	4b33      	ldr	r3, [pc, #204]	; (15cc <RFM_initialize+0x240>)
    1500:	4798      	blx	r3
  setMode(RF69_MODE_STANDBY);
    1502:	2001      	movs	r0, #1
    1504:	4b32      	ldr	r3, [pc, #200]	; (15d0 <RFM_initialize+0x244>)
    1506:	4798      	blx	r3
  reset_millis(); //start = get_timer();
    1508:	4b2a      	ldr	r3, [pc, #168]	; (15b4 <RFM_initialize+0x228>)
    150a:	4798      	blx	r3
  while (((readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00) && millis() < timeout); // wait for ModeReady  // CHANGE //
    150c:	4d2b      	ldr	r5, [pc, #172]	; (15bc <RFM_initialize+0x230>)
    150e:	4f2c      	ldr	r7, [pc, #176]	; (15c0 <RFM_initialize+0x234>)
    1510:	ab02      	add	r3, sp, #8
    1512:	1ddc      	adds	r4, r3, #7
    1514:	2027      	movs	r0, #39	; 0x27
    1516:	47a8      	blx	r5
    1518:	0603      	lsls	r3, r0, #24
    151a:	d404      	bmi.n	1526 <RFM_initialize+0x19a>
    151c:	47b8      	blx	r7
    151e:	7823      	ldrb	r3, [r4, #0]
    1520:	b2db      	uxtb	r3, r3
    1522:	4298      	cmp	r0, r3
    1524:	d3f6      	bcc.n	1514 <RFM_initialize+0x188>
  if (millis() >= timeout) // CHANGE //
    1526:	4b26      	ldr	r3, [pc, #152]	; (15c0 <RFM_initialize+0x234>)
    1528:	4798      	blx	r3
    152a:	ab02      	add	r3, sp, #8
    152c:	3307      	adds	r3, #7
    152e:	781b      	ldrb	r3, [r3, #0]
    1530:	b2db      	uxtb	r3, r3
    return false;
    1532:	2200      	movs	r2, #0

  RFM_setHighPower(_isRFM69HW); // called regardless if it's a RFM69W or RFM69HW
  setMode(RF69_MODE_STANDBY);
  reset_millis(); //start = get_timer();
  while (((readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00) && millis() < timeout); // wait for ModeReady  // CHANGE //
  if (millis() >= timeout) // CHANGE //
    1534:	4298      	cmp	r0, r3
    1536:	d22b      	bcs.n	1590 <RFM_initialize+0x204>
    return false;
  _inISR = false;
    1538:	4b26      	ldr	r3, [pc, #152]	; (15d4 <RFM_initialize+0x248>)
    153a:	701a      	strb	r2, [r3, #0]

  configure_extint_callbacks(); //attachInterrupt(_interruptNum, isr0, RISING); // CHANGE //
    153c:	4b26      	ldr	r3, [pc, #152]	; (15d8 <RFM_initialize+0x24c>)
    153e:	4798      	blx	r3

  _address = nodeID;
    1540:	4b26      	ldr	r3, [pc, #152]	; (15dc <RFM_initialize+0x250>)
    1542:	466a      	mov	r2, sp
    1544:	7912      	ldrb	r2, [r2, #4]
    1546:	701a      	strb	r2, [r3, #0]
  return true;
    1548:	2201      	movs	r2, #1
    154a:	e021      	b.n	1590 <RFM_initialize+0x204>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    154c:	ab04      	add	r3, sp, #16
    154e:	226c      	movs	r2, #108	; 0x6c
    1550:	735a      	strb	r2, [r3, #13]
    1552:	3a64      	subs	r2, #100	; 0x64
    1554:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    1556:	3238      	adds	r2, #56	; 0x38
    1558:	e745      	b.n	13e6 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    155a:	ab04      	add	r3, sp, #16
    155c:	224e      	movs	r2, #78	; 0x4e
    155e:	735a      	strb	r2, [r3, #13]
    1560:	3a46      	subs	r2, #70	; 0x46
    1562:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    1564:	32b8      	adds	r2, #184	; 0xb8
    1566:	e73e      	b.n	13e6 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    1568:	ab04      	add	r3, sp, #16
    156a:	22e4      	movs	r2, #228	; 0xe4
    156c:	735a      	strb	r2, [r3, #13]
    156e:	3adc      	subs	r2, #220	; 0xdc
    1570:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    1572:	32b8      	adds	r2, #184	; 0xb8
    1574:	e737      	b.n	13e6 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    1576:	ab04      	add	r3, sp, #16
    1578:	22d9      	movs	r2, #217	; 0xd9
    157a:	735a      	strb	r2, [r3, #13]
    157c:	3ad1      	subs	r2, #209	; 0xd1
    157e:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    1580:	2200      	movs	r2, #0
    1582:	e730      	b.n	13e6 <RFM_initialize+0x5a>
    1584:	2001      	movs	r0, #1
    1586:	2300      	movs	r3, #0
    1588:	2400      	movs	r4, #0
  
  reset_millis(); //start = millis(); // CHANGE // 
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    writeReg(CONFIG[i][0], CONFIG[i][1]);
    158a:	ad04      	add	r5, sp, #16
    158c:	4f0a      	ldr	r7, [pc, #40]	; (15b8 <RFM_initialize+0x22c>)
    158e:	e7a5      	b.n	14dc <RFM_initialize+0x150>

  configure_extint_callbacks(); //attachInterrupt(_interruptNum, isr0, RISING); // CHANGE //

  _address = nodeID;
  return true;
}
    1590:	0010      	movs	r0, r2
    1592:	b010      	add	sp, #64	; 0x40
    1594:	bc1c      	pop	{r2, r3, r4}
    1596:	4690      	mov	r8, r2
    1598:	4699      	mov	r9, r3
    159a:	46a2      	mov	sl, r4
    159c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    159e:	46c0      	nop			; (mov r8, r8)
    15a0:	00000c35 	.word	0x00000c35
    15a4:	00000ad1 	.word	0x00000ad1
    15a8:	00000ba9 	.word	0x00000ba9
    15ac:	00000a5d 	.word	0x00000a5d
    15b0:	00000a7d 	.word	0x00000a7d
    15b4:	00000bf5 	.word	0x00000bf5
    15b8:	00000d49 	.word	0x00000d49
    15bc:	00000ccd 	.word	0x00000ccd
    15c0:	00000c15 	.word	0x00000c15
    15c4:	0000130d 	.word	0x0000130d
    15c8:	2000027c 	.word	0x2000027c
    15cc:	00000d85 	.word	0x00000d85
    15d0:	00000e09 	.word	0x00000e09
    15d4:	200001ed 	.word	0x200001ed
    15d8:	00000aad 	.word	0x00000aad
    15dc:	200001ee 	.word	0x200001ee

000015e0 <ui_wakeup_handler>:
 * Note:
 * This interrupt is enable when the USB host enable remote wakeup feature
 * This interrupt wakeup the CPU if this one is in idle mode
 */
static void ui_wakeup_handler(void)
{
    15e0:	b510      	push	{r4, lr}
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    15e2:	4b03      	ldr	r3, [pc, #12]	; (15f0 <ui_wakeup_handler+0x10>)
    15e4:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    15e6:	2280      	movs	r2, #128	; 0x80
    15e8:	0292      	lsls	r2, r2, #10
    15ea:	4b02      	ldr	r3, [pc, #8]	; (15f4 <ui_wakeup_handler+0x14>)
    15ec:	615a      	str	r2, [r3, #20]
	/* It is a wakeup then send wakeup USB */
	udc_remotewakeup();
	LED_On(LED_0_PIN);
}
    15ee:	bd10      	pop	{r4, pc}
    15f0:	0000373d 	.word	0x0000373d
    15f4:	41004400 	.word	0x41004400

000015f8 <ui_init>:


void ui_init(void)
{
    15f8:	b510      	push	{r4, lr}
    15fa:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	extint_chan_get_config_defaults(&config_extint_chan);
    15fc:	ac01      	add	r4, sp, #4
    15fe:	0020      	movs	r0, r4
    1600:	4b14      	ldr	r3, [pc, #80]	; (1654 <ui_init+0x5c>)
    1602:	4798      	blx	r3

	config_extint_chan.gpio_pin            = BUTTON_0_EIC_PIN;
    1604:	230f      	movs	r3, #15
    1606:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux        = BUTTON_0_EIC_MUX;
    1608:	2300      	movs	r3, #0
    160a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull       = EXTINT_PULL_UP;
    160c:	3301      	adds	r3, #1
    160e:	7223      	strb	r3, [r4, #8]
	config_extint_chan.filter_input_signal = true;
    1610:	72a3      	strb	r3, [r4, #10]
	config_extint_chan.detection_criteria  = EXTINT_DETECT_FALLING;
    1612:	3301      	adds	r3, #1
    1614:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
    1616:	0021      	movs	r1, r4
    1618:	200f      	movs	r0, #15
    161a:	4b0f      	ldr	r3, [pc, #60]	; (1658 <ui_init+0x60>)
    161c:	4798      	blx	r3
	extint_register_callback(ui_wakeup_handler, BUTTON_0_EIC_LINE,
    161e:	2200      	movs	r2, #0
    1620:	210f      	movs	r1, #15
    1622:	480e      	ldr	r0, [pc, #56]	; (165c <ui_init+0x64>)
    1624:	4b0e      	ldr	r3, [pc, #56]	; (1660 <ui_init+0x68>)
    1626:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1628:	2100      	movs	r1, #0
    162a:	200f      	movs	r0, #15
    162c:	4b0d      	ldr	r3, [pc, #52]	; (1664 <ui_init+0x6c>)
    162e:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1630:	2280      	movs	r2, #128	; 0x80
    1632:	0292      	lsls	r2, r2, #10
    1634:	4b0c      	ldr	r3, [pc, #48]	; (1668 <ui_init+0x70>)
    1636:	619a      	str	r2, [r3, #24]

	/* Initialize LEDs */
	LED_Off(LED_0_PIN);
	
	// Initialize the RFM69HCW:
	RFM_initialize(FREQUENCY, MYNODEID, NETWORKID);
    1638:	2200      	movs	r2, #0
    163a:	2102      	movs	r1, #2
    163c:	205b      	movs	r0, #91	; 0x5b
    163e:	4b0b      	ldr	r3, [pc, #44]	; (166c <ui_init+0x74>)
    1640:	4798      	blx	r3
	RFM_setHighPower(true); // Always use this for RFM69HCW
    1642:	2001      	movs	r0, #1
    1644:	4b0a      	ldr	r3, [pc, #40]	; (1670 <ui_init+0x78>)
    1646:	4798      	blx	r3
	// Turn on encryption if desired:
	if (ENCRYPT)
	RFM_encrypt(ENCRYPTKEY);
    1648:	480a      	ldr	r0, [pc, #40]	; (1674 <ui_init+0x7c>)
    164a:	4b0b      	ldr	r3, [pc, #44]	; (1678 <ui_init+0x80>)
    164c:	4798      	blx	r3
	//configure_port_pins();
}
    164e:	b004      	add	sp, #16
    1650:	bd10      	pop	{r4, pc}
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	00002475 	.word	0x00002475
    1658:	00002489 	.word	0x00002489
    165c:	000015e1 	.word	0x000015e1
    1660:	0000231d 	.word	0x0000231d
    1664:	00002349 	.word	0x00002349
    1668:	41004400 	.word	0x41004400
    166c:	0000138d 	.word	0x0000138d
    1670:	00000d85 	.word	0x00000d85
    1674:	00004e18 	.word	0x00004e18
    1678:	0000130d 	.word	0x0000130d

0000167c <ui_powerdown>:
    167c:	2280      	movs	r2, #128	; 0x80
    167e:	0292      	lsls	r2, r2, #10
    1680:	4b01      	ldr	r3, [pc, #4]	; (1688 <ui_powerdown+0xc>)
    1682:	619a      	str	r2, [r3, #24]

void ui_powerdown(void)
{
	LED_Off(LED_0_PIN);
}
    1684:	4770      	bx	lr
    1686:	46c0      	nop			; (mov r8, r8)
    1688:	41004400 	.word	0x41004400

0000168c <ui_wakeup_enable>:


void ui_wakeup_enable(void)
{
    168c:	b510      	push	{r4, lr}
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    168e:	2100      	movs	r1, #0
    1690:	200f      	movs	r0, #15
    1692:	4b01      	ldr	r3, [pc, #4]	; (1698 <ui_wakeup_enable+0xc>)
    1694:	4798      	blx	r3
}
    1696:	bd10      	pop	{r4, pc}
    1698:	00002349 	.word	0x00002349

0000169c <ui_wakeup_disable>:

void ui_wakeup_disable(void)
{
    169c:	b510      	push	{r4, lr}
	extint_chan_disable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    169e:	2100      	movs	r1, #0
    16a0:	200f      	movs	r0, #15
    16a2:	4b01      	ldr	r3, [pc, #4]	; (16a8 <ui_wakeup_disable+0xc>)
    16a4:	4798      	blx	r3
}
    16a6:	bd10      	pop	{r4, pc}
    16a8:	00002369 	.word	0x00002369

000016ac <ui_wakeup>:
	} else {
		port_base->OUTCLR.reg = pin_mask;
    16ac:	2280      	movs	r2, #128	; 0x80
    16ae:	0292      	lsls	r2, r2, #10
    16b0:	4b01      	ldr	r3, [pc, #4]	; (16b8 <ui_wakeup+0xc>)
    16b2:	615a      	str	r2, [r3, #20]

void ui_wakeup(void)
{
	LED_On(LED_0_PIN);
}
    16b4:	4770      	bx	lr
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	41004400 	.word	0x41004400

000016bc <ui_process>:

void ui_process(uint16_t framenumber)
{
    16bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    16be:	465f      	mov	r7, fp
    16c0:	4656      	mov	r6, sl
    16c2:	464d      	mov	r5, r9
    16c4:	4644      	mov	r4, r8
    16c6:	b4f0      	push	{r4, r5, r6, r7}
    16c8:	b083      	sub	sp, #12
	static uint8_t cpt_sof = 0;

	if ((framenumber % 1000) == 0) {
    16ca:	21fa      	movs	r1, #250	; 0xfa
    16cc:	0089      	lsls	r1, r1, #2
    16ce:	4b6c      	ldr	r3, [pc, #432]	; (1880 <ui_process+0x1c4>)
    16d0:	4798      	blx	r3
    16d2:	b289      	uxth	r1, r1
    16d4:	2900      	cmp	r1, #0
    16d6:	d104      	bne.n	16e2 <ui_process+0x26>
    16d8:	2280      	movs	r2, #128	; 0x80
    16da:	0292      	lsls	r2, r2, #10
    16dc:	4b69      	ldr	r3, [pc, #420]	; (1884 <ui_process+0x1c8>)
    16de:	615a      	str	r2, [r3, #20]
    16e0:	e007      	b.n	16f2 <ui_process+0x36>
		LED_On(LED_0_PIN);
	}
	if ((framenumber % 1000) == 500) {
    16e2:	23fa      	movs	r3, #250	; 0xfa
    16e4:	005b      	lsls	r3, r3, #1
    16e6:	4299      	cmp	r1, r3
    16e8:	d103      	bne.n	16f2 <ui_process+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    16ea:	2280      	movs	r2, #128	; 0x80
    16ec:	0292      	lsls	r2, r2, #10
    16ee:	4b65      	ldr	r3, [pc, #404]	; (1884 <ui_process+0x1c8>)
    16f0:	619a      	str	r2, [r3, #24]
		LED_Off(LED_0_PIN);
	}
	/* Scan process running each 5ms */
	cpt_sof++;
    16f2:	4b65      	ldr	r3, [pc, #404]	; (1888 <ui_process+0x1cc>)
    16f4:	781b      	ldrb	r3, [r3, #0]
    16f6:	3301      	adds	r3, #1
    16f8:	b2db      	uxtb	r3, r3
	if (cpt_sof < 5) {
    16fa:	2b04      	cmp	r3, #4
    16fc:	d802      	bhi.n	1704 <ui_process+0x48>
	}
	if ((framenumber % 1000) == 500) {
		LED_Off(LED_0_PIN);
	}
	/* Scan process running each 5ms */
	cpt_sof++;
    16fe:	4a62      	ldr	r2, [pc, #392]	; (1888 <ui_process+0x1cc>)
    1700:	7013      	strb	r3, [r2, #0]
    1702:	e0b5      	b.n	1870 <ui_process+0x1b4>
	if (cpt_sof < 5) {
		return;
	}
	cpt_sof = 0;
    1704:	2200      	movs	r2, #0
    1706:	4b60      	ldr	r3, [pc, #384]	; (1888 <ui_process+0x1cc>)
    1708:	701a      	strb	r2, [r3, #0]
	static int16_t y = 0;
	
	static uint8_t button_info = 0x00; //order is: ? ? ? ? left_click right_click middle_click laser_on?

	// this will receive the mouse location from the camera module
	if (RFM_receiveDone()) {
    170a:	4b60      	ldr	r3, [pc, #384]	; (188c <ui_process+0x1d0>)
    170c:	4798      	blx	r3
    170e:	1e04      	subs	r4, r0, #0
    1710:	d100      	bne.n	1714 <ui_process+0x58>
    1712:	e0ad      	b.n	1870 <ui_process+0x1b4>
		x += 500;
    1714:	4b5e      	ldr	r3, [pc, #376]	; (1890 <ui_process+0x1d4>)
    1716:	8818      	ldrh	r0, [r3, #0]
    1718:	30f5      	adds	r0, #245	; 0xf5
    171a:	30ff      	adds	r0, #255	; 0xff
    171c:	b200      	sxth	r0, r0
    171e:	8018      	strh	r0, [r3, #0]
		y += 500;
    1720:	4d5c      	ldr	r5, [pc, #368]	; (1894 <ui_process+0x1d8>)
    1722:	882b      	ldrh	r3, [r5, #0]
    1724:	33f5      	adds	r3, #245	; 0xf5
    1726:	33ff      	adds	r3, #255	; 0xff
    1728:	802b      	strh	r3, [r5, #0]
		
		udi_hid_mouse_moveX(x);
    172a:	4b5b      	ldr	r3, [pc, #364]	; (1898 <ui_process+0x1dc>)
    172c:	4798      	blx	r3
		udi_hid_mouse_moveY(y);
    172e:	2300      	movs	r3, #0
    1730:	5ee8      	ldrsh	r0, [r5, r3]
    1732:	4b5a      	ldr	r3, [pc, #360]	; (189c <ui_process+0x1e0>)
    1734:	4798      	blx	r3
		
		
		//info received from camera module (mouse movement)
		if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
    1736:	4b5a      	ldr	r3, [pc, #360]	; (18a0 <ui_process+0x1e4>)
    1738:	881b      	ldrh	r3, [r3, #0]
    173a:	b29b      	uxth	r3, r3
    173c:	2b01      	cmp	r3, #1
    173e:	d167      	bne.n	1810 <ui_process+0x154>
			for (int i = 0; i < RFM_DATALEN; i++) {
    1740:	4b58      	ldr	r3, [pc, #352]	; (18a4 <ui_process+0x1e8>)
    1742:	881b      	ldrh	r3, [r3, #0]
    1744:	b29b      	uxth	r3, r3
    1746:	2b00      	cmp	r3, #0
    1748:	dd51      	ble.n	17ee <ui_process+0x132>
    174a:	4b51      	ldr	r3, [pc, #324]	; (1890 <ui_process+0x1d4>)
    174c:	2000      	movs	r0, #0
    174e:	5e18      	ldrsh	r0, [r3, r0]
    1750:	4b50      	ldr	r3, [pc, #320]	; (1894 <ui_process+0x1d8>)
    1752:	2100      	movs	r1, #0
    1754:	5e59      	ldrsh	r1, [r3, r1]
    1756:	2300      	movs	r3, #0
    1758:	9301      	str	r3, [sp, #4]
    175a:	9300      	str	r3, [sp, #0]
    175c:	2200      	movs	r2, #0
				//x LSB 00<data>	x MSB 01<data>
				//y LSB 10<data>	y MSB 11<data>
				switch (RFM_DATA[i] >> 6) {
    175e:	4e52      	ldr	r6, [pc, #328]	; (18a8 <ui_process+0x1ec>)
					case 0: //x LSB
						x |= (RFM_DATA[i] & 0x3F);
						break;
				
					case 1: //x MSB
						x |= (RFM_DATA[i] & 0x3F) << 6;
    1760:	46b3      	mov	fp, r6
    1762:	233f      	movs	r3, #63	; 0x3f
    1764:	4698      	mov	r8, r3
			for (int i = 0; i < RFM_DATALEN; i++) {
				//x LSB 00<data>	x MSB 01<data>
				//y LSB 10<data>	y MSB 11<data>
				switch (RFM_DATA[i] >> 6) {
					case 0: //x LSB
						x |= (RFM_DATA[i] & 0x3F);
    1766:	46b2      	mov	sl, r6
					case 1: //x MSB
						x |= (RFM_DATA[i] & 0x3F) << 6;
						break;
				
					case 2: //y LSB
						y |= (RFM_DATA[i] & 0x3F);
    1768:	46b1      	mov	r9, r6
						break;
				
					case 3: //y MSB
						y |= (RFM_DATA[i] & 0x3F) << 6;
    176a:	46b4      	mov	ip, r6
		udi_hid_mouse_moveY(y);
		
		
		//info received from camera module (mouse movement)
		if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
			for (int i = 0; i < RFM_DATALEN; i++) {
    176c:	4d4d      	ldr	r5, [pc, #308]	; (18a4 <ui_process+0x1e8>)
				//x LSB 00<data>	x MSB 01<data>
				//y LSB 10<data>	y MSB 11<data>
				switch (RFM_DATA[i] >> 6) {
    176e:	0053      	lsls	r3, r2, #1
    1770:	5b9b      	ldrh	r3, [r3, r6]
    1772:	099b      	lsrs	r3, r3, #6
    1774:	2b01      	cmp	r3, #1
    1776:	d00f      	beq.n	1798 <ui_process+0xdc>
    1778:	2b00      	cmp	r3, #0
    177a:	d004      	beq.n	1786 <ui_process+0xca>
    177c:	2b02      	cmp	r3, #2
    177e:	d015      	beq.n	17ac <ui_process+0xf0>
    1780:	2b03      	cmp	r3, #3
    1782:	d01c      	beq.n	17be <ui_process+0x102>
    1784:	e024      	b.n	17d0 <ui_process+0x114>
					case 0: //x LSB
						x |= (RFM_DATA[i] & 0x3F);
    1786:	0053      	lsls	r3, r2, #1
    1788:	4657      	mov	r7, sl
    178a:	5bdb      	ldrh	r3, [r3, r7]
    178c:	4647      	mov	r7, r8
    178e:	403b      	ands	r3, r7
    1790:	4303      	orrs	r3, r0
    1792:	b218      	sxth	r0, r3
						break;
    1794:	9400      	str	r4, [sp, #0]
    1796:	e01b      	b.n	17d0 <ui_process+0x114>
				
					case 1: //x MSB
						x |= (RFM_DATA[i] & 0x3F) << 6;
    1798:	0053      	lsls	r3, r2, #1
    179a:	465f      	mov	r7, fp
    179c:	5bdb      	ldrh	r3, [r3, r7]
    179e:	4647      	mov	r7, r8
    17a0:	403b      	ands	r3, r7
    17a2:	019b      	lsls	r3, r3, #6
    17a4:	4303      	orrs	r3, r0
    17a6:	b218      	sxth	r0, r3
						break;
    17a8:	9400      	str	r4, [sp, #0]
    17aa:	e011      	b.n	17d0 <ui_process+0x114>
				
					case 2: //y LSB
						y |= (RFM_DATA[i] & 0x3F);
    17ac:	0053      	lsls	r3, r2, #1
    17ae:	464f      	mov	r7, r9
    17b0:	5bdb      	ldrh	r3, [r3, r7]
    17b2:	4647      	mov	r7, r8
    17b4:	403b      	ands	r3, r7
    17b6:	4319      	orrs	r1, r3
    17b8:	b209      	sxth	r1, r1
						break;
    17ba:	9401      	str	r4, [sp, #4]
    17bc:	e008      	b.n	17d0 <ui_process+0x114>
				
					case 3: //y MSB
						y |= (RFM_DATA[i] & 0x3F) << 6;
    17be:	0053      	lsls	r3, r2, #1
    17c0:	4667      	mov	r7, ip
    17c2:	5bdb      	ldrh	r3, [r3, r7]
    17c4:	4647      	mov	r7, r8
    17c6:	403b      	ands	r3, r7
    17c8:	019b      	lsls	r3, r3, #6
    17ca:	4319      	orrs	r1, r3
    17cc:	b209      	sxth	r1, r1
						break;
    17ce:	9401      	str	r4, [sp, #4]
		udi_hid_mouse_moveY(y);
		
		
		//info received from camera module (mouse movement)
		if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
			for (int i = 0; i < RFM_DATALEN; i++) {
    17d0:	3201      	adds	r2, #1
    17d2:	882b      	ldrh	r3, [r5, #0]
    17d4:	b29b      	uxth	r3, r3
    17d6:	4293      	cmp	r3, r2
    17d8:	dcc9      	bgt.n	176e <ui_process+0xb2>
    17da:	9b00      	ldr	r3, [sp, #0]
    17dc:	2b00      	cmp	r3, #0
    17de:	d001      	beq.n	17e4 <ui_process+0x128>
    17e0:	4b2b      	ldr	r3, [pc, #172]	; (1890 <ui_process+0x1d4>)
    17e2:	8018      	strh	r0, [r3, #0]
    17e4:	9b01      	ldr	r3, [sp, #4]
    17e6:	2b00      	cmp	r3, #0
    17e8:	d001      	beq.n	17ee <ui_process+0x132>
    17ea:	4b2a      	ldr	r3, [pc, #168]	; (1894 <ui_process+0x1d8>)
    17ec:	8019      	strh	r1, [r3, #0]
						y |= (RFM_DATA[i] & 0x3F) << 6;
						break;
				}
			}
			
			udi_hid_mouse_moveX(x);
    17ee:	4b28      	ldr	r3, [pc, #160]	; (1890 <ui_process+0x1d4>)
    17f0:	2000      	movs	r0, #0
    17f2:	5e18      	ldrsh	r0, [r3, r0]
    17f4:	4b28      	ldr	r3, [pc, #160]	; (1898 <ui_process+0x1dc>)
    17f6:	4798      	blx	r3
			udi_hid_mouse_moveY(y);
    17f8:	4b26      	ldr	r3, [pc, #152]	; (1894 <ui_process+0x1d8>)
    17fa:	2000      	movs	r0, #0
    17fc:	5e18      	ldrsh	r0, [r3, r0]
    17fe:	4b27      	ldr	r3, [pc, #156]	; (189c <ui_process+0x1e0>)
    1800:	4798      	blx	r3
			
			//request info from laser module
			RFM_send(LASER_MODULE_NODE_ID, radio_sendbuffer, radio_sendlength, false); //send empty packet
    1802:	2300      	movs	r3, #0
    1804:	2201      	movs	r2, #1
    1806:	4929      	ldr	r1, [pc, #164]	; (18ac <ui_process+0x1f0>)
    1808:	2003      	movs	r0, #3
    180a:	4c29      	ldr	r4, [pc, #164]	; (18b0 <ui_process+0x1f4>)
    180c:	47a0      	blx	r4
    180e:	e02f      	b.n	1870 <ui_process+0x1b4>
		}
		
		//info received from laser module (clicks)
		else if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
    1810:	4b23      	ldr	r3, [pc, #140]	; (18a0 <ui_process+0x1e4>)
    1812:	881b      	ldrh	r3, [r3, #0]
    1814:	b29b      	uxth	r3, r3
    1816:	2b01      	cmp	r3, #1
    1818:	d12a      	bne.n	1870 <ui_process+0x1b4>
			for (int i = 0; i < RFM_DATALEN; i++) {
    181a:	4b22      	ldr	r3, [pc, #136]	; (18a4 <ui_process+0x1e8>)
    181c:	881b      	ldrh	r3, [r3, #0]
    181e:	b29b      	uxth	r3, r3
    1820:	2b00      	cmp	r3, #0
    1822:	dd25      	ble.n	1870 <ui_process+0x1b4>
    1824:	2400      	movs	r4, #0
				switch (i) {
					case 0: //x axis scroll
						udi_hid_mouse_moveScroll(RFM_DATA[i]);
    1826:	4f20      	ldr	r7, [pc, #128]	; (18a8 <ui_process+0x1ec>)
		}
		
		//info received from laser module (clicks)
		else if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
			for (int i = 0; i < RFM_DATALEN; i++) {
				switch (i) {
    1828:	2c00      	cmp	r4, #0
    182a:	d002      	beq.n	1832 <ui_process+0x176>
    182c:	2c02      	cmp	r4, #2
    182e:	d005      	beq.n	183c <ui_process+0x180>
    1830:	e018      	b.n	1864 <ui_process+0x1a8>
					case 0: //x axis scroll
						udi_hid_mouse_moveScroll(RFM_DATA[i]);
    1832:	8838      	ldrh	r0, [r7, #0]
    1834:	b200      	sxth	r0, r0
    1836:	4b1f      	ldr	r3, [pc, #124]	; (18b4 <ui_process+0x1f8>)
    1838:	4798      	blx	r3
						break;
    183a:	e013      	b.n	1864 <ui_process+0x1a8>
					case 1: //y axis scroll
						
						break;
					
					case 2: //button info byte
						button_info = RFM_DATA[i];
    183c:	4b1a      	ldr	r3, [pc, #104]	; (18a8 <ui_process+0x1ec>)
    183e:	8898      	ldrh	r0, [r3, #4]
    1840:	b2c0      	uxtb	r0, r0
    1842:	4e1d      	ldr	r6, [pc, #116]	; (18b8 <ui_process+0x1fc>)
    1844:	7030      	strb	r0, [r6, #0]
						
						udi_hid_mouse_btnleft(button_info & 0x08);
    1846:	08c0      	lsrs	r0, r0, #3
    1848:	2501      	movs	r5, #1
    184a:	4028      	ands	r0, r5
    184c:	4b1b      	ldr	r3, [pc, #108]	; (18bc <ui_process+0x200>)
    184e:	4798      	blx	r3
						udi_hid_mouse_btnright(button_info & 0x04);
    1850:	7830      	ldrb	r0, [r6, #0]
    1852:	0880      	lsrs	r0, r0, #2
    1854:	4028      	ands	r0, r5
    1856:	4b1a      	ldr	r3, [pc, #104]	; (18c0 <ui_process+0x204>)
    1858:	4798      	blx	r3
						udi_hid_mouse_btnmiddle(button_info & 0x02);
    185a:	7830      	ldrb	r0, [r6, #0]
    185c:	0840      	lsrs	r0, r0, #1
    185e:	4028      	ands	r0, r5
    1860:	4b18      	ldr	r3, [pc, #96]	; (18c4 <ui_process+0x208>)
    1862:	4798      	blx	r3
			RFM_send(LASER_MODULE_NODE_ID, radio_sendbuffer, radio_sendlength, false); //send empty packet
		}
		
		//info received from laser module (clicks)
		else if (RFM_SENDERID == CAMERA_MODULE_NODE_ID) {
			for (int i = 0; i < RFM_DATALEN; i++) {
    1864:	3401      	adds	r4, #1
    1866:	4b0f      	ldr	r3, [pc, #60]	; (18a4 <ui_process+0x1e8>)
    1868:	881b      	ldrh	r3, [r3, #0]
    186a:	b29b      	uxth	r3, r3
    186c:	42a3      	cmp	r3, r4
    186e:	dcdb      	bgt.n	1828 <ui_process+0x16c>
	
	
	
	
	
}
    1870:	b003      	add	sp, #12
    1872:	bc3c      	pop	{r2, r3, r4, r5}
    1874:	4690      	mov	r8, r2
    1876:	4699      	mov	r9, r3
    1878:	46a2      	mov	sl, r4
    187a:	46ab      	mov	fp, r5
    187c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    187e:	46c0      	nop			; (mov r8, r8)
    1880:	00004b5d 	.word	0x00004b5d
    1884:	41004400 	.word	0x41004400
    1888:	2000013e 	.word	0x2000013e
    188c:	00000fa1 	.word	0x00000fa1
    1890:	2000013c 	.word	0x2000013c
    1894:	20000140 	.word	0x20000140
    1898:	00001a99 	.word	0x00001a99
    189c:	00001a79 	.word	0x00001a79
    18a0:	200001e2 	.word	0x200001e2
    18a4:	200001f2 	.word	0x200001f2
    18a8:	200001f8 	.word	0x200001f8
    18ac:	200000fc 	.word	0x200000fc
    18b0:	0000110d 	.word	0x0000110d
    18b4:	00001a59 	.word	0x00001a59
    18b8:	2000013a 	.word	0x2000013a
    18bc:	00001ad9 	.word	0x00001ad9
    18c0:	00001ac9 	.word	0x00001ac9
    18c4:	00001ab9 	.word	0x00001ab9

000018c8 <udi_hid_mouse_getsetting>:


uint8_t udi_hid_mouse_getsetting(void)
{
	return 0;
}
    18c8:	2000      	movs	r0, #0
    18ca:	4770      	bx	lr

000018cc <udi_hid_mouse_setreport>:


static bool udi_hid_mouse_setreport(void)
{
	return false;
}
    18cc:	2000      	movs	r0, #0
    18ce:	4770      	bx	lr

000018d0 <udi_hid_mouse_enable>:

//--------------------------------------------
//------ Interface for UDI HID level

bool udi_hid_mouse_enable(void)
{
    18d0:	b510      	push	{r4, lr}
	// Initialize internal value
	udi_hid_mouse_rate = 0;
    18d2:	2400      	movs	r4, #0
    18d4:	4b07      	ldr	r3, [pc, #28]	; (18f4 <udi_hid_mouse_enable+0x24>)
    18d6:	701c      	strb	r4, [r3, #0]
	udi_hid_mouse_protocol = 0;
    18d8:	4b07      	ldr	r3, [pc, #28]	; (18f8 <udi_hid_mouse_enable+0x28>)
    18da:	701c      	strb	r4, [r3, #0]
	udi_hid_mouse_report_trans_ongoing = false;
    18dc:	4b07      	ldr	r3, [pc, #28]	; (18fc <udi_hid_mouse_enable+0x2c>)
    18de:	701c      	strb	r4, [r3, #0]
	memset(udi_hid_mouse_report, 0, UDI_HID_MOUSE_REPORT_SIZE);
    18e0:	2207      	movs	r2, #7
    18e2:	2100      	movs	r1, #0
    18e4:	4806      	ldr	r0, [pc, #24]	; (1900 <udi_hid_mouse_enable+0x30>)
    18e6:	4b07      	ldr	r3, [pc, #28]	; (1904 <udi_hid_mouse_enable+0x34>)
    18e8:	4798      	blx	r3
	udi_hid_mouse_b_report_valid = false;
    18ea:	4b07      	ldr	r3, [pc, #28]	; (1908 <udi_hid_mouse_enable+0x38>)
    18ec:	701c      	strb	r4, [r3, #0]
	return UDI_HID_MOUSE_ENABLE_EXT();
    18ee:	4b07      	ldr	r3, [pc, #28]	; (190c <udi_hid_mouse_enable+0x3c>)
    18f0:	4798      	blx	r3
}
    18f2:	bd10      	pop	{r4, pc}
    18f4:	20000158 	.word	0x20000158
    18f8:	2000014c 	.word	0x2000014c
    18fc:	2000014b 	.word	0x2000014b
    1900:	20000144 	.word	0x20000144
    1904:	00004ddb 	.word	0x00004ddb
    1908:	20000159 	.word	0x20000159
    190c:	00004a35 	.word	0x00004a35

00001910 <udi_hid_mouse_disable>:


void udi_hid_mouse_disable(void)
{
    1910:	b510      	push	{r4, lr}
	UDI_HID_MOUSE_DISABLE_EXT();
    1912:	4b01      	ldr	r3, [pc, #4]	; (1918 <udi_hid_mouse_disable+0x8>)
    1914:	4798      	blx	r3
}
    1916:	bd10      	pop	{r4, pc}
    1918:	00004a45 	.word	0x00004a45

0000191c <udi_hid_mouse_setup>:


bool udi_hid_mouse_setup(void)
{
    191c:	b510      	push	{r4, lr}
	return udi_hid_setup(&udi_hid_mouse_rate,
    191e:	4b03      	ldr	r3, [pc, #12]	; (192c <udi_hid_mouse_setup+0x10>)
    1920:	4a03      	ldr	r2, [pc, #12]	; (1930 <udi_hid_mouse_setup+0x14>)
    1922:	4904      	ldr	r1, [pc, #16]	; (1934 <udi_hid_mouse_setup+0x18>)
    1924:	4804      	ldr	r0, [pc, #16]	; (1938 <udi_hid_mouse_setup+0x1c>)
    1926:	4c05      	ldr	r4, [pc, #20]	; (193c <udi_hid_mouse_setup+0x20>)
    1928:	47a0      	blx	r4
								&udi_hid_mouse_protocol,
								(uint8_t *) &udi_hid_mouse_report_desc,
								udi_hid_mouse_setreport);
}
    192a:	bd10      	pop	{r4, pc}
    192c:	000018cd 	.word	0x000018cd
    1930:	20000014 	.word	0x20000014
    1934:	2000014c 	.word	0x2000014c
    1938:	20000158 	.word	0x20000158
    193c:	00001ae9 	.word	0x00001ae9

00001940 <udi_hid_mouse_send_report>:
	return udi_hid_mouse_move(0, 1);
}


static bool udi_hid_mouse_send_report(void)
{
    1940:	b510      	push	{r4, lr}
    1942:	b082      	sub	sp, #8
	if (udi_hid_mouse_report_trans_ongoing)
    1944:	4b10      	ldr	r3, [pc, #64]	; (1988 <udi_hid_mouse_send_report+0x48>)
    1946:	781b      	ldrb	r3, [r3, #0]
		return false;	// Transfer on going then send this one after transfer complete
    1948:	2000      	movs	r0, #0
}


static bool udi_hid_mouse_send_report(void)
{
	if (udi_hid_mouse_report_trans_ongoing)
    194a:	2b00      	cmp	r3, #0
    194c:	d119      	bne.n	1982 <udi_hid_mouse_send_report+0x42>
		return false;	// Transfer on going then send this one after transfer complete

	// Copy report on other array used only for transfer
	memcpy(udi_hid_mouse_report_trans, udi_hid_mouse_report,
    194e:	4c0f      	ldr	r4, [pc, #60]	; (198c <udi_hid_mouse_send_report+0x4c>)
    1950:	480f      	ldr	r0, [pc, #60]	; (1990 <udi_hid_mouse_send_report+0x50>)
    1952:	6803      	ldr	r3, [r0, #0]
    1954:	6023      	str	r3, [r4, #0]
    1956:	8883      	ldrh	r3, [r0, #4]
    1958:	80a3      	strh	r3, [r4, #4]
    195a:	7983      	ldrb	r3, [r0, #6]
    195c:	71a3      	strb	r3, [r4, #6]
			UDI_HID_MOUSE_REPORT_SIZE);
	memset(&udi_hid_mouse_report[1], 0, 3);	// Keep status of btn for next report
    195e:	3001      	adds	r0, #1
    1960:	2203      	movs	r2, #3
    1962:	2100      	movs	r1, #0
    1964:	4b0b      	ldr	r3, [pc, #44]	; (1994 <udi_hid_mouse_send_report+0x54>)
    1966:	4798      	blx	r3
	udi_hid_mouse_b_report_valid = false;
    1968:	2200      	movs	r2, #0
    196a:	4b0b      	ldr	r3, [pc, #44]	; (1998 <udi_hid_mouse_send_report+0x58>)
    196c:	701a      	strb	r2, [r3, #0]

	// Send report
	udi_hid_mouse_report_trans_ongoing =
			udd_ep_run(	UDI_HID_MOUSE_EP_IN,
    196e:	4b0b      	ldr	r3, [pc, #44]	; (199c <udi_hid_mouse_send_report+0x5c>)
    1970:	9300      	str	r3, [sp, #0]
    1972:	2307      	movs	r3, #7
    1974:	0022      	movs	r2, r4
    1976:	2100      	movs	r1, #0
    1978:	2081      	movs	r0, #129	; 0x81
    197a:	4c09      	ldr	r4, [pc, #36]	; (19a0 <udi_hid_mouse_send_report+0x60>)
    197c:	47a0      	blx	r4
			UDI_HID_MOUSE_REPORT_SIZE);
	memset(&udi_hid_mouse_report[1], 0, 3);	// Keep status of btn for next report
	udi_hid_mouse_b_report_valid = false;

	// Send report
	udi_hid_mouse_report_trans_ongoing =
    197e:	4a02      	ldr	r2, [pc, #8]	; (1988 <udi_hid_mouse_send_report+0x48>)
    1980:	7010      	strb	r0, [r2, #0]
							false,
							udi_hid_mouse_report_trans,
							UDI_HID_MOUSE_REPORT_SIZE,
							udi_hid_mouse_report_sent);
	return udi_hid_mouse_report_trans_ongoing;
}
    1982:	b002      	add	sp, #8
    1984:	bd10      	pop	{r4, pc}
    1986:	46c0      	nop			; (mov r8, r8)
    1988:	2000014b 	.word	0x2000014b
    198c:	20000150 	.word	0x20000150
    1990:	20000144 	.word	0x20000144
    1994:	00004ddb 	.word	0x00004ddb
    1998:	20000159 	.word	0x20000159
    199c:	00001a35 	.word	0x00001a35
    19a0:	0000354d 	.word	0x0000354d

000019a4 <udi_hid_mouse_move>:

//--------------------------------------------
//------ Internal routines

static bool udi_hid_mouse_move(int8_t pos, uint8_t index_report)
{
    19a4:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    19a6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    19aa:	b672      	cpsid	i
    19ac:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    19b0:	2200      	movs	r2, #0
    19b2:	4b11      	ldr	r3, [pc, #68]	; (19f8 <udi_hid_mouse_move+0x54>)
    19b4:	701a      	strb	r2, [r3, #0]
	irqflags_t flags = cpu_irq_save();

	// Add position in HID mouse report
	s16_newpos = (int8_t) udi_hid_mouse_report[index_report];
	s16_newpos = pos;
	if ((-127 > s16_newpos) || (127 < s16_newpos)) {
    19b6:	0003      	movs	r3, r0
    19b8:	337f      	adds	r3, #127	; 0x7f
    19ba:	b29b      	uxth	r3, r3
    19bc:	2bfe      	cmp	r3, #254	; 0xfe
    19be:	d909      	bls.n	19d4 <udi_hid_mouse_move+0x30>
		cpu_irq_restore(flags);
		return false;	// Overflow of report
    19c0:	2000      	movs	r0, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    19c2:	2c00      	cmp	r4, #0
    19c4:	d116      	bne.n	19f4 <udi_hid_mouse_move+0x50>
		cpu_irq_enable();
    19c6:	3201      	adds	r2, #1
    19c8:	4b0b      	ldr	r3, [pc, #44]	; (19f8 <udi_hid_mouse_move+0x54>)
    19ca:	701a      	strb	r2, [r3, #0]
    19cc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    19d0:	b662      	cpsie	i
    19d2:	e00f      	b.n	19f4 <udi_hid_mouse_move+0x50>
	}
	udi_hid_mouse_report[index_report] = (uint8_t) s16_newpos;
    19d4:	4b09      	ldr	r3, [pc, #36]	; (19fc <udi_hid_mouse_move+0x58>)
    19d6:	5458      	strb	r0, [r3, r1]

	// Valid and send report
	udi_hid_mouse_b_report_valid = true;
    19d8:	2201      	movs	r2, #1
    19da:	4b09      	ldr	r3, [pc, #36]	; (1a00 <udi_hid_mouse_move+0x5c>)
    19dc:	701a      	strb	r2, [r3, #0]
	udi_hid_mouse_send_report();
    19de:	4b09      	ldr	r3, [pc, #36]	; (1a04 <udi_hid_mouse_move+0x60>)
    19e0:	4798      	blx	r3

	cpu_irq_restore(flags);
	return true;
    19e2:	2001      	movs	r0, #1
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    19e4:	2c00      	cmp	r4, #0
    19e6:	d105      	bne.n	19f4 <udi_hid_mouse_move+0x50>
		cpu_irq_enable();
    19e8:	2201      	movs	r2, #1
    19ea:	4b03      	ldr	r3, [pc, #12]	; (19f8 <udi_hid_mouse_move+0x54>)
    19ec:	701a      	strb	r2, [r3, #0]
    19ee:	f3bf 8f5f 	dmb	sy
    19f2:	b662      	cpsie	i
}
    19f4:	bd10      	pop	{r4, pc}
    19f6:	46c0      	nop			; (mov r8, r8)
    19f8:	200000d8 	.word	0x200000d8
    19fc:	20000144 	.word	0x20000144
    1a00:	20000159 	.word	0x20000159
    1a04:	00001941 	.word	0x00001941

00001a08 <udi_hid_mouse_btn>:


static bool udi_hid_mouse_btn(bool b_state, uint8_t btn)
{
    1a08:	b510      	push	{r4, lr}
	// Modify buttons report
	if (HID_MOUSE_BTN_DOWN == b_state)
    1a0a:	2800      	cmp	r0, #0
    1a0c:	d004      	beq.n	1a18 <udi_hid_mouse_btn+0x10>
		udi_hid_mouse_report[0] |= btn;
    1a0e:	4a07      	ldr	r2, [pc, #28]	; (1a2c <udi_hid_mouse_btn+0x24>)
    1a10:	7813      	ldrb	r3, [r2, #0]
    1a12:	4319      	orrs	r1, r3
    1a14:	7011      	strb	r1, [r2, #0]
    1a16:	e003      	b.n	1a20 <udi_hid_mouse_btn+0x18>
	else
		udi_hid_mouse_report[0] &= ~(unsigned)btn;
    1a18:	4a04      	ldr	r2, [pc, #16]	; (1a2c <udi_hid_mouse_btn+0x24>)
    1a1a:	7813      	ldrb	r3, [r2, #0]
    1a1c:	438b      	bics	r3, r1
    1a1e:	7013      	strb	r3, [r2, #0]
	// Use mouse move routine
	return udi_hid_mouse_move(0, 1);
    1a20:	2101      	movs	r1, #1
    1a22:	2000      	movs	r0, #0
    1a24:	4b02      	ldr	r3, [pc, #8]	; (1a30 <udi_hid_mouse_btn+0x28>)
    1a26:	4798      	blx	r3
}
    1a28:	bd10      	pop	{r4, pc}
    1a2a:	46c0      	nop			; (mov r8, r8)
    1a2c:	20000144 	.word	0x20000144
    1a30:	000019a5 	.word	0x000019a5

00001a34 <udi_hid_mouse_report_sent>:
}


static void udi_hid_mouse_report_sent(udd_ep_status_t status,
		iram_size_t nb_sent, udd_ep_id_t ep)
{
    1a34:	b510      	push	{r4, lr}
	UNUSED(ep);
	UNUSED(status);
	UNUSED(nb_sent);
	// Valid report sending
	udi_hid_mouse_report_trans_ongoing = false;
    1a36:	2200      	movs	r2, #0
    1a38:	4b04      	ldr	r3, [pc, #16]	; (1a4c <udi_hid_mouse_report_sent+0x18>)
    1a3a:	701a      	strb	r2, [r3, #0]
	if (udi_hid_mouse_b_report_valid) {
    1a3c:	4b04      	ldr	r3, [pc, #16]	; (1a50 <udi_hid_mouse_report_sent+0x1c>)
    1a3e:	781b      	ldrb	r3, [r3, #0]
    1a40:	2b00      	cmp	r3, #0
    1a42:	d001      	beq.n	1a48 <udi_hid_mouse_report_sent+0x14>
		// Send new valid report
		udi_hid_mouse_send_report();
    1a44:	4b03      	ldr	r3, [pc, #12]	; (1a54 <udi_hid_mouse_report_sent+0x20>)
    1a46:	4798      	blx	r3
	}
}
    1a48:	bd10      	pop	{r4, pc}
    1a4a:	46c0      	nop			; (mov r8, r8)
    1a4c:	2000014b 	.word	0x2000014b
    1a50:	20000159 	.word	0x20000159
    1a54:	00001941 	.word	0x00001941

00001a58 <udi_hid_mouse_moveScroll>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_mouse_moveScroll(int16_t pos)
{
    1a58:	b570      	push	{r4, r5, r6, lr}
    1a5a:	0004      	movs	r4, r0
	return (udi_hid_mouse_move(pos & 0x00FF, 5) &
    1a5c:	b240      	sxtb	r0, r0
    1a5e:	2105      	movs	r1, #5
    1a60:	4e04      	ldr	r6, [pc, #16]	; (1a74 <udi_hid_mouse_moveScroll+0x1c>)
    1a62:	47b0      	blx	r6
    1a64:	0005      	movs	r5, r0
			udi_hid_mouse_move((pos & 0x7F00) >> 8, 6));
    1a66:	0464      	lsls	r4, r4, #17
    1a68:	0e60      	lsrs	r0, r4, #25
    1a6a:	2106      	movs	r1, #6
    1a6c:	47b0      	blx	r6
//--------------------------------------------
//------ Interface for application

bool udi_hid_mouse_moveScroll(int16_t pos)
{
	return (udi_hid_mouse_move(pos & 0x00FF, 5) &
    1a6e:	4005      	ands	r5, r0
    1a70:	b2e8      	uxtb	r0, r5
			udi_hid_mouse_move((pos & 0x7F00) >> 8, 6));
}
    1a72:	bd70      	pop	{r4, r5, r6, pc}
    1a74:	000019a5 	.word	0x000019a5

00001a78 <udi_hid_mouse_moveY>:

bool udi_hid_mouse_moveY(int16_t pos_y)
{
    1a78:	b570      	push	{r4, r5, r6, lr}
    1a7a:	0004      	movs	r4, r0
	return (udi_hid_mouse_move(pos_y & 0x00FF, 3) &
    1a7c:	b240      	sxtb	r0, r0
    1a7e:	2103      	movs	r1, #3
    1a80:	4e04      	ldr	r6, [pc, #16]	; (1a94 <udi_hid_mouse_moveY+0x1c>)
    1a82:	47b0      	blx	r6
    1a84:	0005      	movs	r5, r0
			udi_hid_mouse_move((pos_y & 0x7F00) >> 8, 4));
    1a86:	0464      	lsls	r4, r4, #17
    1a88:	0e60      	lsrs	r0, r4, #25
    1a8a:	2104      	movs	r1, #4
    1a8c:	47b0      	blx	r6
			udi_hid_mouse_move((pos & 0x7F00) >> 8, 6));
}

bool udi_hid_mouse_moveY(int16_t pos_y)
{
	return (udi_hid_mouse_move(pos_y & 0x00FF, 3) &
    1a8e:	4005      	ands	r5, r0
    1a90:	b2e8      	uxtb	r0, r5
			udi_hid_mouse_move((pos_y & 0x7F00) >> 8, 4));
}
    1a92:	bd70      	pop	{r4, r5, r6, pc}
    1a94:	000019a5 	.word	0x000019a5

00001a98 <udi_hid_mouse_moveX>:

bool udi_hid_mouse_moveX(int16_t pos_x)
{
    1a98:	b570      	push	{r4, r5, r6, lr}
    1a9a:	0004      	movs	r4, r0
	return (udi_hid_mouse_move(pos_x & 0x00FF, 1) &
    1a9c:	b240      	sxtb	r0, r0
    1a9e:	2101      	movs	r1, #1
    1aa0:	4e04      	ldr	r6, [pc, #16]	; (1ab4 <udi_hid_mouse_moveX+0x1c>)
    1aa2:	47b0      	blx	r6
    1aa4:	0005      	movs	r5, r0
			udi_hid_mouse_move((pos_x & 0x7F00) >> 8, 2));
    1aa6:	0464      	lsls	r4, r4, #17
    1aa8:	0e60      	lsrs	r0, r4, #25
    1aaa:	2102      	movs	r1, #2
    1aac:	47b0      	blx	r6
			udi_hid_mouse_move((pos_y & 0x7F00) >> 8, 4));
}

bool udi_hid_mouse_moveX(int16_t pos_x)
{
	return (udi_hid_mouse_move(pos_x & 0x00FF, 1) &
    1aae:	4005      	ands	r5, r0
    1ab0:	b2e8      	uxtb	r0, r5
			udi_hid_mouse_move((pos_x & 0x7F00) >> 8, 2));
}
    1ab2:	bd70      	pop	{r4, r5, r6, pc}
    1ab4:	000019a5 	.word	0x000019a5

00001ab8 <udi_hid_mouse_btnmiddle>:

bool udi_hid_mouse_btnmiddle(bool b_state)
{
    1ab8:	b510      	push	{r4, lr}
	return udi_hid_mouse_btn(b_state, 0x04);
    1aba:	2104      	movs	r1, #4
    1abc:	4b01      	ldr	r3, [pc, #4]	; (1ac4 <udi_hid_mouse_btnmiddle+0xc>)
    1abe:	4798      	blx	r3
}
    1ac0:	bd10      	pop	{r4, pc}
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	00001a09 	.word	0x00001a09

00001ac8 <udi_hid_mouse_btnright>:

bool udi_hid_mouse_btnright(bool b_state)
{
    1ac8:	b510      	push	{r4, lr}
	return udi_hid_mouse_btn(b_state, 0x02);
    1aca:	2102      	movs	r1, #2
    1acc:	4b01      	ldr	r3, [pc, #4]	; (1ad4 <udi_hid_mouse_btnright+0xc>)
    1ace:	4798      	blx	r3
}
    1ad0:	bd10      	pop	{r4, pc}
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	00001a09 	.word	0x00001a09

00001ad8 <udi_hid_mouse_btnleft>:

bool udi_hid_mouse_btnleft(bool b_state)
{
    1ad8:	b510      	push	{r4, lr}
	return udi_hid_mouse_btn(b_state, 0x01);
    1ada:	2101      	movs	r1, #1
    1adc:	4b01      	ldr	r3, [pc, #4]	; (1ae4 <udi_hid_mouse_btnleft+0xc>)
    1ade:	4798      	blx	r3
}
    1ae0:	bd10      	pop	{r4, pc}
    1ae2:	46c0      	nop			; (mov r8, r8)
    1ae4:	00001a09 	.word	0x00001a09

00001ae8 <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
    1ae8:	b570      	push	{r4, r5, r6, lr}
    1aea:	0004      	movs	r4, r0
    1aec:	0015      	movs	r5, r2
	if (Udd_setup_is_in()) {
    1aee:	4a3a      	ldr	r2, [pc, #232]	; (1bd8 <udi_hid_setup+0xf0>)
    1af0:	7812      	ldrb	r2, [r2, #0]
    1af2:	b250      	sxtb	r0, r2
    1af4:	2800      	cmp	r0, #0
    1af6:	da4e      	bge.n	1b96 <udi_hid_setup+0xae>
    1af8:	2060      	movs	r0, #96	; 0x60
    1afa:	4002      	ands	r2, r0
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1afc:	d131      	bne.n	1b62 <udi_hid_setup+0x7a>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    1afe:	4836      	ldr	r0, [pc, #216]	; (1bd8 <udi_hid_setup+0xf0>)
    1b00:	7840      	ldrb	r0, [r0, #1]
    1b02:	2806      	cmp	r0, #6
    1b04:	d12d      	bne.n	1b62 <udi_hid_setup+0x7a>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
    1b06:	4b35      	ldr	r3, [pc, #212]	; (1bdc <udi_hid_setup+0xf4>)
    1b08:	4798      	blx	r3
    1b0a:	0003      	movs	r3, r0
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    1b0c:	7a82      	ldrb	r2, [r0, #10]
		return false;
    1b0e:	2000      	movs	r0, #0

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    1b10:	2a21      	cmp	r2, #33	; 0x21
    1b12:	d160      	bne.n	1bd6 <udi_hid_setup+0xee>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1b14:	4a30      	ldr	r2, [pc, #192]	; (1bd8 <udi_hid_setup+0xf0>)
    1b16:	8852      	ldrh	r2, [r2, #2]
    1b18:	0a12      	lsrs	r2, r2, #8
    1b1a:	2a21      	cmp	r2, #33	; 0x21
    1b1c:	d10d      	bne.n	1b3a <udi_hid_setup+0x52>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
    1b1e:	4a2e      	ldr	r2, [pc, #184]	; (1bd8 <udi_hid_setup+0xf0>)
    1b20:	0019      	movs	r1, r3
    1b22:	3109      	adds	r1, #9
    1b24:	6091      	str	r1, [r2, #8]
		udd_g_ctrlreq.payload_size =
    1b26:	7a5b      	ldrb	r3, [r3, #9]
    1b28:	88d0      	ldrh	r0, [r2, #6]
    1b2a:	1c19      	adds	r1, r3, #0
    1b2c:	b29b      	uxth	r3, r3
    1b2e:	4283      	cmp	r3, r0
    1b30:	d900      	bls.n	1b34 <udi_hid_setup+0x4c>
    1b32:	1c01      	adds	r1, r0, #0
    1b34:	8191      	strh	r1, [r2, #12]
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
    1b36:	2001      	movs	r0, #1
    1b38:	e04d      	b.n	1bd6 <udi_hid_setup+0xee>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    1b3a:	7bd9      	ldrb	r1, [r3, #15]
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
    1b3c:	2000      	movs	r0, #0
				ptr_hid_desc->bLength);
		return true;
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    1b3e:	4291      	cmp	r1, r2
    1b40:	d149      	bne.n	1bd6 <udi_hid_setup+0xee>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
    1b42:	4925      	ldr	r1, [pc, #148]	; (1bd8 <udi_hid_setup+0xf0>)
    1b44:	608d      	str	r5, [r1, #8]
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
    1b46:	7c1a      	ldrb	r2, [r3, #16]
    1b48:	3309      	adds	r3, #9
    1b4a:	7a1b      	ldrb	r3, [r3, #8]
    1b4c:	021b      	lsls	r3, r3, #8
    1b4e:	4313      	orrs	r3, r2
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
		udd_g_ctrlreq.payload_size =
    1b50:	88c8      	ldrh	r0, [r1, #6]
    1b52:	1c1a      	adds	r2, r3, #0
    1b54:	b29b      	uxth	r3, r3
    1b56:	4283      	cmp	r3, r0
    1b58:	d900      	bls.n	1b5c <udi_hid_setup+0x74>
    1b5a:	1c02      	adds	r2, r0, #0
    1b5c:	818a      	strh	r2, [r1, #12]
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
    1b5e:	2001      	movs	r0, #1
    1b60:	e039      	b.n	1bd6 <udi_hid_setup+0xee>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    1b62:	2000      	movs	r0, #0

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1b64:	2a20      	cmp	r2, #32
    1b66:	d136      	bne.n	1bd6 <udi_hid_setup+0xee>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    1b68:	4a1b      	ldr	r2, [pc, #108]	; (1bd8 <udi_hid_setup+0xf0>)
    1b6a:	7852      	ldrb	r2, [r2, #1]
    1b6c:	2a02      	cmp	r2, #2
    1b6e:	d006      	beq.n	1b7e <udi_hid_setup+0x96>
    1b70:	2a03      	cmp	r2, #3
    1b72:	d00a      	beq.n	1b8a <udi_hid_setup+0xa2>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    1b74:	2000      	movs	r0, #0
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    1b76:	2a01      	cmp	r2, #1
    1b78:	d12d      	bne.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
    1b7a:	4798      	blx	r3
    1b7c:	e02b      	b.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
    1b7e:	4b16      	ldr	r3, [pc, #88]	; (1bd8 <udi_hid_setup+0xf0>)
    1b80:	609c      	str	r4, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
    1b82:	2201      	movs	r2, #1
    1b84:	819a      	strh	r2, [r3, #12]
				return true;
    1b86:	2001      	movs	r0, #1
    1b88:	e025      	b.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
    1b8a:	4b13      	ldr	r3, [pc, #76]	; (1bd8 <udi_hid_setup+0xf0>)
    1b8c:	6099      	str	r1, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
    1b8e:	2201      	movs	r2, #1
    1b90:	819a      	strh	r2, [r3, #12]
				return true;
    1b92:	2001      	movs	r0, #1
    1b94:	e01f      	b.n	1bd6 <udi_hid_setup+0xee>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1b96:	2060      	movs	r0, #96	; 0x60
    1b98:	4002      	ands	r2, r0
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    1b9a:	2000      	movs	r0, #0
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1b9c:	2a20      	cmp	r2, #32
    1b9e:	d11a      	bne.n	1bd6 <udi_hid_setup+0xee>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    1ba0:	4a0d      	ldr	r2, [pc, #52]	; (1bd8 <udi_hid_setup+0xf0>)
    1ba2:	7852      	ldrb	r2, [r2, #1]
    1ba4:	2a0a      	cmp	r2, #10
    1ba6:	d006      	beq.n	1bb6 <udi_hid_setup+0xce>
    1ba8:	2a0b      	cmp	r2, #11
    1baa:	d00a      	beq.n	1bc2 <udi_hid_setup+0xda>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    1bac:	2000      	movs	r0, #0
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    1bae:	2a09      	cmp	r2, #9
    1bb0:	d111      	bne.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
    1bb2:	4798      	blx	r3
    1bb4:	e00f      	b.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
    1bb6:	4b08      	ldr	r3, [pc, #32]	; (1bd8 <udi_hid_setup+0xf0>)
    1bb8:	885b      	ldrh	r3, [r3, #2]
    1bba:	0a1b      	lsrs	r3, r3, #8
    1bbc:	7023      	strb	r3, [r4, #0]
				return true;
    1bbe:	2001      	movs	r0, #1
    1bc0:	e009      	b.n	1bd6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    1bc2:	4b05      	ldr	r3, [pc, #20]	; (1bd8 <udi_hid_setup+0xf0>)
    1bc4:	88db      	ldrh	r3, [r3, #6]
					return false;
    1bc6:	2000      	movs	r0, #0
			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    1bc8:	2b00      	cmp	r3, #0
    1bca:	d104      	bne.n	1bd6 <udi_hid_setup+0xee>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
    1bcc:	4b02      	ldr	r3, [pc, #8]	; (1bd8 <udi_hid_setup+0xf0>)
    1bce:	885b      	ldrh	r3, [r3, #2]
    1bd0:	700b      	strb	r3, [r1, #0]
				return true;
    1bd2:	3001      	adds	r0, #1
    1bd4:	e7ff      	b.n	1bd6 <udi_hid_setup+0xee>
			}
		}
	}
	return false;	// Request not supported
}
    1bd6:	bd70      	pop	{r4, r5, r6, pc}
    1bd8:	20000484 	.word	0x20000484
    1bdc:	00001d75 	.word	0x00001d75

00001be0 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
    1be0:	b510      	push	{r4, lr}
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
    1be2:	4b11      	ldr	r3, [pc, #68]	; (1c28 <udc_next_desc_in_iface+0x48>)
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	681c      	ldr	r4, [r3, #0]
    1be8:	78a3      	ldrb	r3, [r4, #2]
    1bea:	78e2      	ldrb	r2, [r4, #3]
    1bec:	0212      	lsls	r2, r2, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    1bee:	431a      	orrs	r2, r3
    1bf0:	18a2      	adds	r2, r4, r2
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    1bf2:	7803      	ldrb	r3, [r0, #0]
    1bf4:	18c0      	adds	r0, r0, r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    1bf6:	4290      	cmp	r0, r2
    1bf8:	d210      	bcs.n	1c1c <udc_next_desc_in_iface+0x3c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    1bfa:	7843      	ldrb	r3, [r0, #1]
    1bfc:	2b04      	cmp	r3, #4
    1bfe:	d00f      	beq.n	1c20 <udc_next_desc_in_iface+0x40>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    1c00:	428b      	cmp	r3, r1
    1c02:	d105      	bne.n	1c10 <udc_next_desc_in_iface+0x30>
    1c04:	e00f      	b.n	1c26 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    1c06:	7843      	ldrb	r3, [r0, #1]
    1c08:	2b04      	cmp	r3, #4
    1c0a:	d00b      	beq.n	1c24 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    1c0c:	428b      	cmp	r3, r1
    1c0e:	d00a      	beq.n	1c26 <udc_next_desc_in_iface+0x46>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    1c10:	7803      	ldrb	r3, [r0, #0]
    1c12:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    1c14:	4290      	cmp	r0, r2
    1c16:	d3f6      	bcc.n	1c06 <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    1c18:	2000      	movs	r0, #0
    1c1a:	e004      	b.n	1c26 <udc_next_desc_in_iface+0x46>
    1c1c:	2000      	movs	r0, #0
    1c1e:	e002      	b.n	1c26 <udc_next_desc_in_iface+0x46>
    1c20:	2000      	movs	r0, #0
    1c22:	e000      	b.n	1c26 <udc_next_desc_in_iface+0x46>
    1c24:	2000      	movs	r0, #0
}
    1c26:	bd10      	pop	{r4, pc}
    1c28:	2000015c 	.word	0x2000015c

00001c2c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
    1c2c:	b510      	push	{r4, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    1c2e:	4b03      	ldr	r3, [pc, #12]	; (1c3c <udc_valid_address+0x10>)
    1c30:	885b      	ldrh	r3, [r3, #2]
    1c32:	207f      	movs	r0, #127	; 0x7f
    1c34:	4018      	ands	r0, r3
    1c36:	4b02      	ldr	r3, [pc, #8]	; (1c40 <udc_valid_address+0x14>)
    1c38:	4798      	blx	r3
}
    1c3a:	bd10      	pop	{r4, pc}
    1c3c:	20000484 	.word	0x20000484
    1c40:	0000371d 	.word	0x0000371d

00001c44 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
    1c44:	b570      	push	{r4, r5, r6, lr}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    1c46:	4b18      	ldr	r3, [pc, #96]	; (1ca8 <udc_update_iface_desc+0x64>)
    1c48:	781b      	ldrb	r3, [r3, #0]
		return false;
    1c4a:	2200      	movs	r2, #0
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    1c4c:	2b00      	cmp	r3, #0
    1c4e:	d029      	beq.n	1ca4 <udc_update_iface_desc+0x60>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1c50:	4b16      	ldr	r3, [pc, #88]	; (1cac <udc_update_iface_desc+0x68>)
    1c52:	681b      	ldr	r3, [r3, #0]
    1c54:	681b      	ldr	r3, [r3, #0]
    1c56:	791c      	ldrb	r4, [r3, #4]
    1c58:	4284      	cmp	r4, r0
    1c5a:	d923      	bls.n	1ca4 <udc_update_iface_desc+0x60>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
    1c5c:	4a14      	ldr	r2, [pc, #80]	; (1cb0 <udc_update_iface_desc+0x6c>)
    1c5e:	6013      	str	r3, [r2, #0]
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    1c60:	789a      	ldrb	r2, [r3, #2]
    1c62:	78dc      	ldrb	r4, [r3, #3]
    1c64:	0224      	lsls	r4, r4, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    1c66:	4314      	orrs	r4, r2
    1c68:	191c      	adds	r4, r3, r4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    1c6a:	42a3      	cmp	r3, r4
    1c6c:	d219      	bcs.n	1ca2 <udc_update_iface_desc+0x5e>
    1c6e:	2500      	movs	r5, #0
    1c70:	2601      	movs	r6, #1
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
    1c72:	785a      	ldrb	r2, [r3, #1]
    1c74:	2a04      	cmp	r2, #4
    1c76:	d10b      	bne.n	1c90 <udc_update_iface_desc+0x4c>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
    1c78:	789a      	ldrb	r2, [r3, #2]
    1c7a:	4282      	cmp	r2, r0
    1c7c:	d108      	bne.n	1c90 <udc_update_iface_desc+0x4c>
    1c7e:	78da      	ldrb	r2, [r3, #3]
    1c80:	428a      	cmp	r2, r1
    1c82:	d105      	bne.n	1c90 <udc_update_iface_desc+0x4c>
    1c84:	2d00      	cmp	r5, #0
    1c86:	d001      	beq.n	1c8c <udc_update_iface_desc+0x48>
    1c88:	4a09      	ldr	r2, [pc, #36]	; (1cb0 <udc_update_iface_desc+0x6c>)
    1c8a:	6013      	str	r3, [r2, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
    1c8c:	2201      	movs	r2, #1
    1c8e:	e009      	b.n	1ca4 <udc_update_iface_desc+0x60>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
    1c90:	781a      	ldrb	r2, [r3, #0]
    1c92:	189b      	adds	r3, r3, r2
    1c94:	0035      	movs	r5, r6
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    1c96:	42a3      	cmp	r3, r4
    1c98:	d3eb      	bcc.n	1c72 <udc_update_iface_desc+0x2e>
    1c9a:	4a05      	ldr	r2, [pc, #20]	; (1cb0 <udc_update_iface_desc+0x6c>)
    1c9c:	6013      	str	r3, [r2, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    1c9e:	2200      	movs	r2, #0
    1ca0:	e000      	b.n	1ca4 <udc_update_iface_desc+0x60>
    1ca2:	2200      	movs	r2, #0
}
    1ca4:	0010      	movs	r0, r2
    1ca6:	bd70      	pop	{r4, r5, r6, pc}
    1ca8:	20000164 	.word	0x20000164
    1cac:	2000015c 	.word	0x2000015c
    1cb0:	20000168 	.word	0x20000168

00001cb4 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
    1cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cb6:	4647      	mov	r7, r8
    1cb8:	b480      	push	{r7}
    1cba:	0004      	movs	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1cbc:	2100      	movs	r1, #0
    1cbe:	4b12      	ldr	r3, [pc, #72]	; (1d08 <udc_iface_disable+0x54>)
    1cc0:	4798      	blx	r3
    1cc2:	1e05      	subs	r5, r0, #0
    1cc4:	d01c      	beq.n	1d00 <udc_iface_disable+0x4c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1cc6:	4b11      	ldr	r3, [pc, #68]	; (1d0c <udc_iface_disable+0x58>)
    1cc8:	681b      	ldr	r3, [r3, #0]
    1cca:	685b      	ldr	r3, [r3, #4]
    1ccc:	00a2      	lsls	r2, r4, #2
    1cce:	58d3      	ldr	r3, [r2, r3]
    1cd0:	4698      	mov	r8, r3

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1cd2:	68db      	ldr	r3, [r3, #12]
    1cd4:	4798      	blx	r3
    1cd6:	0001      	movs	r1, r0
    1cd8:	0020      	movs	r0, r4
    1cda:	4b0b      	ldr	r3, [pc, #44]	; (1d08 <udc_iface_disable+0x54>)
    1cdc:	4798      	blx	r3
    1cde:	1e05      	subs	r5, r0, #0
    1ce0:	d00e      	beq.n	1d00 <udc_iface_disable+0x4c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    1ce2:	4b0b      	ldr	r3, [pc, #44]	; (1d10 <udc_iface_disable+0x5c>)
    1ce4:	681c      	ldr	r4, [r3, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1ce6:	4e0b      	ldr	r6, [pc, #44]	; (1d14 <udc_iface_disable+0x60>)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    1ce8:	4f0b      	ldr	r7, [pc, #44]	; (1d18 <udc_iface_disable+0x64>)
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1cea:	2105      	movs	r1, #5
    1cec:	0020      	movs	r0, r4
    1cee:	47b0      	blx	r6
    1cf0:	1e04      	subs	r4, r0, #0
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
    1cf2:	d002      	beq.n	1cfa <udc_iface_disable+0x46>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    1cf4:	7880      	ldrb	r0, [r0, #2]
    1cf6:	47b8      	blx	r7
		}
    1cf8:	e7f7      	b.n	1cea <udc_iface_disable+0x36>
	}
#endif

	// Disable interface
	udi_api->disable();
    1cfa:	4643      	mov	r3, r8
    1cfc:	685b      	ldr	r3, [r3, #4]
    1cfe:	4798      	blx	r3
	return true;
}
    1d00:	0028      	movs	r0, r5
    1d02:	bc04      	pop	{r2}
    1d04:	4690      	mov	r8, r2
    1d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d08:	00001c45 	.word	0x00001c45
    1d0c:	2000015c 	.word	0x2000015c
    1d10:	20000168 	.word	0x20000168
    1d14:	00001be1 	.word	0x00001be1
    1d18:	00003269 	.word	0x00003269

00001d1c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
    1d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d1e:	0005      	movs	r5, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
    1d20:	4b0f      	ldr	r3, [pc, #60]	; (1d60 <udc_iface_enable+0x44>)
    1d22:	4798      	blx	r3
    1d24:	2800      	cmp	r0, #0
    1d26:	d019      	beq.n	1d5c <udc_iface_enable+0x40>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    1d28:	4b0e      	ldr	r3, [pc, #56]	; (1d64 <udc_iface_enable+0x48>)
    1d2a:	681c      	ldr	r4, [r3, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1d2c:	4e0e      	ldr	r6, [pc, #56]	; (1d68 <udc_iface_enable+0x4c>)
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    1d2e:	4f0f      	ldr	r7, [pc, #60]	; (1d6c <udc_iface_enable+0x50>)

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1d30:	2105      	movs	r1, #5
    1d32:	0020      	movs	r0, r4
    1d34:	47b0      	blx	r6
    1d36:	1e04      	subs	r4, r0, #0
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
    1d38:	d009      	beq.n	1d4e <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    1d3a:	7903      	ldrb	r3, [r0, #4]
    1d3c:	7942      	ldrb	r2, [r0, #5]
    1d3e:	0212      	lsls	r2, r2, #8
    1d40:	431a      	orrs	r2, r3
    1d42:	78c1      	ldrb	r1, [r0, #3]
    1d44:	7880      	ldrb	r0, [r0, #2]
    1d46:	47b8      	blx	r7
    1d48:	2800      	cmp	r0, #0
    1d4a:	d1f1      	bne.n	1d30 <udc_iface_enable+0x14>
    1d4c:	e006      	b.n	1d5c <udc_iface_enable+0x40>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
    1d4e:	4b08      	ldr	r3, [pc, #32]	; (1d70 <udc_iface_enable+0x54>)
    1d50:	681b      	ldr	r3, [r3, #0]
    1d52:	685b      	ldr	r3, [r3, #4]
    1d54:	00ad      	lsls	r5, r5, #2
    1d56:	58eb      	ldr	r3, [r5, r3]
    1d58:	681b      	ldr	r3, [r3, #0]
    1d5a:	4798      	blx	r3
}
    1d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d5e:	46c0      	nop			; (mov r8, r8)
    1d60:	00001c45 	.word	0x00001c45
    1d64:	20000168 	.word	0x20000168
    1d68:	00001be1 	.word	0x00001be1
    1d6c:	000032c1 	.word	0x000032c1
    1d70:	2000015c 	.word	0x2000015c

00001d74 <udc_get_interface_desc>:
};
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
    1d74:	4b01      	ldr	r3, [pc, #4]	; (1d7c <udc_get_interface_desc+0x8>)
    1d76:	6818      	ldr	r0, [r3, #0]
}
    1d78:	4770      	bx	lr
    1d7a:	46c0      	nop			; (mov r8, r8)
    1d7c:	20000168 	.word	0x20000168

00001d80 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
    1d80:	b510      	push	{r4, lr}
	udd_enable();
    1d82:	4b01      	ldr	r3, [pc, #4]	; (1d88 <udc_start+0x8>)
    1d84:	4798      	blx	r3
}
    1d86:	bd10      	pop	{r4, pc}
    1d88:	00003881 	.word	0x00003881

00001d8c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    1d8c:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
    1d8e:	4b11      	ldr	r3, [pc, #68]	; (1dd4 <udc_reset+0x48>)
    1d90:	781b      	ldrb	r3, [r3, #0]
    1d92:	2b00      	cmp	r3, #0
    1d94:	d011      	beq.n	1dba <udc_reset+0x2e>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1d96:	4b10      	ldr	r3, [pc, #64]	; (1dd8 <udc_reset+0x4c>)
    1d98:	681b      	ldr	r3, [r3, #0]
    1d9a:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1d9c:	791b      	ldrb	r3, [r3, #4]
    1d9e:	2b00      	cmp	r3, #0
    1da0:	d00b      	beq.n	1dba <udc_reset+0x2e>
    1da2:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    1da4:	4e0d      	ldr	r6, [pc, #52]	; (1ddc <udc_reset+0x50>)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1da6:	4d0c      	ldr	r5, [pc, #48]	; (1dd8 <udc_reset+0x4c>)
				iface_num++) {
			udc_iface_disable(iface_num);
    1da8:	0020      	movs	r0, r4
    1daa:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1dac:	3401      	adds	r4, #1
    1dae:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1db0:	682b      	ldr	r3, [r5, #0]
    1db2:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1db4:	791b      	ldrb	r3, [r3, #4]
    1db6:	42a3      	cmp	r3, r4
    1db8:	d8f6      	bhi.n	1da8 <udc_reset+0x1c>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    1dba:	2200      	movs	r2, #0
    1dbc:	4b05      	ldr	r3, [pc, #20]	; (1dd4 <udc_reset+0x48>)
    1dbe:	701a      	strb	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
    1dc0:	4b07      	ldr	r3, [pc, #28]	; (1de0 <udc_reset+0x54>)
    1dc2:	881b      	ldrh	r3, [r3, #0]
    1dc4:	079b      	lsls	r3, r3, #30
    1dc6:	d501      	bpl.n	1dcc <udc_reset+0x40>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
    1dc8:	4b06      	ldr	r3, [pc, #24]	; (1de4 <udc_reset+0x58>)
    1dca:	4798      	blx	r3
	}
#endif
	udc_device_status =
    1dcc:	2200      	movs	r2, #0
    1dce:	4b04      	ldr	r3, [pc, #16]	; (1de0 <udc_reset+0x54>)
    1dd0:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    1dd2:	bd70      	pop	{r4, r5, r6, pc}
    1dd4:	20000164 	.word	0x20000164
    1dd8:	2000015c 	.word	0x2000015c
    1ddc:	00001cb5 	.word	0x00001cb5
    1de0:	20000162 	.word	0x20000162
    1de4:	00004a05 	.word	0x00004a05

00001de8 <udc_sof_notify>:

void udc_sof_notify(void)
{
    1de8:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
    1dea:	4b0d      	ldr	r3, [pc, #52]	; (1e20 <udc_sof_notify+0x38>)
    1dec:	781b      	ldrb	r3, [r3, #0]
    1dee:	2b00      	cmp	r3, #0
    1df0:	d015      	beq.n	1e1e <udc_sof_notify+0x36>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1df2:	4b0c      	ldr	r3, [pc, #48]	; (1e24 <udc_sof_notify+0x3c>)
    1df4:	681b      	ldr	r3, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1df6:	681a      	ldr	r2, [r3, #0]
    1df8:	7912      	ldrb	r2, [r2, #4]
    1dfa:	2a00      	cmp	r2, #0
    1dfc:	d00f      	beq.n	1e1e <udc_sof_notify+0x36>
    1dfe:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e00:	4d08      	ldr	r5, [pc, #32]	; (1e24 <udc_sof_notify+0x3c>)
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1e02:	685b      	ldr	r3, [r3, #4]
    1e04:	00a2      	lsls	r2, r4, #2
    1e06:	58d3      	ldr	r3, [r2, r3]
    1e08:	691b      	ldr	r3, [r3, #16]
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d000      	beq.n	1e10 <udc_sof_notify+0x28>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1e0e:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1e10:	3401      	adds	r4, #1
    1e12:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e14:	682b      	ldr	r3, [r5, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1e16:	681a      	ldr	r2, [r3, #0]
    1e18:	7912      	ldrb	r2, [r2, #4]
    1e1a:	42a2      	cmp	r2, r4
    1e1c:	d8f1      	bhi.n	1e02 <udc_sof_notify+0x1a>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1e1e:	bd70      	pop	{r4, r5, r6, pc}
    1e20:	20000164 	.word	0x20000164
    1e24:	2000015c 	.word	0x2000015c

00001e28 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    1e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1e2a:	4bbb      	ldr	r3, [pc, #748]	; (2118 <STACK_SIZE+0x118>)
    1e2c:	2200      	movs	r2, #0
    1e2e:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
    1e30:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
    1e32:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
    1e34:	781b      	ldrb	r3, [r3, #0]
    1e36:	b25a      	sxtb	r2, r3
    1e38:	2a00      	cmp	r2, #0
    1e3a:	db00      	blt.n	1e3e <udc_process_setup+0x16>
    1e3c:	e203      	b.n	2246 <STACK_SIZE+0x246>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1e3e:	4ab6      	ldr	r2, [pc, #728]	; (2118 <STACK_SIZE+0x118>)
    1e40:	88d2      	ldrh	r2, [r2, #6]
			return false; // Error from USB host
    1e42:	2000      	movs	r0, #0
	udd_g_ctrlreq.payload_size = 0;
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
    1e44:	2a00      	cmp	r2, #0
    1e46:	d000      	beq.n	1e4a <udc_process_setup+0x22>
    1e48:	e201      	b.n	224e <STACK_SIZE+0x24e>
    1e4a:	e205      	b.n	2258 <STACK_SIZE+0x258>
    1e4c:	211f      	movs	r1, #31
    1e4e:	400b      	ands	r3, r1
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1e50:	d176      	bne.n	1f40 <udc_process_setup+0x118>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e52:	49b1      	ldr	r1, [pc, #708]	; (2118 <STACK_SIZE+0x118>)
    1e54:	7849      	ldrb	r1, [r1, #1]
    1e56:	2906      	cmp	r1, #6
    1e58:	d00b      	beq.n	1e72 <udc_process_setup+0x4a>
    1e5a:	2908      	cmp	r1, #8
    1e5c:	d068      	beq.n	1f30 <udc_process_setup+0x108>
    1e5e:	2900      	cmp	r1, #0
    1e60:	d16e      	bne.n	1f40 <udc_process_setup+0x118>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1e62:	2a02      	cmp	r2, #2
    1e64:	d000      	beq.n	1e68 <udc_process_setup+0x40>
    1e66:	e1c2      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1e68:	3102      	adds	r1, #2
    1e6a:	48ac      	ldr	r0, [pc, #688]	; (211c <STACK_SIZE+0x11c>)
    1e6c:	4bac      	ldr	r3, [pc, #688]	; (2120 <STACK_SIZE+0x120>)
    1e6e:	4798      	blx	r3
    1e70:	e1f1      	b.n	2256 <STACK_SIZE+0x256>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1e72:	4ba9      	ldr	r3, [pc, #676]	; (2118 <STACK_SIZE+0x118>)
    1e74:	885b      	ldrh	r3, [r3, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1e76:	0a1a      	lsrs	r2, r3, #8
    1e78:	2a02      	cmp	r2, #2
    1e7a:	d010      	beq.n	1e9e <udc_process_setup+0x76>
    1e7c:	b2d1      	uxtb	r1, r2
    1e7e:	2902      	cmp	r1, #2
    1e80:	d802      	bhi.n	1e88 <udc_process_setup+0x60>
    1e82:	2a01      	cmp	r2, #1
    1e84:	d005      	beq.n	1e92 <udc_process_setup+0x6a>
    1e86:	e185      	b.n	2194 <STACK_SIZE+0x194>
    1e88:	2a03      	cmp	r2, #3
    1e8a:	d02a      	beq.n	1ee2 <udc_process_setup+0xba>
    1e8c:	2a0f      	cmp	r2, #15
    1e8e:	d01c      	beq.n	1eca <udc_process_setup+0xa2>
    1e90:	e180      	b.n	2194 <STACK_SIZE+0x194>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1e92:	4ba4      	ldr	r3, [pc, #656]	; (2124 <STACK_SIZE+0x124>)
    1e94:	6818      	ldr	r0, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1e96:	7801      	ldrb	r1, [r0, #0]
    1e98:	4ba1      	ldr	r3, [pc, #644]	; (2120 <STACK_SIZE+0x120>)
    1e9a:	4798      	blx	r3
    1e9c:	e03f      	b.n	1f1e <udc_process_setup+0xf6>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1e9e:	b2db      	uxtb	r3, r3
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1ea0:	4aa0      	ldr	r2, [pc, #640]	; (2124 <STACK_SIZE+0x124>)
    1ea2:	6812      	ldr	r2, [r2, #0]
    1ea4:	7c52      	ldrb	r2, [r2, #17]
    1ea6:	429a      	cmp	r2, r3
    1ea8:	d800      	bhi.n	1eac <udc_process_setup+0x84>
    1eaa:	e1a0      	b.n	21ee <STACK_SIZE+0x1ee>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
    1eac:	4a9d      	ldr	r2, [pc, #628]	; (2124 <STACK_SIZE+0x124>)
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1eae:	6852      	ldr	r2, [r2, #4]
    1eb0:	00db      	lsls	r3, r3, #3
    1eb2:	5898      	ldr	r0, [r3, r2]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1eb4:	7883      	ldrb	r3, [r0, #2]
    1eb6:	78c1      	ldrb	r1, [r0, #3]
    1eb8:	0209      	lsls	r1, r1, #8
    1eba:	4319      	orrs	r1, r3
    1ebc:	4b98      	ldr	r3, [pc, #608]	; (2120 <STACK_SIZE+0x120>)
    1ebe:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1ec0:	4b95      	ldr	r3, [pc, #596]	; (2118 <STACK_SIZE+0x118>)
    1ec2:	689b      	ldr	r3, [r3, #8]
    1ec4:	2202      	movs	r2, #2
    1ec6:	705a      	strb	r2, [r3, #1]
    1ec8:	e029      	b.n	1f1e <udc_process_setup+0xf6>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1eca:	4b96      	ldr	r3, [pc, #600]	; (2124 <STACK_SIZE+0x124>)
    1ecc:	6898      	ldr	r0, [r3, #8]
    1ece:	2800      	cmp	r0, #0
    1ed0:	d100      	bne.n	1ed4 <udc_process_setup+0xac>
    1ed2:	e18c      	b.n	21ee <STACK_SIZE+0x1ee>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1ed4:	7883      	ldrb	r3, [r0, #2]
    1ed6:	78c1      	ldrb	r1, [r0, #3]
    1ed8:	0209      	lsls	r1, r1, #8
    1eda:	4319      	orrs	r1, r3
    1edc:	4b90      	ldr	r3, [pc, #576]	; (2120 <STACK_SIZE+0x120>)
    1ede:	4798      	blx	r3
    1ee0:	e01d      	b.n	1f1e <udc_process_setup+0xf6>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1ee2:	22ff      	movs	r2, #255	; 0xff
    1ee4:	4013      	ands	r3, r2
    1ee6:	2b01      	cmp	r3, #1
    1ee8:	d00a      	beq.n	1f00 <udc_process_setup+0xd8>
    1eea:	2b00      	cmp	r3, #0
    1eec:	d003      	beq.n	1ef6 <udc_process_setup+0xce>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1eee:	4a8e      	ldr	r2, [pc, #568]	; (2128 <STACK_SIZE+0x128>)
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1ef0:	2b02      	cmp	r3, #2
    1ef2:	d006      	beq.n	1f02 <udc_process_setup+0xda>
    1ef4:	e153      	b.n	219e <STACK_SIZE+0x19e>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1ef6:	2104      	movs	r1, #4
    1ef8:	488c      	ldr	r0, [pc, #560]	; (212c <STACK_SIZE+0x12c>)
    1efa:	4b89      	ldr	r3, [pc, #548]	; (2120 <STACK_SIZE+0x120>)
    1efc:	4798      	blx	r3
    1efe:	e00e      	b.n	1f1e <udc_process_setup+0xf6>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1f00:	4a8b      	ldr	r2, [pc, #556]	; (2130 <STACK_SIZE+0x130>)
    1f02:	498c      	ldr	r1, [pc, #560]	; (2134 <STACK_SIZE+0x134>)
    1f04:	1c8b      	adds	r3, r1, #2
    1f06:	3114      	adds	r1, #20
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1f08:	7810      	ldrb	r0, [r2, #0]
    1f0a:	8018      	strh	r0, [r3, #0]
    1f0c:	3201      	adds	r2, #1
    1f0e:	3302      	adds	r3, #2
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1f10:	428b      	cmp	r3, r1
    1f12:	d1f9      	bne.n	1f08 <udc_process_setup+0xe0>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1f14:	4887      	ldr	r0, [pc, #540]	; (2134 <STACK_SIZE+0x134>)
    1f16:	2114      	movs	r1, #20
    1f18:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
    1f1a:	4b81      	ldr	r3, [pc, #516]	; (2120 <STACK_SIZE+0x120>)
    1f1c:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1f1e:	4b7e      	ldr	r3, [pc, #504]	; (2118 <STACK_SIZE+0x118>)
    1f20:	88da      	ldrh	r2, [r3, #6]
    1f22:	899b      	ldrh	r3, [r3, #12]
    1f24:	4293      	cmp	r3, r2
    1f26:	d800      	bhi.n	1f2a <udc_process_setup+0x102>
    1f28:	e195      	b.n	2256 <STACK_SIZE+0x256>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1f2a:	4b7b      	ldr	r3, [pc, #492]	; (2118 <STACK_SIZE+0x118>)
    1f2c:	819a      	strh	r2, [r3, #12]
    1f2e:	e192      	b.n	2256 <STACK_SIZE+0x256>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1f30:	2a01      	cmp	r2, #1
    1f32:	d000      	beq.n	1f36 <udc_process_setup+0x10e>
    1f34:	e15b      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1f36:	2101      	movs	r1, #1
    1f38:	487f      	ldr	r0, [pc, #508]	; (2138 <STACK_SIZE+0x138>)
    1f3a:	4b79      	ldr	r3, [pc, #484]	; (2120 <STACK_SIZE+0x120>)
    1f3c:	4798      	blx	r3
    1f3e:	e18a      	b.n	2256 <STACK_SIZE+0x256>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1f40:	2b01      	cmp	r3, #1
    1f42:	d127      	bne.n	1f94 <udc_process_setup+0x16c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1f44:	4974      	ldr	r1, [pc, #464]	; (2118 <STACK_SIZE+0x118>)
    1f46:	7849      	ldrb	r1, [r1, #1]
    1f48:	290a      	cmp	r1, #10
    1f4a:	d123      	bne.n	1f94 <udc_process_setup+0x16c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1f4c:	2a01      	cmp	r2, #1
    1f4e:	d000      	beq.n	1f52 <udc_process_setup+0x12a>
    1f50:	e12b      	b.n	21aa <STACK_SIZE+0x1aa>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1f52:	4b79      	ldr	r3, [pc, #484]	; (2138 <STACK_SIZE+0x138>)
    1f54:	781b      	ldrb	r3, [r3, #0]
    1f56:	2b00      	cmp	r3, #0
    1f58:	d100      	bne.n	1f5c <udc_process_setup+0x134>
    1f5a:	e126      	b.n	21aa <STACK_SIZE+0x1aa>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1f5c:	4b6e      	ldr	r3, [pc, #440]	; (2118 <STACK_SIZE+0x118>)
    1f5e:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1f60:	4b76      	ldr	r3, [pc, #472]	; (213c <STACK_SIZE+0x13c>)
    1f62:	681d      	ldr	r5, [r3, #0]
    1f64:	682b      	ldr	r3, [r5, #0]
    1f66:	791b      	ldrb	r3, [r3, #4]
    1f68:	42a3      	cmp	r3, r4
    1f6a:	d800      	bhi.n	1f6e <udc_process_setup+0x146>
    1f6c:	e11d      	b.n	21aa <STACK_SIZE+0x1aa>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1f6e:	2100      	movs	r1, #0
    1f70:	0020      	movs	r0, r4
    1f72:	4b73      	ldr	r3, [pc, #460]	; (2140 <STACK_SIZE+0x140>)
    1f74:	4798      	blx	r3
    1f76:	2800      	cmp	r0, #0
    1f78:	d100      	bne.n	1f7c <udc_process_setup+0x154>
    1f7a:	e110      	b.n	219e <STACK_SIZE+0x19e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1f7c:	686b      	ldr	r3, [r5, #4]
    1f7e:	00a4      	lsls	r4, r4, #2
	udc_iface_setting = udi_api->getsetting();
    1f80:	58e3      	ldr	r3, [r4, r3]
    1f82:	68db      	ldr	r3, [r3, #12]
    1f84:	4798      	blx	r3
    1f86:	4b6f      	ldr	r3, [pc, #444]	; (2144 <STACK_SIZE+0x144>)
    1f88:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1f8a:	2101      	movs	r1, #1
    1f8c:	0018      	movs	r0, r3
    1f8e:	4b64      	ldr	r3, [pc, #400]	; (2120 <STACK_SIZE+0x120>)
    1f90:	4798      	blx	r3
    1f92:	e160      	b.n	2256 <STACK_SIZE+0x256>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1f94:	2b02      	cmp	r3, #2
    1f96:	d000      	beq.n	1f9a <udc_process_setup+0x172>
    1f98:	e101      	b.n	219e <STACK_SIZE+0x19e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1f9a:	4b5f      	ldr	r3, [pc, #380]	; (2118 <STACK_SIZE+0x118>)
    1f9c:	785b      	ldrb	r3, [r3, #1]
				break;
			}
		}
#endif
	}
	return false;
    1f9e:	2000      	movs	r0, #0
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1fa0:	2b00      	cmp	r3, #0
    1fa2:	d000      	beq.n	1fa6 <udc_process_setup+0x17e>
    1fa4:	e0f9      	b.n	219a <STACK_SIZE+0x19a>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1fa6:	2a02      	cmp	r2, #2
    1fa8:	d000      	beq.n	1fac <udc_process_setup+0x184>
    1faa:	e120      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1fac:	4b5a      	ldr	r3, [pc, #360]	; (2118 <STACK_SIZE+0x118>)
    1fae:	7918      	ldrb	r0, [r3, #4]
    1fb0:	4b65      	ldr	r3, [pc, #404]	; (2148 <STACK_SIZE+0x148>)
    1fb2:	4798      	blx	r3
    1fb4:	4b65      	ldr	r3, [pc, #404]	; (214c <STACK_SIZE+0x14c>)
    1fb6:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1fb8:	2102      	movs	r1, #2
    1fba:	0018      	movs	r0, r3
    1fbc:	4b58      	ldr	r3, [pc, #352]	; (2120 <STACK_SIZE+0x120>)
    1fbe:	4798      	blx	r3
    1fc0:	e149      	b.n	2256 <STACK_SIZE+0x256>
    1fc2:	221f      	movs	r2, #31
    1fc4:	4013      	ands	r3, r2
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1fc6:	d176      	bne.n	20b6 <STACK_SIZE+0xb6>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1fc8:	4a53      	ldr	r2, [pc, #332]	; (2118 <STACK_SIZE+0x118>)
    1fca:	7852      	ldrb	r2, [r2, #1]
    1fcc:	2a03      	cmp	r2, #3
    1fce:	d025      	beq.n	201c <STACK_SIZE+0x1c>
    1fd0:	b2d1      	uxtb	r1, r2
    1fd2:	2903      	cmp	r1, #3
    1fd4:	d802      	bhi.n	1fdc <udc_process_setup+0x1b4>
    1fd6:	2a01      	cmp	r2, #1
    1fd8:	d00e      	beq.n	1ff8 <udc_process_setup+0x1d0>
    1fda:	e06c      	b.n	20b6 <STACK_SIZE+0xb6>
    1fdc:	2a05      	cmp	r2, #5
    1fde:	d002      	beq.n	1fe6 <udc_process_setup+0x1be>
    1fe0:	2a09      	cmp	r2, #9
    1fe2:	d02e      	beq.n	2042 <STACK_SIZE+0x42>
    1fe4:	e067      	b.n	20b6 <STACK_SIZE+0xb6>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1fe6:	4b4c      	ldr	r3, [pc, #304]	; (2118 <STACK_SIZE+0x118>)
    1fe8:	88db      	ldrh	r3, [r3, #6]
    1fea:	2b00      	cmp	r3, #0
    1fec:	d000      	beq.n	1ff0 <udc_process_setup+0x1c8>
    1fee:	e0fe      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1ff0:	4a57      	ldr	r2, [pc, #348]	; (2150 <STACK_SIZE+0x150>)
    1ff2:	4b49      	ldr	r3, [pc, #292]	; (2118 <STACK_SIZE+0x118>)
    1ff4:	611a      	str	r2, [r3, #16]
    1ff6:	e12e      	b.n	2256 <STACK_SIZE+0x256>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ff8:	4b47      	ldr	r3, [pc, #284]	; (2118 <STACK_SIZE+0x118>)
    1ffa:	88db      	ldrh	r3, [r3, #6]
    1ffc:	2b00      	cmp	r3, #0
    1ffe:	d000      	beq.n	2002 <STACK_SIZE+0x2>
    2000:	e0f5      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    2002:	4b45      	ldr	r3, [pc, #276]	; (2118 <STACK_SIZE+0x118>)
    2004:	885b      	ldrh	r3, [r3, #2]
    2006:	2b01      	cmp	r3, #1
    2008:	d000      	beq.n	200c <STACK_SIZE+0xc>
    200a:	e0f0      	b.n	21ee <STACK_SIZE+0x1ee>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    200c:	4a43      	ldr	r2, [pc, #268]	; (211c <STACK_SIZE+0x11c>)
    200e:	8813      	ldrh	r3, [r2, #0]
    2010:	2102      	movs	r1, #2
    2012:	438b      	bics	r3, r1
    2014:	8013      	strh	r3, [r2, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    2016:	4b4f      	ldr	r3, [pc, #316]	; (2154 <STACK_SIZE+0x154>)
    2018:	4798      	blx	r3
    201a:	e11c      	b.n	2256 <STACK_SIZE+0x256>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    201c:	4b3e      	ldr	r3, [pc, #248]	; (2118 <STACK_SIZE+0x118>)
    201e:	88db      	ldrh	r3, [r3, #6]
    2020:	2b00      	cmp	r3, #0
    2022:	d000      	beq.n	2026 <STACK_SIZE+0x26>
    2024:	e0e3      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    2026:	4b3c      	ldr	r3, [pc, #240]	; (2118 <STACK_SIZE+0x118>)
    2028:	885b      	ldrh	r3, [r3, #2]
		break;
#endif
	default:
		break;
	}
	return false;
    202a:	2000      	movs	r0, #0
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    202c:	2b01      	cmp	r3, #1
    202e:	d000      	beq.n	2032 <STACK_SIZE+0x32>
    2030:	e0b3      	b.n	219a <STACK_SIZE+0x19a>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    2032:	4a3a      	ldr	r2, [pc, #232]	; (211c <STACK_SIZE+0x11c>)
    2034:	8811      	ldrh	r1, [r2, #0]
    2036:	2302      	movs	r3, #2
    2038:	430b      	orrs	r3, r1
    203a:	8013      	strh	r3, [r2, #0]
		UDC_REMOTEWAKEUP_ENABLE();
    203c:	4b46      	ldr	r3, [pc, #280]	; (2158 <STACK_SIZE+0x158>)
    203e:	4798      	blx	r3
    2040:	e109      	b.n	2256 <STACK_SIZE+0x256>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    2042:	4b35      	ldr	r3, [pc, #212]	; (2118 <STACK_SIZE+0x118>)
    2044:	88db      	ldrh	r3, [r3, #6]
    2046:	2b00      	cmp	r3, #0
    2048:	d000      	beq.n	204c <STACK_SIZE+0x4c>
    204a:	e0d0      	b.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    204c:	4b43      	ldr	r3, [pc, #268]	; (215c <STACK_SIZE+0x15c>)
    204e:	4798      	blx	r3
    2050:	2800      	cmp	r0, #0
    2052:	d100      	bne.n	2056 <STACK_SIZE+0x56>
    2054:	e0a3      	b.n	219e <STACK_SIZE+0x19e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    2056:	4b30      	ldr	r3, [pc, #192]	; (2118 <STACK_SIZE+0x118>)
    2058:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
    205a:	4b32      	ldr	r3, [pc, #200]	; (2124 <STACK_SIZE+0x124>)
    205c:	681b      	ldr	r3, [r3, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    205e:	7c5b      	ldrb	r3, [r3, #17]
    2060:	429a      	cmp	r2, r3
    2062:	dd00      	ble.n	2066 <STACK_SIZE+0x66>
    2064:	e09b      	b.n	219e <STACK_SIZE+0x19e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    2066:	4b3e      	ldr	r3, [pc, #248]	; (2160 <STACK_SIZE+0x160>)
    2068:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    206a:	4b2b      	ldr	r3, [pc, #172]	; (2118 <STACK_SIZE+0x118>)
    206c:	789b      	ldrb	r3, [r3, #2]
    206e:	4a32      	ldr	r2, [pc, #200]	; (2138 <STACK_SIZE+0x138>)
    2070:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
    2072:	2b00      	cmp	r3, #0
    2074:	d100      	bne.n	2078 <STACK_SIZE+0x78>
    2076:	e0ee      	b.n	2256 <STACK_SIZE+0x256>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    2078:	4a3a      	ldr	r2, [pc, #232]	; (2164 <STACK_SIZE+0x164>)
    207a:	4694      	mov	ip, r2
    207c:	4463      	add	r3, ip
    207e:	00db      	lsls	r3, r3, #3
    2080:	4a28      	ldr	r2, [pc, #160]	; (2124 <STACK_SIZE+0x124>)
    2082:	6852      	ldr	r2, [r2, #4]
    2084:	18d3      	adds	r3, r2, r3
    2086:	4a2d      	ldr	r2, [pc, #180]	; (213c <STACK_SIZE+0x13c>)
    2088:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    208a:	681b      	ldr	r3, [r3, #0]
    208c:	791b      	ldrb	r3, [r3, #4]
    208e:	2b00      	cmp	r3, #0
    2090:	d100      	bne.n	2094 <STACK_SIZE+0x94>
    2092:	e0e0      	b.n	2256 <STACK_SIZE+0x256>
    2094:	2400      	movs	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    2096:	4d34      	ldr	r5, [pc, #208]	; (2168 <STACK_SIZE+0x168>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2098:	0016      	movs	r6, r2
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    209a:	2100      	movs	r1, #0
    209c:	0020      	movs	r0, r4
    209e:	47a8      	blx	r5
    20a0:	2800      	cmp	r0, #0
    20a2:	d100      	bne.n	20a6 <STACK_SIZE+0xa6>
    20a4:	e07b      	b.n	219e <STACK_SIZE+0x19e>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    20a6:	3401      	adds	r4, #1
    20a8:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    20aa:	6833      	ldr	r3, [r6, #0]
    20ac:	681b      	ldr	r3, [r3, #0]
    20ae:	791b      	ldrb	r3, [r3, #4]
    20b0:	42a3      	cmp	r3, r4
    20b2:	d8f2      	bhi.n	209a <STACK_SIZE+0x9a>
    20b4:	e0cf      	b.n	2256 <STACK_SIZE+0x256>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    20b6:	2b01      	cmp	r3, #1
    20b8:	d118      	bne.n	20ec <STACK_SIZE+0xec>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    20ba:	4a17      	ldr	r2, [pc, #92]	; (2118 <STACK_SIZE+0x118>)
    20bc:	7852      	ldrb	r2, [r2, #1]
    20be:	2a0b      	cmp	r2, #11
    20c0:	d114      	bne.n	20ec <STACK_SIZE+0xec>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    20c2:	4b15      	ldr	r3, [pc, #84]	; (2118 <STACK_SIZE+0x118>)
    20c4:	88db      	ldrh	r3, [r3, #6]
    20c6:	2b00      	cmp	r3, #0
    20c8:	d16f      	bne.n	21aa <STACK_SIZE+0x1aa>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    20ca:	4b1b      	ldr	r3, [pc, #108]	; (2138 <STACK_SIZE+0x138>)
    20cc:	781b      	ldrb	r3, [r3, #0]
    20ce:	2b00      	cmp	r3, #0
    20d0:	d06b      	beq.n	21aa <STACK_SIZE+0x1aa>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    20d2:	4b11      	ldr	r3, [pc, #68]	; (2118 <STACK_SIZE+0x118>)
    20d4:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    20d6:	885c      	ldrh	r4, [r3, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    20d8:	0028      	movs	r0, r5
    20da:	4b24      	ldr	r3, [pc, #144]	; (216c <STACK_SIZE+0x16c>)
    20dc:	4798      	blx	r3
    20de:	2800      	cmp	r0, #0
    20e0:	d05d      	beq.n	219e <STACK_SIZE+0x19e>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    20e2:	b2e1      	uxtb	r1, r4
    20e4:	0028      	movs	r0, r5
    20e6:	4b20      	ldr	r3, [pc, #128]	; (2168 <STACK_SIZE+0x168>)
    20e8:	4798      	blx	r3
    20ea:	e056      	b.n	219a <STACK_SIZE+0x19a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    20ec:	2b02      	cmp	r3, #2
    20ee:	d156      	bne.n	219e <STACK_SIZE+0x19e>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    20f0:	4b09      	ldr	r3, [pc, #36]	; (2118 <STACK_SIZE+0x118>)
    20f2:	785b      	ldrb	r3, [r3, #1]
    20f4:	2b01      	cmp	r3, #1
    20f6:	d002      	beq.n	20fe <STACK_SIZE+0xfe>
    20f8:	2b03      	cmp	r3, #3
    20fa:	d03b      	beq.n	2174 <STACK_SIZE+0x174>
    20fc:	e04c      	b.n	2198 <STACK_SIZE+0x198>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    20fe:	4b06      	ldr	r3, [pc, #24]	; (2118 <STACK_SIZE+0x118>)
    2100:	88db      	ldrh	r3, [r3, #6]
    2102:	2b00      	cmp	r3, #0
    2104:	d173      	bne.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    2106:	4b04      	ldr	r3, [pc, #16]	; (2118 <STACK_SIZE+0x118>)
    2108:	885b      	ldrh	r3, [r3, #2]
    210a:	2b00      	cmp	r3, #0
    210c:	d16f      	bne.n	21ee <STACK_SIZE+0x1ee>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    210e:	4b02      	ldr	r3, [pc, #8]	; (2118 <STACK_SIZE+0x118>)
    2110:	7918      	ldrb	r0, [r3, #4]
    2112:	4b17      	ldr	r3, [pc, #92]	; (2170 <STACK_SIZE+0x170>)
    2114:	4798      	blx	r3
    2116:	e040      	b.n	219a <STACK_SIZE+0x19a>
    2118:	20000484 	.word	0x20000484
    211c:	20000162 	.word	0x20000162
    2120:	00003795 	.word	0x00003795
    2124:	20000084 	.word	0x20000084
    2128:	200000a8 	.word	0x200000a8
    212c:	200000d4 	.word	0x200000d4
    2130:	200000b4 	.word	0x200000b4
    2134:	200000c0 	.word	0x200000c0
    2138:	20000164 	.word	0x20000164
    213c:	2000015c 	.word	0x2000015c
    2140:	00001c45 	.word	0x00001c45
    2144:	20000160 	.word	0x20000160
    2148:	000033c9 	.word	0x000033c9
    214c:	2000015a 	.word	0x2000015a
    2150:	00001c2d 	.word	0x00001c2d
    2154:	00004a05 	.word	0x00004a05
    2158:	000049f9 	.word	0x000049f9
    215c:	0000372d 	.word	0x0000372d
    2160:	00001d8d 	.word	0x00001d8d
    2164:	1fffffff 	.word	0x1fffffff
    2168:	00001d1d 	.word	0x00001d1d
    216c:	00001cb5 	.word	0x00001cb5
    2170:	00003509 	.word	0x00003509
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    2174:	4b39      	ldr	r3, [pc, #228]	; (225c <STACK_SIZE+0x25c>)
    2176:	88db      	ldrh	r3, [r3, #6]
    2178:	2b00      	cmp	r3, #0
    217a:	d138      	bne.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    217c:	4b37      	ldr	r3, [pc, #220]	; (225c <STACK_SIZE+0x25c>)
    217e:	885b      	ldrh	r3, [r3, #2]
    2180:	2b00      	cmp	r3, #0
    2182:	d134      	bne.n	21ee <STACK_SIZE+0x1ee>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    2184:	4c35      	ldr	r4, [pc, #212]	; (225c <STACK_SIZE+0x25c>)
    2186:	7920      	ldrb	r0, [r4, #4]
    2188:	4b35      	ldr	r3, [pc, #212]	; (2260 <STACK_SIZE+0x260>)
    218a:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    218c:	7920      	ldrb	r0, [r4, #4]
    218e:	4b35      	ldr	r3, [pc, #212]	; (2264 <STACK_SIZE+0x264>)
    2190:	4798      	blx	r3
    2192:	e002      	b.n	219a <STACK_SIZE+0x19a>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    2194:	2000      	movs	r0, #0
    2196:	e000      	b.n	219a <STACK_SIZE+0x19a>
				break;
			}
		}
#endif
	}
	return false;
    2198:	2000      	movs	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    219a:	2800      	cmp	r0, #0
    219c:	d15c      	bne.n	2258 <STACK_SIZE+0x258>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    219e:	4b2f      	ldr	r3, [pc, #188]	; (225c <STACK_SIZE+0x25c>)
    21a0:	781b      	ldrb	r3, [r3, #0]
    21a2:	221f      	movs	r2, #31
    21a4:	4013      	ands	r3, r2
    21a6:	2b01      	cmp	r3, #1
    21a8:	d121      	bne.n	21ee <STACK_SIZE+0x1ee>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    21aa:	4b2f      	ldr	r3, [pc, #188]	; (2268 <STACK_SIZE+0x268>)
    21ac:	781b      	ldrb	r3, [r3, #0]
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    21ae:	2000      	movs	r0, #0
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    21b0:	2b00      	cmp	r3, #0
    21b2:	d051      	beq.n	2258 <STACK_SIZE+0x258>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    21b4:	4b29      	ldr	r3, [pc, #164]	; (225c <STACK_SIZE+0x25c>)
    21b6:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    21b8:	4b2c      	ldr	r3, [pc, #176]	; (226c <STACK_SIZE+0x26c>)
    21ba:	681d      	ldr	r5, [r3, #0]
    21bc:	682b      	ldr	r3, [r5, #0]
    21be:	791b      	ldrb	r3, [r3, #4]
    21c0:	42a3      	cmp	r3, r4
    21c2:	d949      	bls.n	2258 <STACK_SIZE+0x258>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    21c4:	2100      	movs	r1, #0
    21c6:	0020      	movs	r0, r4
    21c8:	4b29      	ldr	r3, [pc, #164]	; (2270 <STACK_SIZE+0x270>)
    21ca:	4798      	blx	r3
    21cc:	2800      	cmp	r0, #0
    21ce:	d00e      	beq.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    21d0:	686b      	ldr	r3, [r5, #4]
    21d2:	00a2      	lsls	r2, r4, #2
    21d4:	58d5      	ldr	r5, [r2, r3]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    21d6:	68eb      	ldr	r3, [r5, #12]
    21d8:	4798      	blx	r3
    21da:	0001      	movs	r1, r0
    21dc:	0020      	movs	r0, r4
    21de:	4b24      	ldr	r3, [pc, #144]	; (2270 <STACK_SIZE+0x270>)
    21e0:	4798      	blx	r3
    21e2:	2800      	cmp	r0, #0
    21e4:	d003      	beq.n	21ee <STACK_SIZE+0x1ee>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    21e6:	68ab      	ldr	r3, [r5, #8]
    21e8:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    21ea:	2800      	cmp	r0, #0
    21ec:	d134      	bne.n	2258 <STACK_SIZE+0x258>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    21ee:	4b1b      	ldr	r3, [pc, #108]	; (225c <STACK_SIZE+0x25c>)
    21f0:	781b      	ldrb	r3, [r3, #0]
    21f2:	221f      	movs	r2, #31
    21f4:	4013      	ands	r3, r2
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    21f6:	2000      	movs	r0, #0
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    21f8:	2b02      	cmp	r3, #2
    21fa:	d12d      	bne.n	2258 <STACK_SIZE+0x258>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    21fc:	4b1a      	ldr	r3, [pc, #104]	; (2268 <STACK_SIZE+0x268>)
    21fe:	781b      	ldrb	r3, [r3, #0]
    2200:	2b00      	cmp	r3, #0
    2202:	d029      	beq.n	2258 <STACK_SIZE+0x258>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2204:	4b19      	ldr	r3, [pc, #100]	; (226c <STACK_SIZE+0x26c>)
    2206:	681b      	ldr	r3, [r3, #0]
    2208:	681a      	ldr	r2, [r3, #0]
    220a:	7912      	ldrb	r2, [r2, #4]
    220c:	2a00      	cmp	r2, #0
    220e:	d018      	beq.n	2242 <STACK_SIZE+0x242>
    2210:	2500      	movs	r5, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    2212:	4e17      	ldr	r6, [pc, #92]	; (2270 <STACK_SIZE+0x270>)
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2214:	4f15      	ldr	r7, [pc, #84]	; (226c <STACK_SIZE+0x26c>)
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    2216:	685b      	ldr	r3, [r3, #4]
    2218:	00aa      	lsls	r2, r5, #2
    221a:	58d4      	ldr	r4, [r2, r3]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    221c:	68e3      	ldr	r3, [r4, #12]
    221e:	4798      	blx	r3
    2220:	0001      	movs	r1, r0
    2222:	0028      	movs	r0, r5
    2224:	47b0      	blx	r6
    2226:	2800      	cmp	r0, #0
    2228:	d016      	beq.n	2258 <STACK_SIZE+0x258>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    222a:	68a3      	ldr	r3, [r4, #8]
    222c:	4798      	blx	r3
    222e:	2800      	cmp	r0, #0
    2230:	d112      	bne.n	2258 <STACK_SIZE+0x258>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    2232:	3501      	adds	r5, #1
    2234:	b2ed      	uxtb	r5, r5
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2236:	683b      	ldr	r3, [r7, #0]
    2238:	681a      	ldr	r2, [r3, #0]
    223a:	7912      	ldrb	r2, [r2, #4]
    223c:	42aa      	cmp	r2, r5
    223e:	d8ea      	bhi.n	2216 <STACK_SIZE+0x216>
    2240:	e00a      	b.n	2258 <STACK_SIZE+0x258>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    2242:	2000      	movs	r0, #0
    2244:	e008      	b.n	2258 <STACK_SIZE+0x258>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    2246:	2260      	movs	r2, #96	; 0x60
    2248:	421a      	tst	r2, r3
    224a:	d1a8      	bne.n	219e <STACK_SIZE+0x19e>
    224c:	e6b9      	b.n	1fc2 <udc_process_setup+0x19a>
    224e:	2160      	movs	r1, #96	; 0x60
    2250:	4219      	tst	r1, r3
    2252:	d1a4      	bne.n	219e <STACK_SIZE+0x19e>
    2254:	e5fa      	b.n	1e4c <udc_process_setup+0x24>
		if (udc_reqstd()) {
			return true;
    2256:	2001      	movs	r0, #1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    2258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    225a:	46c0      	nop			; (mov r8, r8)
    225c:	20000484 	.word	0x20000484
    2260:	0000321d 	.word	0x0000321d
    2264:	000033dd 	.word	0x000033dd
    2268:	20000164 	.word	0x20000164
    226c:	2000015c 	.word	0x2000015c
    2270:	00001c45 	.word	0x00001c45

00002274 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2274:	4b0c      	ldr	r3, [pc, #48]	; (22a8 <cpu_irq_enter_critical+0x34>)
    2276:	681b      	ldr	r3, [r3, #0]
    2278:	2b00      	cmp	r3, #0
    227a:	d110      	bne.n	229e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    227c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2280:	2b00      	cmp	r3, #0
    2282:	d109      	bne.n	2298 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2284:	b672      	cpsid	i
    2286:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    228a:	2200      	movs	r2, #0
    228c:	4b07      	ldr	r3, [pc, #28]	; (22ac <cpu_irq_enter_critical+0x38>)
    228e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2290:	3201      	adds	r2, #1
    2292:	4b07      	ldr	r3, [pc, #28]	; (22b0 <cpu_irq_enter_critical+0x3c>)
    2294:	701a      	strb	r2, [r3, #0]
    2296:	e002      	b.n	229e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2298:	2200      	movs	r2, #0
    229a:	4b05      	ldr	r3, [pc, #20]	; (22b0 <cpu_irq_enter_critical+0x3c>)
    229c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    229e:	4a02      	ldr	r2, [pc, #8]	; (22a8 <cpu_irq_enter_critical+0x34>)
    22a0:	6813      	ldr	r3, [r2, #0]
    22a2:	3301      	adds	r3, #1
    22a4:	6013      	str	r3, [r2, #0]
}
    22a6:	4770      	bx	lr
    22a8:	2000016c 	.word	0x2000016c
    22ac:	200000d8 	.word	0x200000d8
    22b0:	20000170 	.word	0x20000170

000022b4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    22b4:	4b08      	ldr	r3, [pc, #32]	; (22d8 <cpu_irq_leave_critical+0x24>)
    22b6:	681a      	ldr	r2, [r3, #0]
    22b8:	3a01      	subs	r2, #1
    22ba:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    22bc:	681b      	ldr	r3, [r3, #0]
    22be:	2b00      	cmp	r3, #0
    22c0:	d109      	bne.n	22d6 <cpu_irq_leave_critical+0x22>
    22c2:	4b06      	ldr	r3, [pc, #24]	; (22dc <cpu_irq_leave_critical+0x28>)
    22c4:	781b      	ldrb	r3, [r3, #0]
    22c6:	2b00      	cmp	r3, #0
    22c8:	d005      	beq.n	22d6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    22ca:	2201      	movs	r2, #1
    22cc:	4b04      	ldr	r3, [pc, #16]	; (22e0 <cpu_irq_leave_critical+0x2c>)
    22ce:	701a      	strb	r2, [r3, #0]
    22d0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    22d4:	b662      	cpsie	i
	}
}
    22d6:	4770      	bx	lr
    22d8:	2000016c 	.word	0x2000016c
    22dc:	20000170 	.word	0x20000170
    22e0:	200000d8 	.word	0x200000d8

000022e4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    22e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    22e6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    22e8:	ac01      	add	r4, sp, #4
    22ea:	2501      	movs	r5, #1
    22ec:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    22ee:	2700      	movs	r7, #0
    22f0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    22f2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    22f4:	0021      	movs	r1, r4
    22f6:	2011      	movs	r0, #17
    22f8:	4e06      	ldr	r6, [pc, #24]	; (2314 <system_board_init+0x30>)
    22fa:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    22fc:	2280      	movs	r2, #128	; 0x80
    22fe:	0292      	lsls	r2, r2, #10
    2300:	4b05      	ldr	r3, [pc, #20]	; (2318 <system_board_init+0x34>)
    2302:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2304:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2306:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2308:	0021      	movs	r1, r4
    230a:	200f      	movs	r0, #15
    230c:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    230e:	b003      	add	sp, #12
    2310:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2312:	46c0      	nop			; (mov r8, r8)
    2314:	000024fd 	.word	0x000024fd
    2318:	41004400 	.word	0x41004400

0000231c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    231c:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    231e:	2a00      	cmp	r2, #0
    2320:	d10d      	bne.n	233e <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    2322:	008b      	lsls	r3, r1, #2
    2324:	4a07      	ldr	r2, [pc, #28]	; (2344 <extint_register_callback+0x28>)
    2326:	589b      	ldr	r3, [r3, r2]
    2328:	2b00      	cmp	r3, #0
    232a:	d103      	bne.n	2334 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    232c:	0089      	lsls	r1, r1, #2
    232e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    2330:	2300      	movs	r3, #0
    2332:	e004      	b.n	233e <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    2334:	4283      	cmp	r3, r0
    2336:	d001      	beq.n	233c <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    2338:	231d      	movs	r3, #29
    233a:	e000      	b.n	233e <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    233c:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    233e:	0018      	movs	r0, r3
    2340:	4770      	bx	lr
    2342:	46c0      	nop			; (mov r8, r8)
    2344:	2000029c 	.word	0x2000029c

00002348 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2348:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    234a:	2900      	cmp	r1, #0
    234c:	d107      	bne.n	235e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    234e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2350:	281f      	cmp	r0, #31
    2352:	d800      	bhi.n	2356 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2354:	4a03      	ldr	r2, [pc, #12]	; (2364 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    2356:	2301      	movs	r3, #1
    2358:	4083      	lsls	r3, r0
    235a:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    235c:	2300      	movs	r3, #0
}
    235e:	0018      	movs	r0, r3
    2360:	4770      	bx	lr
    2362:	46c0      	nop			; (mov r8, r8)
    2364:	40001800 	.word	0x40001800

00002368 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2368:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    236a:	2900      	cmp	r1, #0
    236c:	d107      	bne.n	237e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    236e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2370:	281f      	cmp	r0, #31
    2372:	d800      	bhi.n	2376 <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2374:	4a03      	ldr	r2, [pc, #12]	; (2384 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
    2376:	2301      	movs	r3, #1
    2378:	4083      	lsls	r3, r0
    237a:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    237c:	2300      	movs	r3, #0
}
    237e:	0018      	movs	r0, r3
    2380:	4770      	bx	lr
    2382:	46c0      	nop			; (mov r8, r8)
    2384:	40001800 	.word	0x40001800

00002388 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    2388:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    238a:	2200      	movs	r2, #0
    238c:	4b15      	ldr	r3, [pc, #84]	; (23e4 <EIC_Handler+0x5c>)
    238e:	701a      	strb	r2, [r3, #0]
    2390:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2392:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2394:	4e14      	ldr	r6, [pc, #80]	; (23e8 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2396:	4c13      	ldr	r4, [pc, #76]	; (23e4 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2398:	2b1f      	cmp	r3, #31
    239a:	d919      	bls.n	23d0 <EIC_Handler+0x48>
    239c:	e00f      	b.n	23be <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    239e:	2100      	movs	r1, #0
    23a0:	e000      	b.n	23a4 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    23a2:	4912      	ldr	r1, [pc, #72]	; (23ec <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    23a4:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    23a6:	009b      	lsls	r3, r3, #2
    23a8:	599b      	ldr	r3, [r3, r6]
    23aa:	2b00      	cmp	r3, #0
    23ac:	d000      	beq.n	23b0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    23ae:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    23b0:	7823      	ldrb	r3, [r4, #0]
    23b2:	3301      	adds	r3, #1
    23b4:	b2db      	uxtb	r3, r3
    23b6:	7023      	strb	r3, [r4, #0]
    23b8:	2b0f      	cmp	r3, #15
    23ba:	d9ed      	bls.n	2398 <EIC_Handler+0x10>
    23bc:	e011      	b.n	23e2 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    23be:	0029      	movs	r1, r5
    23c0:	4019      	ands	r1, r3
    23c2:	2201      	movs	r2, #1
    23c4:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    23c6:	2100      	movs	r1, #0
    23c8:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    23ca:	4211      	tst	r1, r2
    23cc:	d1e7      	bne.n	239e <EIC_Handler+0x16>
    23ce:	e7ef      	b.n	23b0 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    23d0:	0029      	movs	r1, r5
    23d2:	4019      	ands	r1, r3
    23d4:	2201      	movs	r2, #1
    23d6:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    23d8:	4904      	ldr	r1, [pc, #16]	; (23ec <EIC_Handler+0x64>)
    23da:	6909      	ldr	r1, [r1, #16]
    23dc:	4211      	tst	r1, r2
    23de:	d1e0      	bne.n	23a2 <EIC_Handler+0x1a>
    23e0:	e7e6      	b.n	23b0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    23e2:	bd70      	pop	{r4, r5, r6, pc}
    23e4:	20000299 	.word	0x20000299
    23e8:	2000029c 	.word	0x2000029c
    23ec:	40001800 	.word	0x40001800

000023f0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    23f0:	4a04      	ldr	r2, [pc, #16]	; (2404 <_extint_enable+0x14>)
    23f2:	7811      	ldrb	r1, [r2, #0]
    23f4:	2302      	movs	r3, #2
    23f6:	430b      	orrs	r3, r1
    23f8:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    23fa:	7853      	ldrb	r3, [r2, #1]
    23fc:	b25b      	sxtb	r3, r3
    23fe:	2b00      	cmp	r3, #0
    2400:	dbfb      	blt.n	23fa <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    2402:	4770      	bx	lr
    2404:	40001800 	.word	0x40001800

00002408 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    2408:	b500      	push	{lr}
    240a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    240c:	4a12      	ldr	r2, [pc, #72]	; (2458 <_system_extint_init+0x50>)
    240e:	6991      	ldr	r1, [r2, #24]
    2410:	2340      	movs	r3, #64	; 0x40
    2412:	430b      	orrs	r3, r1
    2414:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    2416:	a901      	add	r1, sp, #4
    2418:	2300      	movs	r3, #0
    241a:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    241c:	2005      	movs	r0, #5
    241e:	4b0f      	ldr	r3, [pc, #60]	; (245c <_system_extint_init+0x54>)
    2420:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    2422:	2005      	movs	r0, #5
    2424:	4b0e      	ldr	r3, [pc, #56]	; (2460 <_system_extint_init+0x58>)
    2426:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    2428:	4a0e      	ldr	r2, [pc, #56]	; (2464 <_system_extint_init+0x5c>)
    242a:	7811      	ldrb	r1, [r2, #0]
    242c:	2301      	movs	r3, #1
    242e:	430b      	orrs	r3, r1
    2430:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    2432:	7853      	ldrb	r3, [r2, #1]
    2434:	b25b      	sxtb	r3, r3
    2436:	2b00      	cmp	r3, #0
    2438:	dbfb      	blt.n	2432 <_system_extint_init+0x2a>
    243a:	4b0b      	ldr	r3, [pc, #44]	; (2468 <_system_extint_init+0x60>)
    243c:	0019      	movs	r1, r3
    243e:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    2440:	2200      	movs	r2, #0
    2442:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    2444:	4299      	cmp	r1, r3
    2446:	d1fc      	bne.n	2442 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2448:	2210      	movs	r2, #16
    244a:	4b08      	ldr	r3, [pc, #32]	; (246c <_system_extint_init+0x64>)
    244c:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    244e:	4b08      	ldr	r3, [pc, #32]	; (2470 <_system_extint_init+0x68>)
    2450:	4798      	blx	r3
}
    2452:	b003      	add	sp, #12
    2454:	bd00      	pop	{pc}
    2456:	46c0      	nop			; (mov r8, r8)
    2458:	40000400 	.word	0x40000400
    245c:	00002a4d 	.word	0x00002a4d
    2460:	000029c1 	.word	0x000029c1
    2464:	40001800 	.word	0x40001800
    2468:	2000029c 	.word	0x2000029c
    246c:	e000e100 	.word	0xe000e100
    2470:	000023f1 	.word	0x000023f1

00002474 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    2474:	2300      	movs	r3, #0
    2476:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    2478:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    247a:	2201      	movs	r2, #1
    247c:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    247e:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    2480:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    2482:	3302      	adds	r3, #2
    2484:	72c3      	strb	r3, [r0, #11]
}
    2486:	4770      	bx	lr

00002488 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    2488:	b5f0      	push	{r4, r5, r6, r7, lr}
    248a:	b083      	sub	sp, #12
    248c:	0005      	movs	r5, r0
    248e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2490:	a901      	add	r1, sp, #4
    2492:	2300      	movs	r3, #0
    2494:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2496:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    2498:	7923      	ldrb	r3, [r4, #4]
    249a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    249c:	7a23      	ldrb	r3, [r4, #8]
    249e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    24a0:	7820      	ldrb	r0, [r4, #0]
    24a2:	4b14      	ldr	r3, [pc, #80]	; (24f4 <extint_chan_set_config+0x6c>)
    24a4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    24a6:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    24a8:	2d1f      	cmp	r5, #31
    24aa:	d800      	bhi.n	24ae <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    24ac:	4812      	ldr	r0, [pc, #72]	; (24f8 <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    24ae:	2107      	movs	r1, #7
    24b0:	4029      	ands	r1, r5
    24b2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    24b4:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    24b6:	7aa3      	ldrb	r3, [r4, #10]
    24b8:	2b00      	cmp	r3, #0
    24ba:	d001      	beq.n	24c0 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    24bc:	2308      	movs	r3, #8
    24be:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    24c0:	08eb      	lsrs	r3, r5, #3
    24c2:	009b      	lsls	r3, r3, #2
    24c4:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    24c6:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    24c8:	270f      	movs	r7, #15
    24ca:	408f      	lsls	r7, r1
    24cc:	43be      	bics	r6, r7
    24ce:	408a      	lsls	r2, r1
    24d0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    24d2:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    24d4:	7a63      	ldrb	r3, [r4, #9]
    24d6:	2b00      	cmp	r3, #0
    24d8:	d005      	beq.n	24e6 <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    24da:	6942      	ldr	r2, [r0, #20]
    24dc:	2301      	movs	r3, #1
    24de:	40ab      	lsls	r3, r5
    24e0:	4313      	orrs	r3, r2
    24e2:	6143      	str	r3, [r0, #20]
    24e4:	e004      	b.n	24f0 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    24e6:	6943      	ldr	r3, [r0, #20]
    24e8:	2201      	movs	r2, #1
    24ea:	40aa      	lsls	r2, r5
    24ec:	4393      	bics	r3, r2
    24ee:	6143      	str	r3, [r0, #20]
	}
}
    24f0:	b003      	add	sp, #12
    24f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24f4:	00002b45 	.word	0x00002b45
    24f8:	40001800 	.word	0x40001800

000024fc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    24fc:	b500      	push	{lr}
    24fe:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2500:	ab01      	add	r3, sp, #4
    2502:	2280      	movs	r2, #128	; 0x80
    2504:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2506:	780a      	ldrb	r2, [r1, #0]
    2508:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    250a:	784a      	ldrb	r2, [r1, #1]
    250c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    250e:	788a      	ldrb	r2, [r1, #2]
    2510:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2512:	0019      	movs	r1, r3
    2514:	4b01      	ldr	r3, [pc, #4]	; (251c <port_pin_set_config+0x20>)
    2516:	4798      	blx	r3
}
    2518:	b003      	add	sp, #12
    251a:	bd00      	pop	{pc}
    251c:	00002b45 	.word	0x00002b45

00002520 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2520:	b510      	push	{r4, lr}
	switch (clock_source) {
    2522:	2808      	cmp	r0, #8
    2524:	d803      	bhi.n	252e <system_clock_source_get_hz+0xe>
    2526:	0080      	lsls	r0, r0, #2
    2528:	4b1b      	ldr	r3, [pc, #108]	; (2598 <system_clock_source_get_hz+0x78>)
    252a:	581b      	ldr	r3, [r3, r0]
    252c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    252e:	2000      	movs	r0, #0
    2530:	e030      	b.n	2594 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2532:	4b1a      	ldr	r3, [pc, #104]	; (259c <system_clock_source_get_hz+0x7c>)
    2534:	6918      	ldr	r0, [r3, #16]
    2536:	e02d      	b.n	2594 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2538:	4b19      	ldr	r3, [pc, #100]	; (25a0 <system_clock_source_get_hz+0x80>)
    253a:	6a1b      	ldr	r3, [r3, #32]
    253c:	059b      	lsls	r3, r3, #22
    253e:	0f9b      	lsrs	r3, r3, #30
    2540:	4818      	ldr	r0, [pc, #96]	; (25a4 <system_clock_source_get_hz+0x84>)
    2542:	40d8      	lsrs	r0, r3
    2544:	e026      	b.n	2594 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2546:	4b15      	ldr	r3, [pc, #84]	; (259c <system_clock_source_get_hz+0x7c>)
    2548:	6958      	ldr	r0, [r3, #20]
    254a:	e023      	b.n	2594 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    254c:	4b13      	ldr	r3, [pc, #76]	; (259c <system_clock_source_get_hz+0x7c>)
    254e:	681b      	ldr	r3, [r3, #0]
    2550:	2002      	movs	r0, #2
    2552:	4018      	ands	r0, r3
    2554:	d01e      	beq.n	2594 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2556:	4912      	ldr	r1, [pc, #72]	; (25a0 <system_clock_source_get_hz+0x80>)
    2558:	2210      	movs	r2, #16
    255a:	68cb      	ldr	r3, [r1, #12]
    255c:	421a      	tst	r2, r3
    255e:	d0fc      	beq.n	255a <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2560:	4b0e      	ldr	r3, [pc, #56]	; (259c <system_clock_source_get_hz+0x7c>)
    2562:	681b      	ldr	r3, [r3, #0]
    2564:	075b      	lsls	r3, r3, #29
    2566:	d514      	bpl.n	2592 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2568:	2000      	movs	r0, #0
    256a:	4b0f      	ldr	r3, [pc, #60]	; (25a8 <system_clock_source_get_hz+0x88>)
    256c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    256e:	4b0b      	ldr	r3, [pc, #44]	; (259c <system_clock_source_get_hz+0x7c>)
    2570:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2572:	041b      	lsls	r3, r3, #16
    2574:	0c1b      	lsrs	r3, r3, #16
    2576:	4358      	muls	r0, r3
    2578:	e00c      	b.n	2594 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    257a:	2350      	movs	r3, #80	; 0x50
    257c:	4a08      	ldr	r2, [pc, #32]	; (25a0 <system_clock_source_get_hz+0x80>)
    257e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2580:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2582:	075b      	lsls	r3, r3, #29
    2584:	d506      	bpl.n	2594 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2586:	4b05      	ldr	r3, [pc, #20]	; (259c <system_clock_source_get_hz+0x7c>)
    2588:	68d8      	ldr	r0, [r3, #12]
    258a:	e003      	b.n	2594 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    258c:	2080      	movs	r0, #128	; 0x80
    258e:	0200      	lsls	r0, r0, #8
    2590:	e000      	b.n	2594 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2592:	4806      	ldr	r0, [pc, #24]	; (25ac <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2594:	bd10      	pop	{r4, pc}
    2596:	46c0      	nop			; (mov r8, r8)
    2598:	00004e2c 	.word	0x00004e2c
    259c:	20000174 	.word	0x20000174
    25a0:	40000800 	.word	0x40000800
    25a4:	007a1200 	.word	0x007a1200
    25a8:	00002a69 	.word	0x00002a69
    25ac:	02dc6c00 	.word	0x02dc6c00

000025b0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    25b0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    25b2:	4c0c      	ldr	r4, [pc, #48]	; (25e4 <system_clock_source_osc8m_set_config+0x34>)
    25b4:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    25b6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    25b8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    25ba:	7842      	ldrb	r2, [r0, #1]
    25bc:	2001      	movs	r0, #1
    25be:	4002      	ands	r2, r0
    25c0:	0192      	lsls	r2, r2, #6
    25c2:	2640      	movs	r6, #64	; 0x40
    25c4:	43b3      	bics	r3, r6
    25c6:	4313      	orrs	r3, r2
    25c8:	0002      	movs	r2, r0
    25ca:	402a      	ands	r2, r5
    25cc:	01d2      	lsls	r2, r2, #7
    25ce:	307f      	adds	r0, #127	; 0x7f
    25d0:	4383      	bics	r3, r0
    25d2:	4313      	orrs	r3, r2
    25d4:	2203      	movs	r2, #3
    25d6:	400a      	ands	r2, r1
    25d8:	0212      	lsls	r2, r2, #8
    25da:	4903      	ldr	r1, [pc, #12]	; (25e8 <system_clock_source_osc8m_set_config+0x38>)
    25dc:	400b      	ands	r3, r1
    25de:	4313      	orrs	r3, r2
    25e0:	6223      	str	r3, [r4, #32]
}
    25e2:	bd70      	pop	{r4, r5, r6, pc}
    25e4:	40000800 	.word	0x40000800
    25e8:	fffffcff 	.word	0xfffffcff

000025ec <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    25ec:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    25ee:	7a03      	ldrb	r3, [r0, #8]
    25f0:	069b      	lsls	r3, r3, #26
    25f2:	0c1a      	lsrs	r2, r3, #16
    25f4:	8943      	ldrh	r3, [r0, #10]
    25f6:	059b      	lsls	r3, r3, #22
    25f8:	0d9b      	lsrs	r3, r3, #22
    25fa:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    25fc:	4c19      	ldr	r4, [pc, #100]	; (2664 <system_clock_source_dfll_set_config+0x78>)
    25fe:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2600:	7981      	ldrb	r1, [r0, #6]
    2602:	79c3      	ldrb	r3, [r0, #7]
    2604:	4319      	orrs	r1, r3
    2606:	8843      	ldrh	r3, [r0, #2]
    2608:	8882      	ldrh	r2, [r0, #4]
    260a:	4313      	orrs	r3, r2
    260c:	430b      	orrs	r3, r1
    260e:	7842      	ldrb	r2, [r0, #1]
    2610:	01d2      	lsls	r2, r2, #7
    2612:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2614:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2616:	7803      	ldrb	r3, [r0, #0]
    2618:	2b04      	cmp	r3, #4
    261a:	d10f      	bne.n	263c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    261c:	7b03      	ldrb	r3, [r0, #12]
    261e:	069b      	lsls	r3, r3, #26
    2620:	8a02      	ldrh	r2, [r0, #16]
    2622:	4313      	orrs	r3, r2
    2624:	0019      	movs	r1, r3
    2626:	89c3      	ldrh	r3, [r0, #14]
    2628:	041b      	lsls	r3, r3, #16
    262a:	4a0f      	ldr	r2, [pc, #60]	; (2668 <system_clock_source_dfll_set_config+0x7c>)
    262c:	4013      	ands	r3, r2
    262e:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2630:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2632:	6821      	ldr	r1, [r4, #0]
    2634:	2304      	movs	r3, #4
    2636:	430b      	orrs	r3, r1
    2638:	6023      	str	r3, [r4, #0]
    263a:	e011      	b.n	2660 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    263c:	2b20      	cmp	r3, #32
    263e:	d10f      	bne.n	2660 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2640:	7b03      	ldrb	r3, [r0, #12]
    2642:	069b      	lsls	r3, r3, #26
    2644:	8a02      	ldrh	r2, [r0, #16]
    2646:	4313      	orrs	r3, r2
    2648:	0019      	movs	r1, r3
    264a:	89c3      	ldrh	r3, [r0, #14]
    264c:	041b      	lsls	r3, r3, #16
    264e:	4a06      	ldr	r2, [pc, #24]	; (2668 <system_clock_source_dfll_set_config+0x7c>)
    2650:	4013      	ands	r3, r2
    2652:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2654:	4a03      	ldr	r2, [pc, #12]	; (2664 <system_clock_source_dfll_set_config+0x78>)
    2656:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2658:	6813      	ldr	r3, [r2, #0]
    265a:	4904      	ldr	r1, [pc, #16]	; (266c <system_clock_source_dfll_set_config+0x80>)
    265c:	430b      	orrs	r3, r1
    265e:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2660:	bd10      	pop	{r4, pc}
    2662:	46c0      	nop			; (mov r8, r8)
    2664:	20000174 	.word	0x20000174
    2668:	03ff0000 	.word	0x03ff0000
    266c:	00000424 	.word	0x00000424

00002670 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2670:	2808      	cmp	r0, #8
    2672:	d803      	bhi.n	267c <system_clock_source_enable+0xc>
    2674:	0080      	lsls	r0, r0, #2
    2676:	4b25      	ldr	r3, [pc, #148]	; (270c <system_clock_source_enable+0x9c>)
    2678:	581b      	ldr	r3, [r3, r0]
    267a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    267c:	2017      	movs	r0, #23
    267e:	e044      	b.n	270a <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2680:	4a23      	ldr	r2, [pc, #140]	; (2710 <system_clock_source_enable+0xa0>)
    2682:	6a11      	ldr	r1, [r2, #32]
    2684:	2302      	movs	r3, #2
    2686:	430b      	orrs	r3, r1
    2688:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    268a:	2000      	movs	r0, #0
    268c:	e03d      	b.n	270a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    268e:	4a20      	ldr	r2, [pc, #128]	; (2710 <system_clock_source_enable+0xa0>)
    2690:	6991      	ldr	r1, [r2, #24]
    2692:	2302      	movs	r3, #2
    2694:	430b      	orrs	r3, r1
    2696:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2698:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    269a:	e036      	b.n	270a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    269c:	4a1c      	ldr	r2, [pc, #112]	; (2710 <system_clock_source_enable+0xa0>)
    269e:	8a11      	ldrh	r1, [r2, #16]
    26a0:	2302      	movs	r3, #2
    26a2:	430b      	orrs	r3, r1
    26a4:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    26a6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    26a8:	e02f      	b.n	270a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    26aa:	4a19      	ldr	r2, [pc, #100]	; (2710 <system_clock_source_enable+0xa0>)
    26ac:	8a91      	ldrh	r1, [r2, #20]
    26ae:	2302      	movs	r3, #2
    26b0:	430b      	orrs	r3, r1
    26b2:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    26b4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    26b6:	e028      	b.n	270a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    26b8:	4916      	ldr	r1, [pc, #88]	; (2714 <system_clock_source_enable+0xa4>)
    26ba:	680b      	ldr	r3, [r1, #0]
    26bc:	2202      	movs	r2, #2
    26be:	4313      	orrs	r3, r2
    26c0:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    26c2:	4b13      	ldr	r3, [pc, #76]	; (2710 <system_clock_source_enable+0xa0>)
    26c4:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    26c6:	0019      	movs	r1, r3
    26c8:	320e      	adds	r2, #14
    26ca:	68cb      	ldr	r3, [r1, #12]
    26cc:	421a      	tst	r2, r3
    26ce:	d0fc      	beq.n	26ca <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    26d0:	4a10      	ldr	r2, [pc, #64]	; (2714 <system_clock_source_enable+0xa4>)
    26d2:	6891      	ldr	r1, [r2, #8]
    26d4:	4b0e      	ldr	r3, [pc, #56]	; (2710 <system_clock_source_enable+0xa0>)
    26d6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    26d8:	6852      	ldr	r2, [r2, #4]
    26da:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    26dc:	2200      	movs	r2, #0
    26de:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    26e0:	0019      	movs	r1, r3
    26e2:	3210      	adds	r2, #16
    26e4:	68cb      	ldr	r3, [r1, #12]
    26e6:	421a      	tst	r2, r3
    26e8:	d0fc      	beq.n	26e4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    26ea:	4b0a      	ldr	r3, [pc, #40]	; (2714 <system_clock_source_enable+0xa4>)
    26ec:	681b      	ldr	r3, [r3, #0]
    26ee:	b29b      	uxth	r3, r3
    26f0:	4a07      	ldr	r2, [pc, #28]	; (2710 <system_clock_source_enable+0xa0>)
    26f2:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    26f4:	2000      	movs	r0, #0
    26f6:	e008      	b.n	270a <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    26f8:	4905      	ldr	r1, [pc, #20]	; (2710 <system_clock_source_enable+0xa0>)
    26fa:	2244      	movs	r2, #68	; 0x44
    26fc:	5c88      	ldrb	r0, [r1, r2]
    26fe:	2302      	movs	r3, #2
    2700:	4303      	orrs	r3, r0
    2702:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2704:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2706:	e000      	b.n	270a <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2708:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    270a:	4770      	bx	lr
    270c:	00004e50 	.word	0x00004e50
    2710:	40000800 	.word	0x40000800
    2714:	20000174 	.word	0x20000174

00002718 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2718:	b530      	push	{r4, r5, lr}
    271a:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    271c:	22c2      	movs	r2, #194	; 0xc2
    271e:	00d2      	lsls	r2, r2, #3
    2720:	4b2f      	ldr	r3, [pc, #188]	; (27e0 <system_clock_init+0xc8>)
    2722:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2724:	492f      	ldr	r1, [pc, #188]	; (27e4 <system_clock_init+0xcc>)
    2726:	684b      	ldr	r3, [r1, #4]
    2728:	221e      	movs	r2, #30
    272a:	4393      	bics	r3, r2
    272c:	3a1a      	subs	r2, #26
    272e:	4313      	orrs	r3, r2
    2730:	604b      	str	r3, [r1, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2732:	3a03      	subs	r2, #3
    2734:	ab01      	add	r3, sp, #4
    2736:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2738:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    273a:	4d2b      	ldr	r5, [pc, #172]	; (27e8 <system_clock_init+0xd0>)
    273c:	b2e0      	uxtb	r0, r4
    273e:	a901      	add	r1, sp, #4
    2740:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2742:	3401      	adds	r4, #1
    2744:	2c25      	cmp	r4, #37	; 0x25
    2746:	d1f9      	bne.n	273c <system_clock_init+0x24>
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2748:	ab05      	add	r3, sp, #20
    274a:	2200      	movs	r2, #0
    274c:	2100      	movs	r1, #0
    274e:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2750:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2752:	71da      	strb	r2, [r3, #7]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2754:	3120      	adds	r1, #32
    2756:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2758:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    275a:	4b24      	ldr	r3, [pc, #144]	; (27ec <system_clock_init+0xd4>)
    275c:	681b      	ldr	r3, [r3, #0]
    275e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2760:	2b3f      	cmp	r3, #63	; 0x3f
    2762:	d100      	bne.n	2766 <system_clock_init+0x4e>
		coarse = 0x1f;
    2764:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    2766:	a805      	add	r0, sp, #20
    2768:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    276a:	2307      	movs	r3, #7
    276c:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
		dfll_conf.fine_max_step   = 10; 
    276e:	3303      	adds	r3, #3
    2770:	81c3      	strh	r3, [r0, #14]
		dfll_conf.fine_value   = 0x1ff;
    2772:	4b1f      	ldr	r3, [pc, #124]	; (27f0 <system_clock_init+0xd8>)
    2774:	8143      	strh	r3, [r0, #10]
		dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
		dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
		dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
    2776:	3bff      	subs	r3, #255	; 0xff
    2778:	8083      	strh	r3, [r0, #4]

		dfll_conf.multiply_factor = 48000;
    277a:	4b1e      	ldr	r3, [pc, #120]	; (27f4 <system_clock_init+0xdc>)
    277c:	8203      	strh	r3, [r0, #16]
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    277e:	4b1e      	ldr	r3, [pc, #120]	; (27f8 <system_clock_init+0xe0>)
    2780:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2782:	a804      	add	r0, sp, #16
    2784:	2300      	movs	r3, #0
    2786:	7043      	strb	r3, [r0, #1]
	config->on_demand       = true;
    2788:	2201      	movs	r2, #1
    278a:	7082      	strb	r2, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    278c:	7003      	strb	r3, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    278e:	4b1b      	ldr	r3, [pc, #108]	; (27fc <system_clock_init+0xe4>)
    2790:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2792:	2006      	movs	r0, #6
    2794:	4c1a      	ldr	r4, [pc, #104]	; (2800 <system_clock_init+0xe8>)
    2796:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2798:	4b1a      	ldr	r3, [pc, #104]	; (2804 <system_clock_init+0xec>)
    279a:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    279c:	2007      	movs	r0, #7
    279e:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    27a0:	490f      	ldr	r1, [pc, #60]	; (27e0 <system_clock_init+0xc8>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    27a2:	2210      	movs	r2, #16

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    27a4:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    27a6:	421a      	tst	r2, r3
    27a8:	d0fc      	beq.n	27a4 <system_clock_init+0x8c>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    27aa:	4a0d      	ldr	r2, [pc, #52]	; (27e0 <system_clock_init+0xc8>)
    27ac:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    27ae:	2380      	movs	r3, #128	; 0x80
    27b0:	430b      	orrs	r3, r1
    27b2:	8493      	strh	r3, [r2, #36]	; 0x24
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    27b4:	4a14      	ldr	r2, [pc, #80]	; (2808 <system_clock_init+0xf0>)
    27b6:	2300      	movs	r3, #0
    27b8:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    27ba:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    27bc:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    27be:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    27c0:	a901      	add	r1, sp, #4
    27c2:	2201      	movs	r2, #1
    27c4:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    27c6:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    27c8:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    27ca:	3307      	adds	r3, #7
    27cc:	700b      	strb	r3, [r1, #0]
    27ce:	720a      	strb	r2, [r1, #8]
    27d0:	2000      	movs	r0, #0
    27d2:	4b0e      	ldr	r3, [pc, #56]	; (280c <system_clock_init+0xf4>)
    27d4:	4798      	blx	r3
    27d6:	2000      	movs	r0, #0
    27d8:	4b0d      	ldr	r3, [pc, #52]	; (2810 <system_clock_init+0xf8>)
    27da:	4798      	blx	r3
#endif
}
    27dc:	b00b      	add	sp, #44	; 0x2c
    27de:	bd30      	pop	{r4, r5, pc}
    27e0:	40000800 	.word	0x40000800
    27e4:	41004000 	.word	0x41004000
    27e8:	00002a4d 	.word	0x00002a4d
    27ec:	00806024 	.word	0x00806024
    27f0:	000001ff 	.word	0x000001ff
    27f4:	ffffbb80 	.word	0xffffbb80
    27f8:	000025ed 	.word	0x000025ed
    27fc:	000025b1 	.word	0x000025b1
    2800:	00002671 	.word	0x00002671
    2804:	00002815 	.word	0x00002815
    2808:	40000400 	.word	0x40000400
    280c:	00002839 	.word	0x00002839
    2810:	000028f1 	.word	0x000028f1

00002814 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2814:	4a06      	ldr	r2, [pc, #24]	; (2830 <system_gclk_init+0x1c>)
    2816:	6991      	ldr	r1, [r2, #24]
    2818:	2308      	movs	r3, #8
    281a:	430b      	orrs	r3, r1
    281c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    281e:	2201      	movs	r2, #1
    2820:	4b04      	ldr	r3, [pc, #16]	; (2834 <system_gclk_init+0x20>)
    2822:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2824:	0019      	movs	r1, r3
    2826:	780b      	ldrb	r3, [r1, #0]
    2828:	4213      	tst	r3, r2
    282a:	d1fc      	bne.n	2826 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    282c:	4770      	bx	lr
    282e:	46c0      	nop			; (mov r8, r8)
    2830:	40000400 	.word	0x40000400
    2834:	40000c00 	.word	0x40000c00

00002838 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2838:	b570      	push	{r4, r5, r6, lr}
    283a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    283c:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    283e:	780c      	ldrb	r4, [r1, #0]
    2840:	0224      	lsls	r4, r4, #8
    2842:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2844:	784b      	ldrb	r3, [r1, #1]
    2846:	2b00      	cmp	r3, #0
    2848:	d002      	beq.n	2850 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    284a:	2380      	movs	r3, #128	; 0x80
    284c:	02db      	lsls	r3, r3, #11
    284e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2850:	7a4b      	ldrb	r3, [r1, #9]
    2852:	2b00      	cmp	r3, #0
    2854:	d002      	beq.n	285c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2856:	2380      	movs	r3, #128	; 0x80
    2858:	031b      	lsls	r3, r3, #12
    285a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    285c:	6848      	ldr	r0, [r1, #4]
    285e:	2801      	cmp	r0, #1
    2860:	d918      	bls.n	2894 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2862:	1e43      	subs	r3, r0, #1
    2864:	4218      	tst	r0, r3
    2866:	d110      	bne.n	288a <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2868:	2802      	cmp	r0, #2
    286a:	d906      	bls.n	287a <system_gclk_gen_set_config+0x42>
    286c:	2302      	movs	r3, #2
    286e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2870:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2872:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2874:	4298      	cmp	r0, r3
    2876:	d8fb      	bhi.n	2870 <system_gclk_gen_set_config+0x38>
    2878:	e000      	b.n	287c <system_gclk_gen_set_config+0x44>
    287a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    287c:	0212      	lsls	r2, r2, #8
    287e:	4332      	orrs	r2, r6
    2880:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2882:	2380      	movs	r3, #128	; 0x80
    2884:	035b      	lsls	r3, r3, #13
    2886:	431c      	orrs	r4, r3
    2888:	e004      	b.n	2894 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    288a:	0205      	lsls	r5, r0, #8
    288c:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    288e:	2380      	movs	r3, #128	; 0x80
    2890:	029b      	lsls	r3, r3, #10
    2892:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2894:	7a0b      	ldrb	r3, [r1, #8]
    2896:	2b00      	cmp	r3, #0
    2898:	d002      	beq.n	28a0 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    289a:	2380      	movs	r3, #128	; 0x80
    289c:	039b      	lsls	r3, r3, #14
    289e:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28a0:	4a0f      	ldr	r2, [pc, #60]	; (28e0 <system_gclk_gen_set_config+0xa8>)
    28a2:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    28a4:	b25b      	sxtb	r3, r3
    28a6:	2b00      	cmp	r3, #0
    28a8:	dbfb      	blt.n	28a2 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    28aa:	4b0e      	ldr	r3, [pc, #56]	; (28e4 <system_gclk_gen_set_config+0xac>)
    28ac:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    28ae:	4b0e      	ldr	r3, [pc, #56]	; (28e8 <system_gclk_gen_set_config+0xb0>)
    28b0:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28b2:	4a0b      	ldr	r2, [pc, #44]	; (28e0 <system_gclk_gen_set_config+0xa8>)
    28b4:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    28b6:	b25b      	sxtb	r3, r3
    28b8:	2b00      	cmp	r3, #0
    28ba:	dbfb      	blt.n	28b4 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    28bc:	4b08      	ldr	r3, [pc, #32]	; (28e0 <system_gclk_gen_set_config+0xa8>)
    28be:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28c0:	001a      	movs	r2, r3
    28c2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    28c4:	b25b      	sxtb	r3, r3
    28c6:	2b00      	cmp	r3, #0
    28c8:	dbfb      	blt.n	28c2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    28ca:	4a05      	ldr	r2, [pc, #20]	; (28e0 <system_gclk_gen_set_config+0xa8>)
    28cc:	6851      	ldr	r1, [r2, #4]
    28ce:	2380      	movs	r3, #128	; 0x80
    28d0:	025b      	lsls	r3, r3, #9
    28d2:	400b      	ands	r3, r1
    28d4:	431c      	orrs	r4, r3
    28d6:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    28d8:	4b04      	ldr	r3, [pc, #16]	; (28ec <system_gclk_gen_set_config+0xb4>)
    28da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    28dc:	bd70      	pop	{r4, r5, r6, pc}
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	40000c00 	.word	0x40000c00
    28e4:	00002275 	.word	0x00002275
    28e8:	40000c08 	.word	0x40000c08
    28ec:	000022b5 	.word	0x000022b5

000028f0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    28f0:	b510      	push	{r4, lr}
    28f2:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28f4:	4a0b      	ldr	r2, [pc, #44]	; (2924 <system_gclk_gen_enable+0x34>)
    28f6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    28f8:	b25b      	sxtb	r3, r3
    28fa:	2b00      	cmp	r3, #0
    28fc:	dbfb      	blt.n	28f6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    28fe:	4b0a      	ldr	r3, [pc, #40]	; (2928 <system_gclk_gen_enable+0x38>)
    2900:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2902:	4b0a      	ldr	r3, [pc, #40]	; (292c <system_gclk_gen_enable+0x3c>)
    2904:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2906:	4a07      	ldr	r2, [pc, #28]	; (2924 <system_gclk_gen_enable+0x34>)
    2908:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    290a:	b25b      	sxtb	r3, r3
    290c:	2b00      	cmp	r3, #0
    290e:	dbfb      	blt.n	2908 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2910:	4a04      	ldr	r2, [pc, #16]	; (2924 <system_gclk_gen_enable+0x34>)
    2912:	6853      	ldr	r3, [r2, #4]
    2914:	2180      	movs	r1, #128	; 0x80
    2916:	0249      	lsls	r1, r1, #9
    2918:	430b      	orrs	r3, r1
    291a:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    291c:	4b04      	ldr	r3, [pc, #16]	; (2930 <system_gclk_gen_enable+0x40>)
    291e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2920:	bd10      	pop	{r4, pc}
    2922:	46c0      	nop			; (mov r8, r8)
    2924:	40000c00 	.word	0x40000c00
    2928:	00002275 	.word	0x00002275
    292c:	40000c04 	.word	0x40000c04
    2930:	000022b5 	.word	0x000022b5

00002934 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2934:	b570      	push	{r4, r5, r6, lr}
    2936:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2938:	4a1a      	ldr	r2, [pc, #104]	; (29a4 <system_gclk_gen_get_hz+0x70>)
    293a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    293c:	b25b      	sxtb	r3, r3
    293e:	2b00      	cmp	r3, #0
    2940:	dbfb      	blt.n	293a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2942:	4b19      	ldr	r3, [pc, #100]	; (29a8 <system_gclk_gen_get_hz+0x74>)
    2944:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2946:	4b19      	ldr	r3, [pc, #100]	; (29ac <system_gclk_gen_get_hz+0x78>)
    2948:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    294a:	4a16      	ldr	r2, [pc, #88]	; (29a4 <system_gclk_gen_get_hz+0x70>)
    294c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    294e:	b25b      	sxtb	r3, r3
    2950:	2b00      	cmp	r3, #0
    2952:	dbfb      	blt.n	294c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2954:	4e13      	ldr	r6, [pc, #76]	; (29a4 <system_gclk_gen_get_hz+0x70>)
    2956:	6870      	ldr	r0, [r6, #4]
    2958:	04c0      	lsls	r0, r0, #19
    295a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    295c:	4b14      	ldr	r3, [pc, #80]	; (29b0 <system_gclk_gen_get_hz+0x7c>)
    295e:	4798      	blx	r3
    2960:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2962:	4b12      	ldr	r3, [pc, #72]	; (29ac <system_gclk_gen_get_hz+0x78>)
    2964:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2966:	6876      	ldr	r6, [r6, #4]
    2968:	02f6      	lsls	r6, r6, #11
    296a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    296c:	4b11      	ldr	r3, [pc, #68]	; (29b4 <system_gclk_gen_get_hz+0x80>)
    296e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2970:	4a0c      	ldr	r2, [pc, #48]	; (29a4 <system_gclk_gen_get_hz+0x70>)
    2972:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2974:	b25b      	sxtb	r3, r3
    2976:	2b00      	cmp	r3, #0
    2978:	dbfb      	blt.n	2972 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    297a:	4b0a      	ldr	r3, [pc, #40]	; (29a4 <system_gclk_gen_get_hz+0x70>)
    297c:	689c      	ldr	r4, [r3, #8]
    297e:	0224      	lsls	r4, r4, #8
    2980:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2982:	4b0d      	ldr	r3, [pc, #52]	; (29b8 <system_gclk_gen_get_hz+0x84>)
    2984:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2986:	2e00      	cmp	r6, #0
    2988:	d107      	bne.n	299a <system_gclk_gen_get_hz+0x66>
    298a:	2c01      	cmp	r4, #1
    298c:	d907      	bls.n	299e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    298e:	0021      	movs	r1, r4
    2990:	0028      	movs	r0, r5
    2992:	4b0a      	ldr	r3, [pc, #40]	; (29bc <system_gclk_gen_get_hz+0x88>)
    2994:	4798      	blx	r3
    2996:	0005      	movs	r5, r0
    2998:	e001      	b.n	299e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    299a:	3401      	adds	r4, #1
    299c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    299e:	0028      	movs	r0, r5
    29a0:	bd70      	pop	{r4, r5, r6, pc}
    29a2:	46c0      	nop			; (mov r8, r8)
    29a4:	40000c00 	.word	0x40000c00
    29a8:	00002275 	.word	0x00002275
    29ac:	40000c04 	.word	0x40000c04
    29b0:	00002521 	.word	0x00002521
    29b4:	40000c08 	.word	0x40000c08
    29b8:	000022b5 	.word	0x000022b5
    29bc:	00004a51 	.word	0x00004a51

000029c0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    29c0:	b510      	push	{r4, lr}
    29c2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    29c4:	4b06      	ldr	r3, [pc, #24]	; (29e0 <system_gclk_chan_enable+0x20>)
    29c6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    29c8:	4b06      	ldr	r3, [pc, #24]	; (29e4 <system_gclk_chan_enable+0x24>)
    29ca:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    29cc:	4a06      	ldr	r2, [pc, #24]	; (29e8 <system_gclk_chan_enable+0x28>)
    29ce:	8851      	ldrh	r1, [r2, #2]
    29d0:	2380      	movs	r3, #128	; 0x80
    29d2:	01db      	lsls	r3, r3, #7
    29d4:	430b      	orrs	r3, r1
    29d6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    29d8:	4b04      	ldr	r3, [pc, #16]	; (29ec <system_gclk_chan_enable+0x2c>)
    29da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    29dc:	bd10      	pop	{r4, pc}
    29de:	46c0      	nop			; (mov r8, r8)
    29e0:	00002275 	.word	0x00002275
    29e4:	40000c02 	.word	0x40000c02
    29e8:	40000c00 	.word	0x40000c00
    29ec:	000022b5 	.word	0x000022b5

000029f0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    29f0:	b510      	push	{r4, lr}
    29f2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    29f4:	4b0f      	ldr	r3, [pc, #60]	; (2a34 <system_gclk_chan_disable+0x44>)
    29f6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    29f8:	4b0f      	ldr	r3, [pc, #60]	; (2a38 <system_gclk_chan_disable+0x48>)
    29fa:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    29fc:	4b0f      	ldr	r3, [pc, #60]	; (2a3c <system_gclk_chan_disable+0x4c>)
    29fe:	885a      	ldrh	r2, [r3, #2]
    2a00:	0512      	lsls	r2, r2, #20
    2a02:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2a04:	8859      	ldrh	r1, [r3, #2]
    2a06:	4a0e      	ldr	r2, [pc, #56]	; (2a40 <system_gclk_chan_disable+0x50>)
    2a08:	400a      	ands	r2, r1
    2a0a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2a0c:	8859      	ldrh	r1, [r3, #2]
    2a0e:	4a0d      	ldr	r2, [pc, #52]	; (2a44 <system_gclk_chan_disable+0x54>)
    2a10:	400a      	ands	r2, r1
    2a12:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2a14:	0019      	movs	r1, r3
    2a16:	2280      	movs	r2, #128	; 0x80
    2a18:	01d2      	lsls	r2, r2, #7
    2a1a:	884b      	ldrh	r3, [r1, #2]
    2a1c:	4213      	tst	r3, r2
    2a1e:	d1fc      	bne.n	2a1a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2a20:	4906      	ldr	r1, [pc, #24]	; (2a3c <system_gclk_chan_disable+0x4c>)
    2a22:	884c      	ldrh	r4, [r1, #2]
    2a24:	0202      	lsls	r2, r0, #8
    2a26:	4b06      	ldr	r3, [pc, #24]	; (2a40 <system_gclk_chan_disable+0x50>)
    2a28:	4023      	ands	r3, r4
    2a2a:	4313      	orrs	r3, r2
    2a2c:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a2e:	4b06      	ldr	r3, [pc, #24]	; (2a48 <system_gclk_chan_disable+0x58>)
    2a30:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2a32:	bd10      	pop	{r4, pc}
    2a34:	00002275 	.word	0x00002275
    2a38:	40000c02 	.word	0x40000c02
    2a3c:	40000c00 	.word	0x40000c00
    2a40:	fffff0ff 	.word	0xfffff0ff
    2a44:	ffffbfff 	.word	0xffffbfff
    2a48:	000022b5 	.word	0x000022b5

00002a4c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2a4c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2a4e:	780c      	ldrb	r4, [r1, #0]
    2a50:	0224      	lsls	r4, r4, #8
    2a52:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2a54:	4b02      	ldr	r3, [pc, #8]	; (2a60 <system_gclk_chan_set_config+0x14>)
    2a56:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2a58:	b2a4      	uxth	r4, r4
    2a5a:	4b02      	ldr	r3, [pc, #8]	; (2a64 <system_gclk_chan_set_config+0x18>)
    2a5c:	805c      	strh	r4, [r3, #2]
}
    2a5e:	bd10      	pop	{r4, pc}
    2a60:	000029f1 	.word	0x000029f1
    2a64:	40000c00 	.word	0x40000c00

00002a68 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2a68:	b510      	push	{r4, lr}
    2a6a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2a6c:	4b06      	ldr	r3, [pc, #24]	; (2a88 <system_gclk_chan_get_hz+0x20>)
    2a6e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2a70:	4b06      	ldr	r3, [pc, #24]	; (2a8c <system_gclk_chan_get_hz+0x24>)
    2a72:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2a74:	4b06      	ldr	r3, [pc, #24]	; (2a90 <system_gclk_chan_get_hz+0x28>)
    2a76:	885c      	ldrh	r4, [r3, #2]
    2a78:	0524      	lsls	r4, r4, #20
    2a7a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a7c:	4b05      	ldr	r3, [pc, #20]	; (2a94 <system_gclk_chan_get_hz+0x2c>)
    2a7e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2a80:	0020      	movs	r0, r4
    2a82:	4b05      	ldr	r3, [pc, #20]	; (2a98 <system_gclk_chan_get_hz+0x30>)
    2a84:	4798      	blx	r3
}
    2a86:	bd10      	pop	{r4, pc}
    2a88:	00002275 	.word	0x00002275
    2a8c:	40000c02 	.word	0x40000c02
    2a90:	40000c00 	.word	0x40000c00
    2a94:	000022b5 	.word	0x000022b5
    2a98:	00002935 	.word	0x00002935

00002a9c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2a9c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2a9e:	78d3      	ldrb	r3, [r2, #3]
    2aa0:	2b00      	cmp	r3, #0
    2aa2:	d11e      	bne.n	2ae2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2aa4:	7813      	ldrb	r3, [r2, #0]
    2aa6:	2b80      	cmp	r3, #128	; 0x80
    2aa8:	d004      	beq.n	2ab4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2aaa:	061b      	lsls	r3, r3, #24
    2aac:	2480      	movs	r4, #128	; 0x80
    2aae:	0264      	lsls	r4, r4, #9
    2ab0:	4323      	orrs	r3, r4
    2ab2:	e000      	b.n	2ab6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2ab4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2ab6:	7854      	ldrb	r4, [r2, #1]
    2ab8:	2502      	movs	r5, #2
    2aba:	43ac      	bics	r4, r5
    2abc:	d10a      	bne.n	2ad4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2abe:	7894      	ldrb	r4, [r2, #2]
    2ac0:	2c00      	cmp	r4, #0
    2ac2:	d103      	bne.n	2acc <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2ac4:	2480      	movs	r4, #128	; 0x80
    2ac6:	02a4      	lsls	r4, r4, #10
    2ac8:	4323      	orrs	r3, r4
    2aca:	e002      	b.n	2ad2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2acc:	24c0      	movs	r4, #192	; 0xc0
    2ace:	02e4      	lsls	r4, r4, #11
    2ad0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2ad2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2ad4:	7854      	ldrb	r4, [r2, #1]
    2ad6:	3c01      	subs	r4, #1
    2ad8:	2c01      	cmp	r4, #1
    2ada:	d812      	bhi.n	2b02 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2adc:	4c18      	ldr	r4, [pc, #96]	; (2b40 <_system_pinmux_config+0xa4>)
    2ade:	4023      	ands	r3, r4
    2ae0:	e00f      	b.n	2b02 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2ae2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2ae4:	040b      	lsls	r3, r1, #16
    2ae6:	0c1b      	lsrs	r3, r3, #16
    2ae8:	24a0      	movs	r4, #160	; 0xa0
    2aea:	05e4      	lsls	r4, r4, #23
    2aec:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2aee:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2af0:	0c0b      	lsrs	r3, r1, #16
    2af2:	24d0      	movs	r4, #208	; 0xd0
    2af4:	0624      	lsls	r4, r4, #24
    2af6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2af8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2afa:	78d3      	ldrb	r3, [r2, #3]
    2afc:	2b00      	cmp	r3, #0
    2afe:	d018      	beq.n	2b32 <_system_pinmux_config+0x96>
    2b00:	e01c      	b.n	2b3c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2b02:	040c      	lsls	r4, r1, #16
    2b04:	0c24      	lsrs	r4, r4, #16
    2b06:	25a0      	movs	r5, #160	; 0xa0
    2b08:	05ed      	lsls	r5, r5, #23
    2b0a:	432c      	orrs	r4, r5
    2b0c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2b0e:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2b10:	0c0c      	lsrs	r4, r1, #16
    2b12:	25d0      	movs	r5, #208	; 0xd0
    2b14:	062d      	lsls	r5, r5, #24
    2b16:	432c      	orrs	r4, r5
    2b18:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2b1a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2b1c:	78d4      	ldrb	r4, [r2, #3]
    2b1e:	2c00      	cmp	r4, #0
    2b20:	d10c      	bne.n	2b3c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2b22:	035b      	lsls	r3, r3, #13
    2b24:	d505      	bpl.n	2b32 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2b26:	7893      	ldrb	r3, [r2, #2]
    2b28:	2b01      	cmp	r3, #1
    2b2a:	d101      	bne.n	2b30 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2b2c:	6181      	str	r1, [r0, #24]
    2b2e:	e000      	b.n	2b32 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2b30:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2b32:	7853      	ldrb	r3, [r2, #1]
    2b34:	3b01      	subs	r3, #1
    2b36:	2b01      	cmp	r3, #1
    2b38:	d800      	bhi.n	2b3c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2b3a:	6081      	str	r1, [r0, #8]
		}
	}
}
    2b3c:	bd30      	pop	{r4, r5, pc}
    2b3e:	46c0      	nop			; (mov r8, r8)
    2b40:	fffbffff 	.word	0xfffbffff

00002b44 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2b44:	b510      	push	{r4, lr}
    2b46:	0003      	movs	r3, r0
    2b48:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b4a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b4c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b4e:	2900      	cmp	r1, #0
    2b50:	d104      	bne.n	2b5c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2b52:	0958      	lsrs	r0, r3, #5
    2b54:	01c0      	lsls	r0, r0, #7
    2b56:	4905      	ldr	r1, [pc, #20]	; (2b6c <system_pinmux_pin_set_config+0x28>)
    2b58:	468c      	mov	ip, r1
    2b5a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2b5c:	211f      	movs	r1, #31
    2b5e:	400b      	ands	r3, r1
    2b60:	391e      	subs	r1, #30
    2b62:	4099      	lsls	r1, r3
    2b64:	4b02      	ldr	r3, [pc, #8]	; (2b70 <system_pinmux_pin_set_config+0x2c>)
    2b66:	4798      	blx	r3
}
    2b68:	bd10      	pop	{r4, pc}
    2b6a:	46c0      	nop			; (mov r8, r8)
    2b6c:	41004400 	.word	0x41004400
    2b70:	00002a9d 	.word	0x00002a9d

00002b74 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2b74:	4770      	bx	lr
    2b76:	46c0      	nop			; (mov r8, r8)

00002b78 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2b78:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2b7a:	4b05      	ldr	r3, [pc, #20]	; (2b90 <system_init+0x18>)
    2b7c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2b7e:	4b05      	ldr	r3, [pc, #20]	; (2b94 <system_init+0x1c>)
    2b80:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2b82:	4b05      	ldr	r3, [pc, #20]	; (2b98 <system_init+0x20>)
    2b84:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2b86:	4b05      	ldr	r3, [pc, #20]	; (2b9c <system_init+0x24>)
    2b88:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2b8a:	4b05      	ldr	r3, [pc, #20]	; (2ba0 <system_init+0x28>)
    2b8c:	4798      	blx	r3
}
    2b8e:	bd10      	pop	{r4, pc}
    2b90:	00002719 	.word	0x00002719
    2b94:	000022e5 	.word	0x000022e5
    2b98:	00002b75 	.word	0x00002b75
    2b9c:	00002409 	.word	0x00002409
    2ba0:	00002b75 	.word	0x00002b75

00002ba4 <udd_sleep_mode>:
/** \brief Manages the sleep mode following the USB state
 *
 * \param new_state  New USB state
 */
static void udd_sleep_mode(enum udd_usb_state_enum new_state)
{
    2ba4:	b510      	push	{r4, lr}
    2ba6:	b082      	sub	sp, #8
    2ba8:	0004      	movs	r4, r0
	enum sleepmgr_mode sleep_mode[] = {
    2baa:	2204      	movs	r2, #4
    2bac:	4923      	ldr	r1, [pc, #140]	; (2c3c <udd_sleep_mode+0x98>)
    2bae:	a801      	add	r0, sp, #4
    2bb0:	4b23      	ldr	r3, [pc, #140]	; (2c40 <udd_sleep_mode+0x9c>)
    2bb2:	4798      	blx	r3
	#endif	
	};

	static enum udd_usb_state_enum udd_state = UDD_STATE_OFF;

	if (udd_state == new_state) {
    2bb4:	4b23      	ldr	r3, [pc, #140]	; (2c44 <udd_sleep_mode+0xa0>)
    2bb6:	781b      	ldrb	r3, [r3, #0]
    2bb8:	42a3      	cmp	r3, r4
    2bba:	d03d      	beq.n	2c38 <udd_sleep_mode+0x94>
		return; // No change
	}
	if (new_state != UDD_STATE_OFF) {
    2bbc:	2c00      	cmp	r4, #0
    2bbe:	d01a      	beq.n	2bf6 <udd_sleep_mode+0x52>
		/* Lock new limit */
		sleepmgr_lock_mode(sleep_mode[new_state]);
    2bc0:	ab01      	add	r3, sp, #4
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    2bc2:	5d1a      	ldrb	r2, [r3, r4]
    2bc4:	4b20      	ldr	r3, [pc, #128]	; (2c48 <udd_sleep_mode+0xa4>)
    2bc6:	5c9b      	ldrb	r3, [r3, r2]
    2bc8:	2bff      	cmp	r3, #255	; 0xff
    2bca:	d100      	bne.n	2bce <udd_sleep_mode+0x2a>
    2bcc:	e7fe      	b.n	2bcc <udd_sleep_mode+0x28>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2bce:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2bd2:	b672      	cpsid	i
    2bd4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    2bd8:	2000      	movs	r0, #0
    2bda:	491c      	ldr	r1, [pc, #112]	; (2c4c <udd_sleep_mode+0xa8>)
    2bdc:	7008      	strb	r0, [r1, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    2bde:	481a      	ldr	r0, [pc, #104]	; (2c48 <udd_sleep_mode+0xa4>)
    2be0:	5c81      	ldrb	r1, [r0, r2]
    2be2:	3101      	adds	r1, #1
    2be4:	5481      	strb	r1, [r0, r2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    2be6:	2b00      	cmp	r3, #0
    2be8:	d105      	bne.n	2bf6 <udd_sleep_mode+0x52>
		cpu_irq_enable();
    2bea:	2201      	movs	r2, #1
    2bec:	4b17      	ldr	r3, [pc, #92]	; (2c4c <udd_sleep_mode+0xa8>)
    2bee:	701a      	strb	r2, [r3, #0]
    2bf0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2bf4:	b662      	cpsie	i
	}
	if (udd_state != UDD_STATE_OFF) {
    2bf6:	4b13      	ldr	r3, [pc, #76]	; (2c44 <udd_sleep_mode+0xa0>)
    2bf8:	781b      	ldrb	r3, [r3, #0]
    2bfa:	2b00      	cmp	r3, #0
    2bfc:	d01a      	beq.n	2c34 <udd_sleep_mode+0x90>
		/* Unlock old limit */
		sleepmgr_unlock_mode(sleep_mode[udd_state]);
    2bfe:	aa01      	add	r2, sp, #4
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    2c00:	5cd2      	ldrb	r2, [r2, r3]
    2c02:	4b11      	ldr	r3, [pc, #68]	; (2c48 <udd_sleep_mode+0xa4>)
    2c04:	5c9b      	ldrb	r3, [r3, r2]
    2c06:	2b00      	cmp	r3, #0
    2c08:	d100      	bne.n	2c0c <udd_sleep_mode+0x68>
    2c0a:	e7fe      	b.n	2c0a <udd_sleep_mode+0x66>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2c0c:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2c10:	b672      	cpsid	i
    2c12:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    2c16:	2000      	movs	r0, #0
    2c18:	490c      	ldr	r1, [pc, #48]	; (2c4c <udd_sleep_mode+0xa8>)
    2c1a:	7008      	strb	r0, [r1, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    2c1c:	480a      	ldr	r0, [pc, #40]	; (2c48 <udd_sleep_mode+0xa4>)
    2c1e:	5c81      	ldrb	r1, [r0, r2]
    2c20:	3901      	subs	r1, #1
    2c22:	5481      	strb	r1, [r0, r2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    2c24:	2b00      	cmp	r3, #0
    2c26:	d105      	bne.n	2c34 <udd_sleep_mode+0x90>
		cpu_irq_enable();
    2c28:	2201      	movs	r2, #1
    2c2a:	4b08      	ldr	r3, [pc, #32]	; (2c4c <udd_sleep_mode+0xa8>)
    2c2c:	701a      	strb	r2, [r3, #0]
    2c2e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2c32:	b662      	cpsie	i
	}
	udd_state = new_state;
    2c34:	4b03      	ldr	r3, [pc, #12]	; (2c44 <udd_sleep_mode+0xa0>)
    2c36:	701c      	strb	r4, [r3, #0]
}
    2c38:	b002      	add	sp, #8
    2c3a:	bd10      	pop	{r4, pc}
    2c3c:	00004e74 	.word	0x00004e74
    2c40:	00004dc9 	.word	0x00004dc9
    2c44:	2000018f 	.word	0x2000018f
    2c48:	20000294 	.word	0x20000294
    2c4c:	200000d8 	.word	0x200000d8

00002c50 <udd_ep_get_job>:
 * \param[in] ep  Endpoint Address
 * \retval    pointer to an udd_ep_job_t structure instance
 */
static udd_ep_job_t* udd_ep_get_job(udd_ep_id_t ep)
{
	return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) + ((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
    2c50:	230f      	movs	r3, #15
    2c52:	4003      	ands	r3, r0
    2c54:	005b      	lsls	r3, r3, #1
    2c56:	09c0      	lsrs	r0, r0, #7
    2c58:	1818      	adds	r0, r3, r0
    2c5a:	3802      	subs	r0, #2
    2c5c:	0083      	lsls	r3, r0, #2
    2c5e:	1818      	adds	r0, r3, r0
    2c60:	0080      	lsls	r0, r0, #2
    2c62:	4b01      	ldr	r3, [pc, #4]	; (2c68 <udd_ep_get_job+0x18>)
    2c64:	1818      	adds	r0, r3, r0
}
    2c66:	4770      	bx	lr
    2c68:	20000190 	.word	0x20000190

00002c6c <udd_ep_transfer_process>:
 * \brief     Endpoint Transfer Complete callback function, to do the next transfer depends on the direction(IN or OUT)
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void udd_ep_transfer_process(struct usb_module *module_inst, void* pointer)
{
    2c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c6e:	4657      	mov	r7, sl
    2c70:	464e      	mov	r6, r9
    2c72:	4645      	mov	r5, r8
    2c74:	b4e0      	push	{r5, r6, r7}
    2c76:	4689      	mov	r9, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;
	udd_ep_id_t ep = ep_callback_para->endpoint_address;
    2c78:	798e      	ldrb	r6, [r1, #6]

	if (ep & USB_EP_DIR_IN) {
    2c7a:	b273      	sxtb	r3, r6
    2c7c:	2b00      	cmp	r3, #0
    2c7e:	da51      	bge.n	2d24 <udd_ep_transfer_process+0xb8>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    2c80:	0030      	movs	r0, r6
    2c82:	4b5c      	ldr	r3, [pc, #368]	; (2df4 <udd_ep_transfer_process+0x188>)
    2c84:	4798      	blx	r3
    2c86:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    2c88:	230f      	movs	r3, #15
    2c8a:	4033      	ands	r3, r6
    2c8c:	4698      	mov	r8, r3

	ep_size = ptr_job->ep_size;
    2c8e:	8a03      	ldrh	r3, [r0, #16]
    2c90:	469a      	mov	sl, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->sent_bytes;
	ptr_job->nb_trans += nb_trans;
    2c92:	464b      	mov	r3, r9
    2c94:	885f      	ldrh	r7, [r3, #2]
    2c96:	68c3      	ldr	r3, [r0, #12]
    2c98:	469c      	mov	ip, r3
    2c9a:	4467      	add	r7, ip
    2c9c:	60c7      	str	r7, [r0, #12]

	/* Need to send other data */
	if (ptr_job->nb_trans != ptr_job->buf_size) {
    2c9e:	6885      	ldr	r5, [r0, #8]
    2ca0:	42af      	cmp	r7, r5
    2ca2:	d024      	beq.n	2cee <udd_ep_transfer_process+0x82>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    2ca4:	1bed      	subs	r5, r5, r7
    2ca6:	b2ad      	uxth	r5, r5
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    2ca8:	4b53      	ldr	r3, [pc, #332]	; (2df8 <udd_ep_transfer_process+0x18c>)
    2caa:	429d      	cmp	r5, r3
    2cac:	d906      	bls.n	2cbc <udd_ep_transfer_process+0x50>
		/* The USB hardware support a maximum
		 * transfer size of UDD_ENDPOINT_MAX_TRANS Bytes */
			next_trans = UDD_ENDPOINT_MAX_TRANS -(UDD_ENDPOINT_MAX_TRANS % ep_size);
    2cae:	001d      	movs	r5, r3
    2cb0:	4651      	mov	r1, sl
    2cb2:	0018      	movs	r0, r3
    2cb4:	4b51      	ldr	r3, [pc, #324]	; (2dfc <udd_ep_transfer_process+0x190>)
    2cb6:	4798      	blx	r3
    2cb8:	1a6d      	subs	r5, r5, r1
    2cba:	b2ad      	uxth	r5, r5
		}
		/* Need ZLP, if requested and last packet is not a short packet */
		ptr_job->b_shortpacket = ptr_job->b_shortpacket && (0 == (next_trans % ep_size));
    2cbc:	7ca3      	ldrb	r3, [r4, #18]
    2cbe:	2200      	movs	r2, #0
    2cc0:	079b      	lsls	r3, r3, #30
    2cc2:	d506      	bpl.n	2cd2 <udd_ep_transfer_process+0x66>
    2cc4:	4651      	mov	r1, sl
    2cc6:	0028      	movs	r0, r5
    2cc8:	4b4d      	ldr	r3, [pc, #308]	; (2e00 <udd_ep_transfer_process+0x194>)
    2cca:	4798      	blx	r3
    2ccc:	b289      	uxth	r1, r1
    2cce:	424a      	negs	r2, r1
    2cd0:	414a      	adcs	r2, r1
    2cd2:	0051      	lsls	r1, r2, #1
    2cd4:	7ca3      	ldrb	r3, [r4, #18]
    2cd6:	2202      	movs	r2, #2
    2cd8:	4393      	bics	r3, r2
    2cda:	4319      	orrs	r1, r3
    2cdc:	74a1      	strb	r1, [r4, #18]
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    2cde:	6862      	ldr	r2, [r4, #4]
    2ce0:	19d2      	adds	r2, r2, r7
    2ce2:	002b      	movs	r3, r5
    2ce4:	4641      	mov	r1, r8
    2ce6:	4847      	ldr	r0, [pc, #284]	; (2e04 <udd_ep_transfer_process+0x198>)
    2ce8:	4c47      	ldr	r4, [pc, #284]	; (2e08 <udd_ep_transfer_process+0x19c>)
    2cea:	47a0      	blx	r4
    2cec:	e07d      	b.n	2dea <udd_ep_transfer_process+0x17e>
		return;
	}

	/* Need to send a ZLP after all data transfer */
	if (ptr_job->b_shortpacket) {
    2cee:	7c83      	ldrb	r3, [r0, #18]
    2cf0:	079b      	lsls	r3, r3, #30
    2cf2:	d50b      	bpl.n	2d0c <udd_ep_transfer_process+0xa0>
		ptr_job->b_shortpacket = false;
    2cf4:	7c83      	ldrb	r3, [r0, #18]
    2cf6:	2202      	movs	r2, #2
    2cf8:	4393      	bics	r3, r2
    2cfa:	7483      	strb	r3, [r0, #18]
		/* Start new transfer */
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],0);
    2cfc:	6842      	ldr	r2, [r0, #4]
    2cfe:	19d2      	adds	r2, r2, r7
    2d00:	2300      	movs	r3, #0
    2d02:	4641      	mov	r1, r8
    2d04:	483f      	ldr	r0, [pc, #252]	; (2e04 <udd_ep_transfer_process+0x198>)
    2d06:	4c40      	ldr	r4, [pc, #256]	; (2e08 <udd_ep_transfer_process+0x19c>)
    2d08:	47a0      	blx	r4
    2d0a:	e06e      	b.n	2dea <udd_ep_transfer_process+0x17e>
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    2d0c:	7c83      	ldrb	r3, [r0, #18]
    2d0e:	2201      	movs	r2, #1
    2d10:	4393      	bics	r3, r2
    2d12:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    2d14:	6803      	ldr	r3, [r0, #0]
    2d16:	2b00      	cmp	r3, #0
    2d18:	d067      	beq.n	2dea <udd_ep_transfer_process+0x17e>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    2d1a:	0032      	movs	r2, r6
    2d1c:	0039      	movs	r1, r7
    2d1e:	2000      	movs	r0, #0
    2d20:	4798      	blx	r3
    2d22:	e062      	b.n	2dea <udd_ep_transfer_process+0x17e>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    2d24:	0030      	movs	r0, r6
    2d26:	4b33      	ldr	r3, [pc, #204]	; (2df4 <udd_ep_transfer_process+0x188>)
    2d28:	4798      	blx	r3
    2d2a:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    2d2c:	270f      	movs	r7, #15
    2d2e:	4037      	ands	r7, r6

	ep_size = ptr_job->ep_size;
    2d30:	8a03      	ldrh	r3, [r0, #16]
    2d32:	4698      	mov	r8, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->received_bytes;
    2d34:	464b      	mov	r3, r9
    2d36:	881b      	ldrh	r3, [r3, #0]
    2d38:	469a      	mov	sl, r3

	/* Can be necessary to copy data receive from cache buffer to user buffer */
	if (ptr_job->b_use_out_cache_buffer) {
    2d3a:	7c83      	ldrb	r3, [r0, #18]
    2d3c:	075b      	lsls	r3, r3, #29
    2d3e:	d510      	bpl.n	2d62 <udd_ep_transfer_process+0xf6>
		memcpy(&ptr_job->buf[ptr_job->nb_trans], udd_ep_out_cache_buffer[ep_num - 1], ptr_job->buf_size % ep_size);
    2d40:	6843      	ldr	r3, [r0, #4]
    2d42:	68c2      	ldr	r2, [r0, #12]
    2d44:	4694      	mov	ip, r2
    2d46:	4463      	add	r3, ip
    2d48:	001d      	movs	r5, r3
    2d4a:	4641      	mov	r1, r8
    2d4c:	6880      	ldr	r0, [r0, #8]
    2d4e:	4b2c      	ldr	r3, [pc, #176]	; (2e00 <udd_ep_transfer_process+0x194>)
    2d50:	4798      	blx	r3
    2d52:	000a      	movs	r2, r1
    2d54:	1e79      	subs	r1, r7, #1
    2d56:	0189      	lsls	r1, r1, #6
    2d58:	4b2c      	ldr	r3, [pc, #176]	; (2e0c <udd_ep_transfer_process+0x1a0>)
    2d5a:	18c9      	adds	r1, r1, r3
    2d5c:	0028      	movs	r0, r5
    2d5e:	4b2c      	ldr	r3, [pc, #176]	; (2e10 <udd_ep_transfer_process+0x1a4>)
    2d60:	4798      	blx	r3
	}

	/* Update number of data transferred */
	ptr_job->nb_trans += nb_trans;
    2d62:	68e3      	ldr	r3, [r4, #12]
    2d64:	4453      	add	r3, sl
    2d66:	1e1d      	subs	r5, r3, #0
    2d68:	60e3      	str	r3, [r4, #12]
	if (ptr_job->nb_trans > ptr_job->buf_size) {
    2d6a:	68a3      	ldr	r3, [r4, #8]
    2d6c:	429d      	cmp	r5, r3
    2d6e:	d901      	bls.n	2d74 <udd_ep_transfer_process+0x108>
		ptr_job->nb_trans = ptr_job->buf_size;
    2d70:	60e3      	str	r3, [r4, #12]
    2d72:	e02f      	b.n	2dd4 <udd_ep_transfer_process+0x168>
	}

	/* If all previous data requested are received and user buffer not full
	 * then need to receive other data */
	if ((nb_trans == ep_callback_para->out_buffer_size) && (ptr_job->nb_trans != ptr_job->buf_size)) {
    2d74:	464a      	mov	r2, r9
    2d76:	8892      	ldrh	r2, [r2, #4]
    2d78:	4552      	cmp	r2, sl
    2d7a:	d12b      	bne.n	2dd4 <udd_ep_transfer_process+0x168>
    2d7c:	429d      	cmp	r5, r3
    2d7e:	d029      	beq.n	2dd4 <udd_ep_transfer_process+0x168>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    2d80:	1b5b      	subs	r3, r3, r5
    2d82:	b29e      	uxth	r6, r3
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    2d84:	4b1c      	ldr	r3, [pc, #112]	; (2df8 <udd_ep_transfer_process+0x18c>)
    2d86:	429e      	cmp	r6, r3
    2d88:	d907      	bls.n	2d9a <udd_ep_transfer_process+0x12e>
		/* The USB hardware support a maximum transfer size
		 * of UDD_ENDPOINT_MAX_TRANS Bytes */
		next_trans = UDD_ENDPOINT_MAX_TRANS - (UDD_ENDPOINT_MAX_TRANS % ep_size);
    2d8a:	001e      	movs	r6, r3
    2d8c:	4641      	mov	r1, r8
    2d8e:	0018      	movs	r0, r3
    2d90:	4b1a      	ldr	r3, [pc, #104]	; (2dfc <udd_ep_transfer_process+0x190>)
    2d92:	4798      	blx	r3
    2d94:	1a73      	subs	r3, r6, r1
    2d96:	b29b      	uxth	r3, r3
    2d98:	e005      	b.n	2da6 <udd_ep_transfer_process+0x13a>
		} else {
			next_trans -= next_trans % ep_size;
    2d9a:	4641      	mov	r1, r8
    2d9c:	0030      	movs	r0, r6
    2d9e:	4b18      	ldr	r3, [pc, #96]	; (2e00 <udd_ep_transfer_process+0x194>)
    2da0:	4798      	blx	r3
    2da2:	1a73      	subs	r3, r6, r1
    2da4:	b29b      	uxth	r3, r3
		}

		if (next_trans < ep_size) {
    2da6:	4598      	cmp	r8, r3
    2da8:	d90d      	bls.n	2dc6 <udd_ep_transfer_process+0x15a>
			/* Use the cache buffer for Bulk or Interrupt size endpoint */
			ptr_job->b_use_out_cache_buffer = true;
    2daa:	7ca2      	ldrb	r2, [r4, #18]
    2dac:	2304      	movs	r3, #4
    2dae:	4313      	orrs	r3, r2
    2db0:	74a3      	strb	r3, [r4, #18]
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,udd_ep_out_cache_buffer[ep_num - 1],ep_size);
    2db2:	1e7a      	subs	r2, r7, #1
    2db4:	0192      	lsls	r2, r2, #6
    2db6:	4b15      	ldr	r3, [pc, #84]	; (2e0c <udd_ep_transfer_process+0x1a0>)
    2db8:	18d2      	adds	r2, r2, r3
    2dba:	4643      	mov	r3, r8
    2dbc:	0039      	movs	r1, r7
    2dbe:	4811      	ldr	r0, [pc, #68]	; (2e04 <udd_ep_transfer_process+0x198>)
    2dc0:	4c14      	ldr	r4, [pc, #80]	; (2e14 <udd_ep_transfer_process+0x1a8>)
    2dc2:	47a0      	blx	r4
    2dc4:	e011      	b.n	2dea <udd_ep_transfer_process+0x17e>
		} else {
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    2dc6:	6862      	ldr	r2, [r4, #4]
    2dc8:	1952      	adds	r2, r2, r5
    2dca:	0039      	movs	r1, r7
    2dcc:	480d      	ldr	r0, [pc, #52]	; (2e04 <udd_ep_transfer_process+0x198>)
    2dce:	4c11      	ldr	r4, [pc, #68]	; (2e14 <udd_ep_transfer_process+0x1a8>)
    2dd0:	47a0      	blx	r4
    2dd2:	e00a      	b.n	2dea <udd_ep_transfer_process+0x17e>
		}
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    2dd4:	7ca3      	ldrb	r3, [r4, #18]
    2dd6:	2201      	movs	r2, #1
    2dd8:	4393      	bics	r3, r2
    2dda:	74a3      	strb	r3, [r4, #18]
	if (NULL != ptr_job->call_trans) {
    2ddc:	6823      	ldr	r3, [r4, #0]
    2dde:	2b00      	cmp	r3, #0
    2de0:	d003      	beq.n	2dea <udd_ep_transfer_process+0x17e>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    2de2:	68e1      	ldr	r1, [r4, #12]
    2de4:	0032      	movs	r2, r6
    2de6:	2000      	movs	r0, #0
    2de8:	4798      	blx	r3
	if (ep & USB_EP_DIR_IN) {
		udd_ep_trans_in_next(pointer);
	} else {
		udd_ep_trans_out_next(pointer);
	}
}
    2dea:	bc1c      	pop	{r2, r3, r4}
    2dec:	4690      	mov	r8, r2
    2dee:	4699      	mov	r9, r3
    2df0:	46a2      	mov	sl, r4
    2df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2df4:	00002c51 	.word	0x00002c51
    2df8:	00001fff 	.word	0x00001fff
    2dfc:	00004d31 	.word	0x00004d31
    2e00:	00004b5d 	.word	0x00004b5d
    2e04:	2000031c 	.word	0x2000031c
    2e08:	00003f55 	.word	0x00003f55
    2e0c:	200002dc 	.word	0x200002dc
    2e10:	00004dc9 	.word	0x00004dc9
    2e14:	00003fa5 	.word	0x00003fa5

00002e18 <udd_ctrl_stall_data>:

/**
 * \brief Control Endpoint stall sending data
 */
static void udd_ctrl_stall_data(void)
{
    2e18:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2e1a:	2205      	movs	r2, #5
    2e1c:	4b05      	ldr	r3, [pc, #20]	; (2e34 <udd_ctrl_stall_data+0x1c>)
    2e1e:	701a      	strb	r2, [r3, #0]

	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
    2e20:	4c05      	ldr	r4, [pc, #20]	; (2e38 <udd_ctrl_stall_data+0x20>)
    2e22:	2180      	movs	r1, #128	; 0x80
    2e24:	0020      	movs	r0, r4
    2e26:	4b05      	ldr	r3, [pc, #20]	; (2e3c <udd_ctrl_stall_data+0x24>)
    2e28:	4798      	blx	r3
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
    2e2a:	2100      	movs	r1, #0
    2e2c:	0020      	movs	r0, r4
    2e2e:	4b04      	ldr	r3, [pc, #16]	; (2e40 <udd_ctrl_stall_data+0x28>)
    2e30:	4798      	blx	r3
}
    2e32:	bd10      	pop	{r4, pc}
    2e34:	200001ba 	.word	0x200001ba
    2e38:	2000031c 	.word	0x2000031c
    2e3c:	00003ea5 	.word	0x00003ea5
    2e40:	00003ecd 	.word	0x00003ecd

00002e44 <_usb_device_lpm_suspend>:
#endif
}

#ifdef  USB_DEVICE_LPM_SUPPORT
static void _usb_device_lpm_suspend(struct usb_module *module_inst, void *pointer)
{
    2e44:	b570      	push	{r4, r5, r6, lr}
    2e46:	000e      	movs	r6, r1
	dbg_print("LPM_SUSP\n");

	uint32_t *lpm_wakeup_enable;
	lpm_wakeup_enable = (uint32_t *)pointer;

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    2e48:	4c0d      	ldr	r4, [pc, #52]	; (2e80 <_usb_device_lpm_suspend+0x3c>)
    2e4a:	2106      	movs	r1, #6
    2e4c:	0020      	movs	r0, r4
    2e4e:	4d0d      	ldr	r5, [pc, #52]	; (2e84 <_usb_device_lpm_suspend+0x40>)
    2e50:	47a8      	blx	r5
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    2e52:	2104      	movs	r1, #4
    2e54:	0020      	movs	r0, r4
    2e56:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    2e58:	2102      	movs	r1, #2
    2e5a:	0020      	movs	r0, r4
    2e5c:	4b0a      	ldr	r3, [pc, #40]	; (2e88 <_usb_device_lpm_suspend+0x44>)
    2e5e:	4798      	blx	r3

//#warning Here the sleep mode must be choose to have a DFLL startup time < bmAttribut.HIRD
	udd_sleep_mode(UDD_STATE_SUSPEND_LPM);  // Enter in LPM SUSPEND mode
    2e60:	2002      	movs	r0, #2
    2e62:	4b0a      	ldr	r3, [pc, #40]	; (2e8c <_usb_device_lpm_suspend+0x48>)
    2e64:	4798      	blx	r3
	if ((*lpm_wakeup_enable)) {
    2e66:	6833      	ldr	r3, [r6, #0]
    2e68:	2b00      	cmp	r3, #0
    2e6a:	d004      	beq.n	2e76 <_usb_device_lpm_suspend+0x32>
		UDC_REMOTEWAKEUP_LPM_ENABLE();
    2e6c:	4b08      	ldr	r3, [pc, #32]	; (2e90 <_usb_device_lpm_suspend+0x4c>)
    2e6e:	4798      	blx	r3
	}
	if (!(*lpm_wakeup_enable)) {
    2e70:	6833      	ldr	r3, [r6, #0]
    2e72:	2b00      	cmp	r3, #0
    2e74:	d101      	bne.n	2e7a <_usb_device_lpm_suspend+0x36>
		UDC_REMOTEWAKEUP_LPM_DISABLE();
    2e76:	4b07      	ldr	r3, [pc, #28]	; (2e94 <_usb_device_lpm_suspend+0x50>)
    2e78:	4798      	blx	r3
	}
	UDC_SUSPEND_LPM_EVENT();
    2e7a:	4b07      	ldr	r3, [pc, #28]	; (2e98 <_usb_device_lpm_suspend+0x54>)
    2e7c:	4798      	blx	r3
}
    2e7e:	bd70      	pop	{r4, r5, r6, pc}
    2e80:	2000031c 	.word	0x2000031c
    2e84:	000039b5 	.word	0x000039b5
    2e88:	00003995 	.word	0x00003995
    2e8c:	00002ba5 	.word	0x00002ba5
    2e90:	00004a29 	.word	0x00004a29
    2e94:	00004a1d 	.word	0x00004a1d
    2e98:	00004a11 	.word	0x00004a11

00002e9c <_usb_on_wakeup>:
 * \brief Control endpoint Wakeup callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
    2e9c:	b570      	push	{r4, r5, r6, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    2e9e:	4b13      	ldr	r3, [pc, #76]	; (2eec <_usb_on_wakeup+0x50>)
    2ea0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    2ea2:	069b      	lsls	r3, r3, #26
    2ea4:	d406      	bmi.n	2eb4 <_usb_on_wakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    2ea6:	4911      	ldr	r1, [pc, #68]	; (2eec <_usb_on_wakeup+0x50>)
    2ea8:	22d0      	movs	r2, #208	; 0xd0
    2eaa:	68cb      	ldr	r3, [r1, #12]
    2eac:	4013      	ands	r3, r2
    2eae:	2bd0      	cmp	r3, #208	; 0xd0
    2eb0:	d1fb      	bne.n	2eaa <_usb_on_wakeup+0xe>
    2eb2:	e004      	b.n	2ebe <_usb_on_wakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    2eb4:	490d      	ldr	r1, [pc, #52]	; (2eec <_usb_on_wakeup+0x50>)
    2eb6:	2210      	movs	r2, #16
    2eb8:	68cb      	ldr	r3, [r1, #12]
    2eba:	421a      	tst	r2, r3
    2ebc:	d0fc      	beq.n	2eb8 <_usb_on_wakeup+0x1c>
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
	udd_wait_clock_ready();

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    2ebe:	4c0c      	ldr	r4, [pc, #48]	; (2ef0 <_usb_on_wakeup+0x54>)
    2ec0:	2102      	movs	r1, #2
    2ec2:	0020      	movs	r0, r4
    2ec4:	4b0b      	ldr	r3, [pc, #44]	; (2ef4 <_usb_on_wakeup+0x58>)
    2ec6:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    2ec8:	2104      	movs	r1, #4
    2eca:	0020      	movs	r0, r4
    2ecc:	4d0a      	ldr	r5, [pc, #40]	; (2ef8 <_usb_on_wakeup+0x5c>)
    2ece:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    2ed0:	4a0a      	ldr	r2, [pc, #40]	; (2efc <_usb_on_wakeup+0x60>)
    2ed2:	2106      	movs	r1, #6
    2ed4:	0020      	movs	r0, r4
    2ed6:	4b0a      	ldr	r3, [pc, #40]	; (2f00 <_usb_on_wakeup+0x64>)
    2ed8:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    2eda:	2106      	movs	r1, #6
    2edc:	0020      	movs	r0, r4
    2ede:	47a8      	blx	r5
#endif
	udd_sleep_mode(UDD_STATE_IDLE);
    2ee0:	2003      	movs	r0, #3
    2ee2:	4b08      	ldr	r3, [pc, #32]	; (2f04 <_usb_on_wakeup+0x68>)
    2ee4:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
	UDC_RESUME_EVENT();
    2ee6:	4b08      	ldr	r3, [pc, #32]	; (2f08 <_usb_on_wakeup+0x6c>)
    2ee8:	4798      	blx	r3
#endif
}
    2eea:	bd70      	pop	{r4, r5, r6, pc}
    2eec:	40000800 	.word	0x40000800
    2ef0:	2000031c 	.word	0x2000031c
    2ef4:	000039b5 	.word	0x000039b5
    2ef8:	00003995 	.word	0x00003995
    2efc:	00002e45 	.word	0x00002e45
    2f00:	00003971 	.word	0x00003971
    2f04:	00002ba5 	.word	0x00002ba5
    2f08:	000049cd 	.word	0x000049cd

00002f0c <_usb_on_bus_reset>:
 * \brief Control endpoint Reset callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_bus_reset(struct usb_module *module_inst, void *pointer)
{
    2f0c:	b570      	push	{r4, r5, r6, lr}
    2f0e:	b082      	sub	sp, #8
    2f10:	0004      	movs	r4, r0
	// Reset USB Device Stack Core
	udc_reset();
    2f12:	4b1e      	ldr	r3, [pc, #120]	; (2f8c <_usb_on_bus_reset+0x80>)
    2f14:	4798      	blx	r3
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    2f16:	2380      	movs	r3, #128	; 0x80
    2f18:	6822      	ldr	r2, [r4, #0]
    2f1a:	7293      	strb	r3, [r2, #10]
static void udd_ctrl_ep_enable(struct usb_module *module_inst)
{
	/* USB Device Endpoint0 Configuration */
	 struct usb_device_endpoint_config config_ep0;

	 usb_device_endpoint_get_config_defaults(&config_ep0);
    2f1c:	ad01      	add	r5, sp, #4
    2f1e:	0028      	movs	r0, r5
    2f20:	4b1b      	ldr	r3, [pc, #108]	; (2f90 <_usb_on_bus_reset+0x84>)
    2f22:	4798      	blx	r3
	 config_ep0.ep_size = (enum usb_endpoint_size)(32 - clz(((uint32_t)Min(Max(USB_DEVICE_EP_CTRL_SIZE, 8), 1024) << 1) - 1) - 1 - 3);
    2f24:	2600      	movs	r6, #0
    2f26:	706e      	strb	r6, [r5, #1]
	 usb_device_endpoint_set_config(module_inst,&config_ep0);
    2f28:	0029      	movs	r1, r5
    2f2a:	0020      	movs	r0, r4
    2f2c:	4b19      	ldr	r3, [pc, #100]	; (2f94 <_usb_on_bus_reset+0x88>)
    2f2e:	4798      	blx	r3

	 usb_device_endpoint_setup_buffer_job(module_inst,udd_ctrl_buffer);
    2f30:	4919      	ldr	r1, [pc, #100]	; (2f98 <_usb_on_bus_reset+0x8c>)
    2f32:	0020      	movs	r0, r4
    2f34:	4b19      	ldr	r3, [pc, #100]	; (2f9c <_usb_on_bus_reset+0x90>)
    2f36:	4798      	blx	r3

	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP, _usb_ep0_on_setup );
    2f38:	4b19      	ldr	r3, [pc, #100]	; (2fa0 <_usb_on_bus_reset+0x94>)
    2f3a:	2202      	movs	r2, #2
    2f3c:	2100      	movs	r1, #0
    2f3e:	0020      	movs	r0, r4
    2f40:	4d18      	ldr	r5, [pc, #96]	; (2fa4 <_usb_on_bus_reset+0x98>)
    2f42:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,_usb_ep0_on_tansfer_ok );
    2f44:	4b18      	ldr	r3, [pc, #96]	; (2fa8 <_usb_on_bus_reset+0x9c>)
    2f46:	2200      	movs	r2, #0
    2f48:	2100      	movs	r1, #0
    2f4a:	0020      	movs	r0, r4
    2f4c:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL,_usb_ep0_on_tansfer_fail );
    2f4e:	4b17      	ldr	r3, [pc, #92]	; (2fac <_usb_on_bus_reset+0xa0>)
    2f50:	2201      	movs	r2, #1
    2f52:	2100      	movs	r1, #0
    2f54:	0020      	movs	r0, r4
    2f56:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP);
    2f58:	2202      	movs	r2, #2
    2f5a:	2100      	movs	r1, #0
    2f5c:	0020      	movs	r0, r4
    2f5e:	4d14      	ldr	r5, [pc, #80]	; (2fb0 <_usb_on_bus_reset+0xa4>)
    2f60:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2f62:	2200      	movs	r2, #0
    2f64:	2100      	movs	r1, #0
    2f66:	0020      	movs	r0, r4
    2f68:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    2f6a:	2201      	movs	r2, #1
    2f6c:	2100      	movs	r1, #0
    2f6e:	0020      	movs	r0, r4
    2f70:	47a8      	blx	r5
 * \param lpm_mode    LPM mode
 */
static inline void usb_device_set_lpm_mode(struct usb_module *module_inst,
		enum usb_device_lpm_mode lpm_mode)
{
	module_inst->hw->DEVICE.CTRLB.bit.LPMHDSK = lpm_mode;
    2f72:	6822      	ldr	r2, [r4, #0]
    2f74:	8911      	ldrh	r1, [r2, #8]
    2f76:	4b0f      	ldr	r3, [pc, #60]	; (2fb4 <_usb_on_bus_reset+0xa8>)
    2f78:	400b      	ands	r3, r1
    2f7a:	2180      	movs	r1, #128	; 0x80
    2f7c:	00c9      	lsls	r1, r1, #3
    2f7e:	430b      	orrs	r3, r1
    2f80:	8113      	strh	r3, [r2, #8]
#ifdef  USB_DEVICE_LPM_SUPPORT
	 // Enable LPM feature
	 usb_device_set_lpm_mode(module_inst, USB_DEVICE_LPM_ACK);
#endif

	 udd_ep_control_state = UDD_EPCTRL_SETUP;
    2f82:	4b0d      	ldr	r3, [pc, #52]	; (2fb8 <_usb_on_bus_reset+0xac>)
    2f84:	701e      	strb	r6, [r3, #0]
{
	// Reset USB Device Stack Core
	udc_reset();
	usb_device_set_address(module_inst,0);
	udd_ctrl_ep_enable(module_inst);
}
    2f86:	b002      	add	sp, #8
    2f88:	bd70      	pop	{r4, r5, r6, pc}
    2f8a:	46c0      	nop			; (mov r8, r8)
    2f8c:	00001d8d 	.word	0x00001d8d
    2f90:	00003bd9 	.word	0x00003bd9
    2f94:	00003be9 	.word	0x00003be9
    2f98:	2000049c 	.word	0x2000049c
    2f9c:	00003ff1 	.word	0x00003ff1
    2fa0:	000030f1 	.word	0x000030f1
    2fa4:	000039d1 	.word	0x000039d1
    2fa8:	00003409 	.word	0x00003409
    2fac:	00002ff9 	.word	0x00002ff9
    2fb0:	00003a21 	.word	0x00003a21
    2fb4:	fffff3ff 	.word	0xfffff3ff
    2fb8:	200001ba 	.word	0x200001ba

00002fbc <udd_ctrl_send_zlp_in>:

/**
 * \brief Control Endpoint send out zero length packet
 */
static void udd_ctrl_send_zlp_in(void)
{
    2fbc:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    2fbe:	2203      	movs	r2, #3
    2fc0:	4b07      	ldr	r3, [pc, #28]	; (2fe0 <udd_ctrl_send_zlp_in+0x24>)
    2fc2:	701a      	strb	r2, [r3, #0]
	usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    2fc4:	4c07      	ldr	r4, [pc, #28]	; (2fe4 <udd_ctrl_send_zlp_in+0x28>)
    2fc6:	4908      	ldr	r1, [pc, #32]	; (2fe8 <udd_ctrl_send_zlp_in+0x2c>)
    2fc8:	0020      	movs	r0, r4
    2fca:	4b08      	ldr	r3, [pc, #32]	; (2fec <udd_ctrl_send_zlp_in+0x30>)
    2fcc:	4798      	blx	r3
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload,0);
    2fce:	4b08      	ldr	r3, [pc, #32]	; (2ff0 <udd_ctrl_send_zlp_in+0x34>)
    2fd0:	689a      	ldr	r2, [r3, #8]
    2fd2:	2300      	movs	r3, #0
    2fd4:	2100      	movs	r1, #0
    2fd6:	0020      	movs	r0, r4
    2fd8:	4c06      	ldr	r4, [pc, #24]	; (2ff4 <udd_ctrl_send_zlp_in+0x38>)
    2fda:	47a0      	blx	r4
}
    2fdc:	bd10      	pop	{r4, pc}
    2fde:	46c0      	nop			; (mov r8, r8)
    2fe0:	200001ba 	.word	0x200001ba
    2fe4:	2000031c 	.word	0x2000031c
    2fe8:	2000049c 	.word	0x2000049c
    2fec:	00003ff1 	.word	0x00003ff1
    2ff0:	20000484 	.word	0x20000484
    2ff4:	00003f55 	.word	0x00003f55

00002ff8 <_usb_ep0_on_tansfer_fail>:
 * \brief Control endpoint transfer fail callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_fail(struct usb_module *module_inst, void* pointer)
{
    2ff8:	b510      	push	{r4, lr}
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
    2ffa:	7989      	ldrb	r1, [r1, #6]
    2ffc:	b24b      	sxtb	r3, r1
    2ffe:	2b00      	cmp	r3, #0
    3000:	da0c      	bge.n	301c <_usb_ep0_on_tansfer_fail+0x24>
 */
static void udd_ctrl_underflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    3002:	4b0d      	ldr	r3, [pc, #52]	; (3038 <_usb_ep0_on_tansfer_fail+0x40>)
    3004:	781b      	ldrb	r3, [r3, #0]
    3006:	2b01      	cmp	r3, #1
    3008:	d102      	bne.n	3010 <_usb_ep0_on_tansfer_fail+0x18>
		/* Host want to stop OUT transaction
		 * then stop to wait OUT data phase and wait IN ZLP handshake */
		udd_ctrl_send_zlp_in();
    300a:	4b0c      	ldr	r3, [pc, #48]	; (303c <_usb_ep0_on_tansfer_fail+0x44>)
    300c:	4798      	blx	r3
    300e:	e012      	b.n	3036 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    3010:	2b04      	cmp	r3, #4
    3012:	d110      	bne.n	3036 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A OUT handshake is waiting by device,
		 * but host want extra IN data then stall extra IN data */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    3014:	480a      	ldr	r0, [pc, #40]	; (3040 <_usb_ep0_on_tansfer_fail+0x48>)
    3016:	4b0b      	ldr	r3, [pc, #44]	; (3044 <_usb_ep0_on_tansfer_fail+0x4c>)
    3018:	4798      	blx	r3
    301a:	e00c      	b.n	3036 <_usb_ep0_on_tansfer_fail+0x3e>
 */
static void udd_ctrl_overflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    301c:	4b06      	ldr	r3, [pc, #24]	; (3038 <_usb_ep0_on_tansfer_fail+0x40>)
    301e:	781b      	ldrb	r3, [r3, #0]
    3020:	2b02      	cmp	r3, #2
    3022:	d103      	bne.n	302c <_usb_ep0_on_tansfer_fail+0x34>
		/* Host want to stop IN transaction
		 * then stop to wait IN data phase and wait OUT ZLP handshake */
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    3024:	2204      	movs	r2, #4
    3026:	4b04      	ldr	r3, [pc, #16]	; (3038 <_usb_ep0_on_tansfer_fail+0x40>)
    3028:	701a      	strb	r2, [r3, #0]
    302a:	e004      	b.n	3036 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    302c:	2b03      	cmp	r3, #3
    302e:	d102      	bne.n	3036 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A IN handshake is waiting by device,
		 * but host want extra OUT data then stall extra OUT data and following status stage */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    3030:	4803      	ldr	r0, [pc, #12]	; (3040 <_usb_ep0_on_tansfer_fail+0x48>)
    3032:	4b04      	ldr	r3, [pc, #16]	; (3044 <_usb_ep0_on_tansfer_fail+0x4c>)
    3034:	4798      	blx	r3
	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
		udd_ctrl_underflow(pointer);
	} else {
		udd_ctrl_overflow(pointer);
	}
}
    3036:	bd10      	pop	{r4, pc}
    3038:	200001ba 	.word	0x200001ba
    303c:	00002fbd 	.word	0x00002fbd
    3040:	2000031c 	.word	0x2000031c
    3044:	00003ea5 	.word	0x00003ea5

00003048 <udd_ctrl_in_sent>:

/**
 * \brief Process control endpoint IN transaction
 */
static void udd_ctrl_in_sent(void)
{
    3048:	b570      	push	{r4, r5, r6, lr}
	static bool b_shortpacket = false;
	uint16_t nb_remain;

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    304a:	4b20      	ldr	r3, [pc, #128]	; (30cc <udd_ctrl_in_sent+0x84>)
    304c:	881a      	ldrh	r2, [r3, #0]
    304e:	4b20      	ldr	r3, [pc, #128]	; (30d0 <udd_ctrl_in_sent+0x88>)
    3050:	899c      	ldrh	r4, [r3, #12]
    3052:	1aa4      	subs	r4, r4, r2
    3054:	b2a4      	uxth	r4, r4

	if (0 == nb_remain) {
    3056:	2c00      	cmp	r4, #0
    3058:	d120      	bne.n	309c <udd_ctrl_in_sent+0x54>
		/* All content of current buffer payload are sent Update number of total data sending by previous payload buffer */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    305a:	491e      	ldr	r1, [pc, #120]	; (30d4 <udd_ctrl_in_sent+0x8c>)
    305c:	880b      	ldrh	r3, [r1, #0]
    305e:	18d3      	adds	r3, r2, r3
    3060:	b29b      	uxth	r3, r3
    3062:	800b      	strh	r3, [r1, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans) || b_shortpacket) {
    3064:	4a1a      	ldr	r2, [pc, #104]	; (30d0 <udd_ctrl_in_sent+0x88>)
    3066:	88d2      	ldrh	r2, [r2, #6]
    3068:	429a      	cmp	r2, r3
    306a:	d003      	beq.n	3074 <udd_ctrl_in_sent+0x2c>
    306c:	4b1a      	ldr	r3, [pc, #104]	; (30d8 <udd_ctrl_in_sent+0x90>)
    306e:	781b      	ldrb	r3, [r3, #0]
    3070:	2b00      	cmp	r3, #0
    3072:	d007      	beq.n	3084 <udd_ctrl_in_sent+0x3c>
			/* All data requested are transferred or a short packet has been sent, then it is the end of data phase.
			 * Generate an OUT ZLP for handshake phase */
			udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    3074:	2204      	movs	r2, #4
    3076:	4b19      	ldr	r3, [pc, #100]	; (30dc <udd_ctrl_in_sent+0x94>)
    3078:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    307a:	4919      	ldr	r1, [pc, #100]	; (30e0 <udd_ctrl_in_sent+0x98>)
    307c:	4819      	ldr	r0, [pc, #100]	; (30e4 <udd_ctrl_in_sent+0x9c>)
    307e:	4b1a      	ldr	r3, [pc, #104]	; (30e8 <udd_ctrl_in_sent+0xa0>)
    3080:	4798      	blx	r3
			return;
    3082:	e022      	b.n	30ca <udd_ctrl_in_sent+0x82>
		}
		/* Need of new buffer because the data phase is not complete */
		if ((!udd_g_ctrlreq.over_under_run) || (!udd_g_ctrlreq.over_under_run())) {
    3084:	4b12      	ldr	r3, [pc, #72]	; (30d0 <udd_ctrl_in_sent+0x88>)
    3086:	695b      	ldr	r3, [r3, #20]
    3088:	2b00      	cmp	r3, #0
    308a:	d00e      	beq.n	30aa <udd_ctrl_in_sent+0x62>
    308c:	4798      	blx	r3
    308e:	2800      	cmp	r0, #0
    3090:	d00b      	beq.n	30aa <udd_ctrl_in_sent+0x62>
			/* Under run then send zlp on IN
			 * Here nb_remain=0, this allows to send a IN ZLP */
		} else {
			/* A new payload buffer is given */
			udd_ctrl_payload_nb_trans = 0;
    3092:	2200      	movs	r2, #0
    3094:	4b0d      	ldr	r3, [pc, #52]	; (30cc <udd_ctrl_in_sent+0x84>)
    3096:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
    3098:	4b0d      	ldr	r3, [pc, #52]	; (30d0 <udd_ctrl_in_sent+0x88>)
    309a:	899c      	ldrh	r4, [r3, #12]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    309c:	2c07      	cmp	r4, #7
    309e:	d904      	bls.n	30aa <udd_ctrl_in_sent+0x62>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
    30a0:	2200      	movs	r2, #0
    30a2:	4b0d      	ldr	r3, [pc, #52]	; (30d8 <udd_ctrl_in_sent+0x90>)
    30a4:	701a      	strb	r2, [r3, #0]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    30a6:	2408      	movs	r4, #8
    30a8:	e002      	b.n	30b0 <udd_ctrl_in_sent+0x68>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
    30aa:	2201      	movs	r2, #1
    30ac:	4b0a      	ldr	r3, [pc, #40]	; (30d8 <udd_ctrl_in_sent+0x90>)
    30ae:	701a      	strb	r2, [r3, #0]
	}

	/* Link payload buffer directly on USB hardware */
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,nb_remain);
    30b0:	4d06      	ldr	r5, [pc, #24]	; (30cc <udd_ctrl_in_sent+0x84>)
    30b2:	882b      	ldrh	r3, [r5, #0]
    30b4:	4a06      	ldr	r2, [pc, #24]	; (30d0 <udd_ctrl_in_sent+0x88>)
    30b6:	6892      	ldr	r2, [r2, #8]
    30b8:	18d2      	adds	r2, r2, r3
    30ba:	0023      	movs	r3, r4
    30bc:	2100      	movs	r1, #0
    30be:	4809      	ldr	r0, [pc, #36]	; (30e4 <udd_ctrl_in_sent+0x9c>)
    30c0:	4e0a      	ldr	r6, [pc, #40]	; (30ec <udd_ctrl_in_sent+0xa4>)
    30c2:	47b0      	blx	r6

	udd_ctrl_payload_nb_trans += nb_remain;
    30c4:	882b      	ldrh	r3, [r5, #0]
    30c6:	18e4      	adds	r4, r4, r3
    30c8:	802c      	strh	r4, [r5, #0]
}
    30ca:	bd70      	pop	{r4, r5, r6, pc}
    30cc:	200001b8 	.word	0x200001b8
    30d0:	20000484 	.word	0x20000484
    30d4:	2000018c 	.word	0x2000018c
    30d8:	2000018e 	.word	0x2000018e
    30dc:	200001ba 	.word	0x200001ba
    30e0:	2000049c 	.word	0x2000049c
    30e4:	2000031c 	.word	0x2000031c
    30e8:	00003ff1 	.word	0x00003ff1
    30ec:	00003f55 	.word	0x00003f55

000030f0 <_usb_ep0_on_setup>:
 * \brief     Endpoint 0 (control) SETUP received callback
 * \param[in] module_inst pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_setup(struct usb_module *module_inst, void* pointer)
{
    30f0:	b510      	push	{r4, lr}
    30f2:	000c      	movs	r4, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    30f4:	4b2c      	ldr	r3, [pc, #176]	; (31a8 <_usb_ep0_on_setup+0xb8>)
    30f6:	781b      	ldrb	r3, [r3, #0]
    30f8:	2b00      	cmp	r3, #0
    30fa:	d007      	beq.n	310c <_usb_ep0_on_setup+0x1c>
		if (NULL != udd_g_ctrlreq.callback) {
    30fc:	4b2b      	ldr	r3, [pc, #172]	; (31ac <_usb_ep0_on_setup+0xbc>)
    30fe:	691b      	ldr	r3, [r3, #16]
    3100:	2b00      	cmp	r3, #0
    3102:	d000      	beq.n	3106 <_usb_ep0_on_setup+0x16>
			udd_g_ctrlreq.callback();
    3104:	4798      	blx	r3
		}
		udd_ep_control_state = UDD_EPCTRL_SETUP;
    3106:	2200      	movs	r2, #0
    3108:	4b27      	ldr	r3, [pc, #156]	; (31a8 <_usb_ep0_on_setup+0xb8>)
    310a:	701a      	strb	r2, [r3, #0]
	}
	if ( 8 != ep_callback_para->received_bytes) {
    310c:	8823      	ldrh	r3, [r4, #0]
    310e:	2b08      	cmp	r3, #8
    3110:	d002      	beq.n	3118 <_usb_ep0_on_setup+0x28>
		udd_ctrl_stall_data();
    3112:	4b27      	ldr	r3, [pc, #156]	; (31b0 <_usb_ep0_on_setup+0xc0>)
    3114:	4798      	blx	r3
		return;
    3116:	e045      	b.n	31a4 <_usb_ep0_on_setup+0xb4>
/**
 * \brief Control Endpoint translate the data in buffer into Device Request Struct
 */
static void udd_ctrl_fetch_ram(void)
{
	udd_g_ctrlreq.req.bmRequestType = udd_ctrl_buffer[0];
    3118:	4a24      	ldr	r2, [pc, #144]	; (31ac <_usb_ep0_on_setup+0xbc>)
    311a:	4b26      	ldr	r3, [pc, #152]	; (31b4 <_usb_ep0_on_setup+0xc4>)
    311c:	7819      	ldrb	r1, [r3, #0]
    311e:	7011      	strb	r1, [r2, #0]
	udd_g_ctrlreq.req.bRequest = udd_ctrl_buffer[1];
    3120:	7859      	ldrb	r1, [r3, #1]
    3122:	7051      	strb	r1, [r2, #1]
	udd_g_ctrlreq.req.wValue = ((uint16_t)(udd_ctrl_buffer[3]) << 8) + udd_ctrl_buffer[2];
    3124:	78d9      	ldrb	r1, [r3, #3]
    3126:	0209      	lsls	r1, r1, #8
    3128:	7898      	ldrb	r0, [r3, #2]
    312a:	1841      	adds	r1, r0, r1
    312c:	8051      	strh	r1, [r2, #2]
	udd_g_ctrlreq.req.wIndex = ((uint16_t)(udd_ctrl_buffer[5]) << 8) + udd_ctrl_buffer[4];
    312e:	7959      	ldrb	r1, [r3, #5]
    3130:	0209      	lsls	r1, r1, #8
    3132:	7918      	ldrb	r0, [r3, #4]
    3134:	1841      	adds	r1, r0, r1
    3136:	8091      	strh	r1, [r2, #4]
	udd_g_ctrlreq.req.wLength = ((uint16_t)(udd_ctrl_buffer[7]) << 8) + udd_ctrl_buffer[6];
    3138:	79d9      	ldrb	r1, [r3, #7]
    313a:	0209      	lsls	r1, r1, #8
    313c:	799b      	ldrb	r3, [r3, #6]
    313e:	185b      	adds	r3, r3, r1
    3140:	80d3      	strh	r3, [r2, #6]
	if ( 8 != ep_callback_para->received_bytes) {
		udd_ctrl_stall_data();
		return;
	} else {
		udd_ctrl_fetch_ram();
		if (false == udc_process_setup()) {
    3142:	4b1d      	ldr	r3, [pc, #116]	; (31b8 <_usb_ep0_on_setup+0xc8>)
    3144:	4798      	blx	r3
    3146:	2800      	cmp	r0, #0
    3148:	d102      	bne.n	3150 <_usb_ep0_on_setup+0x60>
			udd_ctrl_stall_data();
    314a:	4b19      	ldr	r3, [pc, #100]	; (31b0 <_usb_ep0_on_setup+0xc0>)
    314c:	4798      	blx	r3
			return;
    314e:	e029      	b.n	31a4 <_usb_ep0_on_setup+0xb4>
		} else if (Udd_setup_is_in()) {
    3150:	4b16      	ldr	r3, [pc, #88]	; (31ac <_usb_ep0_on_setup+0xbc>)
    3152:	781b      	ldrb	r3, [r3, #0]
    3154:	2b7f      	cmp	r3, #127	; 0x7f
    3156:	d910      	bls.n	317a <_usb_ep0_on_setup+0x8a>
			udd_ctrl_prev_payload_nb_trans = 0;
    3158:	2300      	movs	r3, #0
    315a:	4a18      	ldr	r2, [pc, #96]	; (31bc <_usb_ep0_on_setup+0xcc>)
    315c:	8013      	strh	r3, [r2, #0]
			udd_ctrl_payload_nb_trans = 0;
    315e:	4a18      	ldr	r2, [pc, #96]	; (31c0 <_usb_ep0_on_setup+0xd0>)
    3160:	8013      	strh	r3, [r2, #0]
			udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    3162:	2202      	movs	r2, #2
    3164:	4b10      	ldr	r3, [pc, #64]	; (31a8 <_usb_ep0_on_setup+0xb8>)
    3166:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    3168:	2308      	movs	r3, #8
    316a:	4a12      	ldr	r2, [pc, #72]	; (31b4 <_usb_ep0_on_setup+0xc4>)
    316c:	2100      	movs	r1, #0
    316e:	4815      	ldr	r0, [pc, #84]	; (31c4 <_usb_ep0_on_setup+0xd4>)
    3170:	4c15      	ldr	r4, [pc, #84]	; (31c8 <_usb_ep0_on_setup+0xd8>)
    3172:	47a0      	blx	r4
			udd_ctrl_in_sent();
    3174:	4b15      	ldr	r3, [pc, #84]	; (31cc <_usb_ep0_on_setup+0xdc>)
    3176:	4798      	blx	r3
    3178:	e014      	b.n	31a4 <_usb_ep0_on_setup+0xb4>
		} else {
			if(0 == udd_g_ctrlreq.req.wLength) {
    317a:	4b0c      	ldr	r3, [pc, #48]	; (31ac <_usb_ep0_on_setup+0xbc>)
    317c:	88db      	ldrh	r3, [r3, #6]
    317e:	2b00      	cmp	r3, #0
    3180:	d102      	bne.n	3188 <_usb_ep0_on_setup+0x98>
				udd_ctrl_send_zlp_in();
    3182:	4b13      	ldr	r3, [pc, #76]	; (31d0 <_usb_ep0_on_setup+0xe0>)
    3184:	4798      	blx	r3
				return;
    3186:	e00d      	b.n	31a4 <_usb_ep0_on_setup+0xb4>
			} else {
				udd_ctrl_prev_payload_nb_trans = 0;
    3188:	2300      	movs	r3, #0
    318a:	4a0c      	ldr	r2, [pc, #48]	; (31bc <_usb_ep0_on_setup+0xcc>)
    318c:	8013      	strh	r3, [r2, #0]
				udd_ctrl_payload_nb_trans = 0;
    318e:	4a0c      	ldr	r2, [pc, #48]	; (31c0 <_usb_ep0_on_setup+0xd0>)
    3190:	8013      	strh	r3, [r2, #0]
				udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    3192:	2201      	movs	r2, #1
    3194:	4b04      	ldr	r3, [pc, #16]	; (31a8 <_usb_ep0_on_setup+0xb8>)
    3196:	701a      	strb	r2, [r3, #0]
				/* Initialize buffer size and enable OUT bank */
				usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    3198:	2308      	movs	r3, #8
    319a:	4a06      	ldr	r2, [pc, #24]	; (31b4 <_usb_ep0_on_setup+0xc4>)
    319c:	2100      	movs	r1, #0
    319e:	4809      	ldr	r0, [pc, #36]	; (31c4 <_usb_ep0_on_setup+0xd4>)
    31a0:	4c09      	ldr	r4, [pc, #36]	; (31c8 <_usb_ep0_on_setup+0xd8>)
    31a2:	47a0      	blx	r4
			}
		}
	}
}
    31a4:	bd10      	pop	{r4, pc}
    31a6:	46c0      	nop			; (mov r8, r8)
    31a8:	200001ba 	.word	0x200001ba
    31ac:	20000484 	.word	0x20000484
    31b0:	00002e19 	.word	0x00002e19
    31b4:	2000049c 	.word	0x2000049c
    31b8:	00001e29 	.word	0x00001e29
    31bc:	2000018c 	.word	0x2000018c
    31c0:	200001b8 	.word	0x200001b8
    31c4:	2000031c 	.word	0x2000031c
    31c8:	00003fa5 	.word	0x00003fa5
    31cc:	00003049 	.word	0x00003049
    31d0:	00002fbd 	.word	0x00002fbd

000031d4 <_usb_on_sof_notify>:
 * \brief Control endpoint SOF callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_sof_notify(struct usb_module *module_inst, void *pointer)
{
    31d4:	b510      	push	{r4, lr}
	udc_sof_notify();
    31d6:	4b02      	ldr	r3, [pc, #8]	; (31e0 <_usb_on_sof_notify+0xc>)
    31d8:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
	UDC_SOF_EVENT();
    31da:	4b02      	ldr	r3, [pc, #8]	; (31e4 <_usb_on_sof_notify+0x10>)
    31dc:	4798      	blx	r3
#endif
}
    31de:	bd10      	pop	{r4, pc}
    31e0:	00001de9 	.word	0x00001de9
    31e4:	000049d9 	.word	0x000049d9

000031e8 <_usb_on_suspend>:
 * \brief Control endpoint Suspend callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_suspend(struct usb_module *module_inst, void *pointer)
{
    31e8:	b510      	push	{r4, lr}
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    31ea:	4c07      	ldr	r4, [pc, #28]	; (3208 <_usb_on_suspend+0x20>)
    31ec:	2104      	movs	r1, #4
    31ee:	0020      	movs	r0, r4
    31f0:	4b06      	ldr	r3, [pc, #24]	; (320c <_usb_on_suspend+0x24>)
    31f2:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    31f4:	2102      	movs	r1, #2
    31f6:	0020      	movs	r0, r4
    31f8:	4b05      	ldr	r3, [pc, #20]	; (3210 <_usb_on_suspend+0x28>)
    31fa:	4798      	blx	r3
	udd_sleep_mode(UDD_STATE_SUSPEND);
    31fc:	2001      	movs	r0, #1
    31fe:	4b05      	ldr	r3, [pc, #20]	; (3214 <_usb_on_suspend+0x2c>)
    3200:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
	UDC_SUSPEND_EVENT();
    3202:	4b05      	ldr	r3, [pc, #20]	; (3218 <_usb_on_suspend+0x30>)
    3204:	4798      	blx	r3
#endif
}
    3206:	bd10      	pop	{r4, pc}
    3208:	2000031c 	.word	0x2000031c
    320c:	000039b5 	.word	0x000039b5
    3210:	00003995 	.word	0x00003995
    3214:	00002ba5 	.word	0x00002ba5
    3218:	000049c1 	.word	0x000049c1

0000321c <udd_ep_abort>:
		udd_ep_trans_out_next(pointer);
	}
}

void udd_ep_abort(udd_ep_id_t ep)
{
    321c:	b510      	push	{r4, lr}
    321e:	0004      	movs	r4, r0
	udd_ep_job_t *ptr_job;

	usb_device_endpoint_abort_job(&usb_device, ep);
    3220:	0001      	movs	r1, r0
    3222:	480a      	ldr	r0, [pc, #40]	; (324c <udd_ep_abort+0x30>)
    3224:	4b0a      	ldr	r3, [pc, #40]	; (3250 <udd_ep_abort+0x34>)
    3226:	4798      	blx	r3

	/* Job complete then call callback */
	ptr_job = udd_ep_get_job(ep);
    3228:	0020      	movs	r0, r4
    322a:	4b0a      	ldr	r3, [pc, #40]	; (3254 <udd_ep_abort+0x38>)
    322c:	4798      	blx	r3
	if (!ptr_job->busy) {
    322e:	7c83      	ldrb	r3, [r0, #18]
    3230:	07db      	lsls	r3, r3, #31
    3232:	d50a      	bpl.n	324a <udd_ep_abort+0x2e>
		return;
	}
	ptr_job->busy = false;
    3234:	7c83      	ldrb	r3, [r0, #18]
    3236:	2201      	movs	r2, #1
    3238:	4393      	bics	r3, r2
    323a:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    323c:	6803      	ldr	r3, [r0, #0]
    323e:	2b00      	cmp	r3, #0
    3240:	d003      	beq.n	324a <udd_ep_abort+0x2e>
		/* It can be a Transfer or stall callback */
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT, ptr_job->nb_trans, ep);
    3242:	68c1      	ldr	r1, [r0, #12]
    3244:	0022      	movs	r2, r4
    3246:	2001      	movs	r0, #1
    3248:	4798      	blx	r3
	}
}
    324a:	bd10      	pop	{r4, pc}
    324c:	2000031c 	.word	0x2000031c
    3250:	00003e41 	.word	0x00003e41
    3254:	00002c51 	.word	0x00002c51

00003258 <udd_get_frame_number>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device frame number value.
 */
static inline uint16_t usb_device_get_frame_number(struct usb_module *module_inst)
{
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.bit.FNUM));
    3258:	4b02      	ldr	r3, [pc, #8]	; (3264 <udd_get_frame_number+0xc>)
    325a:	681b      	ldr	r3, [r3, #0]
    325c:	8a18      	ldrh	r0, [r3, #16]
    325e:	0480      	lsls	r0, r0, #18
    3260:	0d40      	lsrs	r0, r0, #21
}

uint16_t udd_get_frame_number(void)
{
	return usb_device_get_frame_number(&usb_device);
}
    3262:	4770      	bx	lr
    3264:	2000031c 	.word	0x2000031c

00003268 <udd_ep_free>:
{
	return usb_device_get_micro_frame_number(&usb_device);
}

void udd_ep_free(udd_ep_id_t ep)
{
    3268:	b570      	push	{r4, r5, r6, lr}
    326a:	b082      	sub	sp, #8
    326c:	0004      	movs	r4, r0
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    326e:	ad01      	add	r5, sp, #4
    3270:	0028      	movs	r0, r5
    3272:	4b0d      	ldr	r3, [pc, #52]	; (32a8 <udd_ep_free+0x40>)
    3274:	4798      	blx	r3

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
	udd_ep_abort(ep);
    3276:	0020      	movs	r0, r4
    3278:	4b0c      	ldr	r3, [pc, #48]	; (32ac <udd_ep_free+0x44>)
    327a:	4798      	blx	r3

	config_ep.ep_address = ep;
    327c:	702c      	strb	r4, [r5, #0]
	config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_DISABLE;
    327e:	2300      	movs	r3, #0
    3280:	70eb      	strb	r3, [r5, #3]
	usb_device_endpoint_set_config(&usb_device, &config_ep);
    3282:	4e0b      	ldr	r6, [pc, #44]	; (32b0 <udd_ep_free+0x48>)
    3284:	0029      	movs	r1, r5
    3286:	0030      	movs	r0, r6
    3288:	4b0a      	ldr	r3, [pc, #40]	; (32b4 <udd_ep_free+0x4c>)
    328a:	4798      	blx	r3
	usb_device_endpoint_unregister_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    328c:	210f      	movs	r1, #15
    328e:	4021      	ands	r1, r4
    3290:	2200      	movs	r2, #0
    3292:	0030      	movs	r0, r6
    3294:	4b08      	ldr	r3, [pc, #32]	; (32b8 <udd_ep_free+0x50>)
    3296:	4798      	blx	r3
	usb_device_endpoint_disable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    3298:	2200      	movs	r2, #0
    329a:	0021      	movs	r1, r4
    329c:	0030      	movs	r0, r6
    329e:	4b07      	ldr	r3, [pc, #28]	; (32bc <udd_ep_free+0x54>)
    32a0:	4798      	blx	r3
}
    32a2:	b002      	add	sp, #8
    32a4:	bd70      	pop	{r4, r5, r6, pc}
    32a6:	46c0      	nop			; (mov r8, r8)
    32a8:	00003bd9 	.word	0x00003bd9
    32ac:	0000321d 	.word	0x0000321d
    32b0:	2000031c 	.word	0x2000031c
    32b4:	00003be9 	.word	0x00003be9
    32b8:	000039f9 	.word	0x000039f9
    32bc:	00003afd 	.word	0x00003afd

000032c0 <udd_ep_alloc>:

bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes, uint16_t MaxEndpointSize)
{
    32c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    32c2:	b083      	sub	sp, #12
    32c4:	0006      	movs	r6, r0
    32c6:	000c      	movs	r4, r1
    32c8:	0015      	movs	r5, r2
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    32ca:	af01      	add	r7, sp, #4
    32cc:	0038      	movs	r0, r7
    32ce:	4b36      	ldr	r3, [pc, #216]	; (33a8 <udd_ep_alloc+0xe8>)
    32d0:	4798      	blx	r3

	config_ep.ep_address = ep;
    32d2:	703e      	strb	r6, [r7, #0]

	if(MaxEndpointSize <= 8) {
    32d4:	2d08      	cmp	r5, #8
    32d6:	d803      	bhi.n	32e0 <udd_ep_alloc+0x20>
		config_ep.ep_size = USB_ENDPOINT_8_BYTE;
    32d8:	2200      	movs	r2, #0
    32da:	ab01      	add	r3, sp, #4
    32dc:	705a      	strb	r2, [r3, #1]
    32de:	e02e      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 16) {
    32e0:	2d10      	cmp	r5, #16
    32e2:	d803      	bhi.n	32ec <udd_ep_alloc+0x2c>
		config_ep.ep_size = USB_ENDPOINT_16_BYTE;
    32e4:	2201      	movs	r2, #1
    32e6:	ab01      	add	r3, sp, #4
    32e8:	705a      	strb	r2, [r3, #1]
    32ea:	e028      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 32) {
    32ec:	2d20      	cmp	r5, #32
    32ee:	d803      	bhi.n	32f8 <udd_ep_alloc+0x38>
		config_ep.ep_size = USB_ENDPOINT_32_BYTE;
    32f0:	2202      	movs	r2, #2
    32f2:	ab01      	add	r3, sp, #4
    32f4:	705a      	strb	r2, [r3, #1]
    32f6:	e022      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 64) {
    32f8:	2d40      	cmp	r5, #64	; 0x40
    32fa:	d803      	bhi.n	3304 <udd_ep_alloc+0x44>
		config_ep.ep_size = USB_ENDPOINT_64_BYTE;
    32fc:	2203      	movs	r2, #3
    32fe:	ab01      	add	r3, sp, #4
    3300:	705a      	strb	r2, [r3, #1]
    3302:	e01c      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 128) {
    3304:	2d80      	cmp	r5, #128	; 0x80
    3306:	d803      	bhi.n	3310 <udd_ep_alloc+0x50>
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
    3308:	2204      	movs	r2, #4
    330a:	ab01      	add	r3, sp, #4
    330c:	705a      	strb	r2, [r3, #1]
    330e:	e016      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 256) {
    3310:	2380      	movs	r3, #128	; 0x80
    3312:	005b      	lsls	r3, r3, #1
    3314:	429d      	cmp	r5, r3
    3316:	d803      	bhi.n	3320 <udd_ep_alloc+0x60>
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
    3318:	2205      	movs	r2, #5
    331a:	ab01      	add	r3, sp, #4
    331c:	705a      	strb	r2, [r3, #1]
    331e:	e00e      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 512) {
    3320:	2380      	movs	r3, #128	; 0x80
    3322:	009b      	lsls	r3, r3, #2
    3324:	429d      	cmp	r5, r3
    3326:	d803      	bhi.n	3330 <udd_ep_alloc+0x70>
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
    3328:	2206      	movs	r2, #6
    332a:	ab01      	add	r3, sp, #4
    332c:	705a      	strb	r2, [r3, #1]
    332e:	e006      	b.n	333e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 1023) {
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
	} else {
		return false;
    3330:	2300      	movs	r3, #0
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
	} else if(MaxEndpointSize <= 256) {
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
	} else if(MaxEndpointSize <= 512) {
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
	} else if(MaxEndpointSize <= 1023) {
    3332:	4a1e      	ldr	r2, [pc, #120]	; (33ac <udd_ep_alloc+0xec>)
    3334:	4295      	cmp	r5, r2
    3336:	d833      	bhi.n	33a0 <udd_ep_alloc+0xe0>
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
    3338:	2207      	movs	r2, #7
    333a:	ab01      	add	r3, sp, #4
    333c:	705a      	strb	r2, [r3, #1]
	} else {
		return false;
	}
	udd_ep_job_t *ptr_job = udd_ep_get_job(ep);
    333e:	0030      	movs	r0, r6
    3340:	4b1b      	ldr	r3, [pc, #108]	; (33b0 <udd_ep_alloc+0xf0>)
    3342:	4798      	blx	r3
	ptr_job->ep_size = MaxEndpointSize;
    3344:	8205      	strh	r5, [r0, #16]

	bmAttributes = bmAttributes & USB_EP_TYPE_MASK;
    3346:	2103      	movs	r1, #3
    3348:	4021      	ands	r1, r4

	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
    334a:	2901      	cmp	r1, #1
    334c:	d103      	bne.n	3356 <udd_ep_alloc+0x96>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
    334e:	2202      	movs	r2, #2
    3350:	ab01      	add	r3, sp, #4
    3352:	70da      	strb	r2, [r3, #3]
    3354:	e00b      	b.n	336e <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
    3356:	2902      	cmp	r1, #2
    3358:	d103      	bne.n	3362 <udd_ep_alloc+0xa2>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
    335a:	2203      	movs	r2, #3
    335c:	ab01      	add	r3, sp, #4
    335e:	70da      	strb	r2, [r3, #3]
    3360:	e005      	b.n	336e <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
	} else {
		return false;
    3362:	2300      	movs	r3, #0
	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
    3364:	2903      	cmp	r1, #3
    3366:	d11b      	bne.n	33a0 <udd_ep_alloc+0xe0>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
    3368:	2204      	movs	r2, #4
    336a:	ab01      	add	r3, sp, #4
    336c:	70da      	strb	r2, [r3, #3]
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    336e:	a901      	add	r1, sp, #4
    3370:	4810      	ldr	r0, [pc, #64]	; (33b4 <udd_ep_alloc+0xf4>)
    3372:	4b11      	ldr	r3, [pc, #68]	; (33b8 <udd_ep_alloc+0xf8>)
    3374:	4798      	blx	r3
		return false;
    3376:	2300      	movs	r3, #0
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    3378:	2800      	cmp	r0, #0
    337a:	d111      	bne.n	33a0 <udd_ep_alloc+0xe0>
		return false;
	}
	usb_device_endpoint_register_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,udd_ep_transfer_process);
    337c:	210f      	movs	r1, #15
    337e:	4031      	ands	r1, r6
    3380:	4c0c      	ldr	r4, [pc, #48]	; (33b4 <udd_ep_alloc+0xf4>)
    3382:	4b0e      	ldr	r3, [pc, #56]	; (33bc <udd_ep_alloc+0xfc>)
    3384:	2200      	movs	r2, #0
    3386:	0020      	movs	r0, r4
    3388:	4d0d      	ldr	r5, [pc, #52]	; (33c0 <udd_ep_alloc+0x100>)
    338a:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    338c:	2200      	movs	r2, #0
    338e:	0031      	movs	r1, r6
    3390:	0020      	movs	r0, r4
    3392:	4d0c      	ldr	r5, [pc, #48]	; (33c4 <udd_ep_alloc+0x104>)
    3394:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    3396:	2201      	movs	r2, #1
    3398:	0031      	movs	r1, r6
    339a:	0020      	movs	r0, r4
    339c:	47a8      	blx	r5

	return true;
    339e:	2301      	movs	r3, #1
}
    33a0:	0018      	movs	r0, r3
    33a2:	b003      	add	sp, #12
    33a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33a6:	46c0      	nop			; (mov r8, r8)
    33a8:	00003bd9 	.word	0x00003bd9
    33ac:	000003ff 	.word	0x000003ff
    33b0:	00002c51 	.word	0x00002c51
    33b4:	2000031c 	.word	0x2000031c
    33b8:	00003be9 	.word	0x00003be9
    33bc:	00002c6d 	.word	0x00002c6d
    33c0:	000039d1 	.word	0x000039d1
    33c4:	00003a21 	.word	0x00003a21

000033c8 <udd_ep_is_halted>:

bool udd_ep_is_halted(udd_ep_id_t ep)
{
    33c8:	b510      	push	{r4, lr}
    33ca:	0001      	movs	r1, r0
	return usb_device_endpoint_is_halted(&usb_device, ep);
    33cc:	4801      	ldr	r0, [pc, #4]	; (33d4 <udd_ep_is_halted+0xc>)
    33ce:	4b02      	ldr	r3, [pc, #8]	; (33d8 <udd_ep_is_halted+0x10>)
    33d0:	4798      	blx	r3
}
    33d2:	bd10      	pop	{r4, pc}
    33d4:	2000031c 	.word	0x2000031c
    33d8:	00003e79 	.word	0x00003e79

000033dc <udd_ep_set_halt>:

bool udd_ep_set_halt(udd_ep_id_t ep)
{
    33dc:	b510      	push	{r4, lr}
    33de:	0004      	movs	r4, r0
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    33e0:	230f      	movs	r3, #15
    33e2:	4003      	ands	r3, r0
		return false;
    33e4:	2000      	movs	r0, #0

bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    33e6:	2b01      	cmp	r3, #1
    33e8:	d807      	bhi.n	33fa <udd_ep_set_halt+0x1e>
		return false;
	}

	usb_device_endpoint_set_halt(&usb_device, ep);
    33ea:	0021      	movs	r1, r4
    33ec:	4803      	ldr	r0, [pc, #12]	; (33fc <udd_ep_set_halt+0x20>)
    33ee:	4b04      	ldr	r3, [pc, #16]	; (3400 <udd_ep_set_halt+0x24>)
    33f0:	4798      	blx	r3

	udd_ep_abort(ep);
    33f2:	0020      	movs	r0, r4
    33f4:	4b03      	ldr	r3, [pc, #12]	; (3404 <udd_ep_set_halt+0x28>)
    33f6:	4798      	blx	r3
	return true;
    33f8:	2001      	movs	r0, #1
}
    33fa:	bd10      	pop	{r4, pc}
    33fc:	2000031c 	.word	0x2000031c
    3400:	00003ea5 	.word	0x00003ea5
    3404:	0000321d 	.word	0x0000321d

00003408 <_usb_ep0_on_tansfer_ok>:
 * \brief Control endpoint transfer complete callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
    3408:	b570      	push	{r4, r5, r6, lr}
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
    340a:	4b34      	ldr	r3, [pc, #208]	; (34dc <_usb_ep0_on_tansfer_ok+0xd4>)
    340c:	781b      	ldrb	r3, [r3, #0]
    340e:	2b01      	cmp	r3, #1
    3410:	d155      	bne.n	34be <_usb_ep0_on_tansfer_ok+0xb6>
static void udd_ctrl_out_received(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	uint16_t nb_data;
	nb_data = ep_callback_para->received_bytes; /* Read data received during OUT phase */
    3412:	880d      	ldrh	r5, [r1, #0]

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    3414:	4b32      	ldr	r3, [pc, #200]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    3416:	899b      	ldrh	r3, [r3, #12]
    3418:	4a32      	ldr	r2, [pc, #200]	; (34e4 <_usb_ep0_on_tansfer_ok+0xdc>)
    341a:	8814      	ldrh	r4, [r2, #0]
    341c:	1962      	adds	r2, r4, r5
    341e:	4293      	cmp	r3, r2
    3420:	da01      	bge.n	3426 <_usb_ep0_on_tansfer_ok+0x1e>
		/* Payload buffer too small */
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    3422:	1b1d      	subs	r5, r3, r4
    3424:	b2ad      	uxth	r5, r5
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
    3426:	4b2e      	ldr	r3, [pc, #184]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    3428:	6898      	ldr	r0, [r3, #8]
    342a:	1900      	adds	r0, r0, r4
    342c:	002a      	movs	r2, r5
    342e:	492e      	ldr	r1, [pc, #184]	; (34e8 <_usb_ep0_on_tansfer_ok+0xe0>)
    3430:	4b2e      	ldr	r3, [pc, #184]	; (34ec <_usb_ep0_on_tansfer_ok+0xe4>)
    3432:	4798      	blx	r3
	udd_ctrl_payload_nb_trans += nb_data;
    3434:	1964      	adds	r4, r4, r5
    3436:	b2a4      	uxth	r4, r4
    3438:	4b2a      	ldr	r3, [pc, #168]	; (34e4 <_usb_ep0_on_tansfer_ok+0xdc>)
    343a:	801c      	strh	r4, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    343c:	2d08      	cmp	r5, #8
    343e:	d106      	bne.n	344e <_usb_ep0_on_tansfer_ok+0x46>
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    3440:	4b27      	ldr	r3, [pc, #156]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    3442:	88da      	ldrh	r2, [r3, #6]
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    3444:	4b2a      	ldr	r3, [pc, #168]	; (34f0 <_usb_ep0_on_tansfer_ok+0xe8>)
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    3446:	881b      	ldrh	r3, [r3, #0]
    3448:	191b      	adds	r3, r3, r4
    344a:	429a      	cmp	r2, r3
    344c:	dc10      	bgt.n	3470 <_usb_ep0_on_tansfer_ok+0x68>
		/* End of reception because it is a short packet
		 * or all data are transferred */

		/* Before send ZLP, call intermediate callback
		 * in case of data receive generate a stall */
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    344e:	4b24      	ldr	r3, [pc, #144]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    3450:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
    3452:	695b      	ldr	r3, [r3, #20]
    3454:	2b00      	cmp	r3, #0
    3456:	d008      	beq.n	346a <_usb_ep0_on_tansfer_ok+0x62>
			if (!udd_g_ctrlreq.over_under_run()) {
    3458:	4798      	blx	r3
    345a:	2800      	cmp	r0, #0
    345c:	d105      	bne.n	346a <_usb_ep0_on_tansfer_ok+0x62>
				/* Stall ZLP */
				udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    345e:	2205      	movs	r2, #5
    3460:	4b1e      	ldr	r3, [pc, #120]	; (34dc <_usb_ep0_on_tansfer_ok+0xd4>)
    3462:	701a      	strb	r2, [r3, #0]
				/* Stall all packets on IN & OUT control endpoint */
				udd_ep_set_halt(0);
    3464:	4b23      	ldr	r3, [pc, #140]	; (34f4 <_usb_ep0_on_tansfer_ok+0xec>)
    3466:	4798      	blx	r3
    3468:	e036      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
				/* Ack reception of OUT to replace NAK by a STALL */
				return;
			}
		}
		/* Send IN ZLP to ACK setup request */
		udd_ctrl_send_zlp_in();
    346a:	4b23      	ldr	r3, [pc, #140]	; (34f8 <_usb_ep0_on_tansfer_ok+0xf0>)
    346c:	4798      	blx	r3
    346e:	e033      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    3470:	4b1b      	ldr	r3, [pc, #108]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    3472:	899b      	ldrh	r3, [r3, #12]
    3474:	42a3      	cmp	r3, r4
    3476:	d11b      	bne.n	34b0 <_usb_ep0_on_tansfer_ok+0xa8>
		/* Overrun then request a new payload buffer */
		if (!udd_g_ctrlreq.over_under_run) {
    3478:	4b19      	ldr	r3, [pc, #100]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    347a:	695b      	ldr	r3, [r3, #20]
    347c:	2b00      	cmp	r3, #0
    347e:	d106      	bne.n	348e <_usb_ep0_on_tansfer_ok+0x86>
			/* No callback available to request a new payload buffer
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3480:	2205      	movs	r2, #5
    3482:	4b16      	ldr	r3, [pc, #88]	; (34dc <_usb_ep0_on_tansfer_ok+0xd4>)
    3484:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    3486:	2000      	movs	r0, #0
    3488:	4b1a      	ldr	r3, [pc, #104]	; (34f4 <_usb_ep0_on_tansfer_ok+0xec>)
    348a:	4798      	blx	r3
    348c:	e024      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    348e:	4798      	blx	r3
    3490:	2800      	cmp	r0, #0
    3492:	d105      	bne.n	34a0 <_usb_ep0_on_tansfer_ok+0x98>
			/* No new payload buffer delivered
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3494:	2205      	movs	r2, #5
    3496:	4b11      	ldr	r3, [pc, #68]	; (34dc <_usb_ep0_on_tansfer_ok+0xd4>)
    3498:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    349a:	4b16      	ldr	r3, [pc, #88]	; (34f4 <_usb_ep0_on_tansfer_ok+0xec>)
    349c:	4798      	blx	r3
    349e:	e01b      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		/* New payload buffer available
		 * Update number of total data received */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    34a0:	4913      	ldr	r1, [pc, #76]	; (34f0 <_usb_ep0_on_tansfer_ok+0xe8>)
    34a2:	4a10      	ldr	r2, [pc, #64]	; (34e4 <_usb_ep0_on_tansfer_ok+0xdc>)
    34a4:	8808      	ldrh	r0, [r1, #0]
    34a6:	8813      	ldrh	r3, [r2, #0]
    34a8:	18c3      	adds	r3, r0, r3
    34aa:	800b      	strh	r3, [r1, #0]

		/* Reinitialize reception on payload buffer */
		udd_ctrl_payload_nb_trans = 0;
    34ac:	2300      	movs	r3, #0
    34ae:	8013      	strh	r3, [r2, #0]
	}
	usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    34b0:	2308      	movs	r3, #8
    34b2:	4a0d      	ldr	r2, [pc, #52]	; (34e8 <_usb_ep0_on_tansfer_ok+0xe0>)
    34b4:	2100      	movs	r1, #0
    34b6:	4811      	ldr	r0, [pc, #68]	; (34fc <_usb_ep0_on_tansfer_ok+0xf4>)
    34b8:	4c11      	ldr	r4, [pc, #68]	; (3500 <_usb_ep0_on_tansfer_ok+0xf8>)
    34ba:	47a0      	blx	r4
    34bc:	e00c      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
			udd_ctrl_out_received(pointer);
		} else if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) { /* handshake In for status stage */
    34be:	2b02      	cmp	r3, #2
    34c0:	d102      	bne.n	34c8 <_usb_ep0_on_tansfer_ok+0xc0>
			udd_ctrl_in_sent();
    34c2:	4b10      	ldr	r3, [pc, #64]	; (3504 <_usb_ep0_on_tansfer_ok+0xfc>)
    34c4:	4798      	blx	r3
    34c6:	e007      	b.n	34d8 <_usb_ep0_on_tansfer_ok+0xd0>
		} else {
			if (NULL != udd_g_ctrlreq.callback) {
    34c8:	4b05      	ldr	r3, [pc, #20]	; (34e0 <_usb_ep0_on_tansfer_ok+0xd8>)
    34ca:	691b      	ldr	r3, [r3, #16]
    34cc:	2b00      	cmp	r3, #0
    34ce:	d000      	beq.n	34d2 <_usb_ep0_on_tansfer_ok+0xca>
				udd_g_ctrlreq.callback();
    34d0:	4798      	blx	r3
			}
			udd_ep_control_state = UDD_EPCTRL_SETUP;
    34d2:	2200      	movs	r2, #0
    34d4:	4b01      	ldr	r3, [pc, #4]	; (34dc <_usb_ep0_on_tansfer_ok+0xd4>)
    34d6:	701a      	strb	r2, [r3, #0]
		}
}
    34d8:	bd70      	pop	{r4, r5, r6, pc}
    34da:	46c0      	nop			; (mov r8, r8)
    34dc:	200001ba 	.word	0x200001ba
    34e0:	20000484 	.word	0x20000484
    34e4:	200001b8 	.word	0x200001b8
    34e8:	2000049c 	.word	0x2000049c
    34ec:	00004dc9 	.word	0x00004dc9
    34f0:	2000018c 	.word	0x2000018c
    34f4:	000033dd 	.word	0x000033dd
    34f8:	00002fbd 	.word	0x00002fbd
    34fc:	2000031c 	.word	0x2000031c
    3500:	00003fa5 	.word	0x00003fa5
    3504:	00003049 	.word	0x00003049

00003508 <udd_ep_clear_halt>:
	udd_ep_abort(ep);
	return true;
}

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
    3508:	b570      	push	{r4, r5, r6, lr}
    350a:	0004      	movs	r4, r0
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    350c:	230f      	movs	r3, #15
    350e:	4003      	ands	r3, r0
		return false;
    3510:	2000      	movs	r0, #0
bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    3512:	2b01      	cmp	r3, #1
    3514:	d812      	bhi.n	353c <udd_ep_clear_halt+0x34>
		return false;
	}
	ptr_job = udd_ep_get_job(ep);
    3516:	0020      	movs	r0, r4
    3518:	4b09      	ldr	r3, [pc, #36]	; (3540 <udd_ep_clear_halt+0x38>)
    351a:	4798      	blx	r3
    351c:	0005      	movs	r5, r0

	usb_device_endpoint_clear_halt(&usb_device, ep);
    351e:	0021      	movs	r1, r4
    3520:	4808      	ldr	r0, [pc, #32]	; (3544 <udd_ep_clear_halt+0x3c>)
    3522:	4b09      	ldr	r3, [pc, #36]	; (3548 <udd_ep_clear_halt+0x40>)
    3524:	4798      	blx	r3

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    3526:	7cab      	ldrb	r3, [r5, #18]
		ptr_job->busy = false;
		ptr_job->call_nohalt();
	}

	return true;
    3528:	2001      	movs	r0, #1
	ptr_job = udd_ep_get_job(ep);

	usb_device_endpoint_clear_halt(&usb_device, ep);

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    352a:	07db      	lsls	r3, r3, #31
    352c:	d506      	bpl.n	353c <udd_ep_clear_halt+0x34>
		ptr_job->busy = false;
    352e:	7cab      	ldrb	r3, [r5, #18]
    3530:	2201      	movs	r2, #1
    3532:	4393      	bics	r3, r2
    3534:	74ab      	strb	r3, [r5, #18]
		ptr_job->call_nohalt();
    3536:	682b      	ldr	r3, [r5, #0]
    3538:	4798      	blx	r3
	}

	return true;
    353a:	2001      	movs	r0, #1
}
    353c:	bd70      	pop	{r4, r5, r6, pc}
    353e:	46c0      	nop			; (mov r8, r8)
    3540:	00002c51 	.word	0x00002c51
    3544:	2000031c 	.word	0x2000031c
    3548:	00003ecd 	.word	0x00003ecd

0000354c <udd_ep_run>:
	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
}

bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket, uint8_t * buf, iram_size_t buf_size, udd_callback_trans_t callback)
{
    354c:	b5f0      	push	{r4, r5, r6, r7, lr}
    354e:	b085      	sub	sp, #20
    3550:	0005      	movs	r5, r0
    3552:	9103      	str	r1, [sp, #12]
    3554:	9202      	str	r2, [sp, #8]
    3556:	9301      	str	r3, [sp, #4]
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;
    3558:	230f      	movs	r3, #15
    355a:	4003      	ands	r3, r0
    355c:	001e      	movs	r6, r3

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
		return false;
    355e:	2400      	movs	r4, #0
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
    3560:	2b01      	cmp	r3, #1
    3562:	d900      	bls.n	3566 <udd_ep_run+0x1a>
    3564:	e0c3      	b.n	36ee <udd_ep_run+0x1a2>
    3566:	4b63      	ldr	r3, [pc, #396]	; (36f4 <udd_ep_run+0x1a8>)
    3568:	4798      	blx	r3
    356a:	1e04      	subs	r4, r0, #0
    356c:	d000      	beq.n	3570 <udd_ep_run+0x24>
    356e:	e0b9      	b.n	36e4 <udd_ep_run+0x198>
		return false;
	}

	ptr_job = udd_ep_get_job(ep);
    3570:	0028      	movs	r0, r5
    3572:	4b61      	ldr	r3, [pc, #388]	; (36f8 <udd_ep_run+0x1ac>)
    3574:	4798      	blx	r3
    3576:	0007      	movs	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3578:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    357c:	b672      	cpsid	i
    357e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    3582:	2100      	movs	r1, #0
    3584:	4a5d      	ldr	r2, [pc, #372]	; (36fc <udd_ep_run+0x1b0>)
    3586:	7011      	strb	r1, [r2, #0]

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
    3588:	7c82      	ldrb	r2, [r0, #18]
    358a:	07d2      	lsls	r2, r2, #31
    358c:	d509      	bpl.n	35a2 <udd_ep_run+0x56>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    358e:	2b00      	cmp	r3, #0
    3590:	d000      	beq.n	3594 <udd_ep_run+0x48>
    3592:	e0ac      	b.n	36ee <udd_ep_run+0x1a2>
		cpu_irq_enable();
    3594:	2201      	movs	r2, #1
    3596:	4b59      	ldr	r3, [pc, #356]	; (36fc <udd_ep_run+0x1b0>)
    3598:	701a      	strb	r2, [r3, #0]
    359a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    359e:	b662      	cpsie	i
    35a0:	e0a5      	b.n	36ee <udd_ep_run+0x1a2>
		cpu_irq_restore(flags);
		return false; /* Job already on going */
	}
	ptr_job->busy = true;
    35a2:	7c81      	ldrb	r1, [r0, #18]
    35a4:	2201      	movs	r2, #1
    35a6:	430a      	orrs	r2, r1
    35a8:	7482      	strb	r2, [r0, #18]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    35aa:	2b00      	cmp	r3, #0
    35ac:	d105      	bne.n	35ba <udd_ep_run+0x6e>
		cpu_irq_enable();
    35ae:	2201      	movs	r2, #1
    35b0:	4b52      	ldr	r3, [pc, #328]	; (36fc <udd_ep_run+0x1b0>)
    35b2:	701a      	strb	r2, [r3, #0]
    35b4:	f3bf 8f5f 	dmb	sy
    35b8:	b662      	cpsie	i
	cpu_irq_restore(flags);

	/* No job running, set up a new one */
	ptr_job->buf = buf;
    35ba:	9b02      	ldr	r3, [sp, #8]
    35bc:	607b      	str	r3, [r7, #4]
	ptr_job->buf_size = buf_size;
    35be:	9b01      	ldr	r3, [sp, #4]
    35c0:	60bb      	str	r3, [r7, #8]
	ptr_job->nb_trans = 0;
    35c2:	2300      	movs	r3, #0
    35c4:	60fb      	str	r3, [r7, #12]
	ptr_job->call_trans = callback;
    35c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    35c8:	603b      	str	r3, [r7, #0]
	ptr_job->b_shortpacket = b_shortpacket;
    35ca:	2301      	movs	r3, #1
    35cc:	9a03      	ldr	r2, [sp, #12]
    35ce:	4013      	ands	r3, r2
    35d0:	005a      	lsls	r2, r3, #1
    35d2:	7cbb      	ldrb	r3, [r7, #18]
    35d4:	2102      	movs	r1, #2
    35d6:	438b      	bics	r3, r1
	ptr_job->b_use_out_cache_buffer = false;
    35d8:	4313      	orrs	r3, r2
    35da:	2204      	movs	r2, #4
    35dc:	4393      	bics	r3, r2
    35de:	74bb      	strb	r3, [r7, #18]

	/* Initialize value to simulate a empty transfer */
	uint16_t next_trans;

	if (ep & USB_EP_DIR_IN) {
    35e0:	b26b      	sxtb	r3, r5
    35e2:	2b00      	cmp	r3, #0
    35e4:	da3f      	bge.n	3666 <udd_ep_run+0x11a>
		if (0 != ptr_job->buf_size) {
    35e6:	9b01      	ldr	r3, [sp, #4]
    35e8:	2b00      	cmp	r3, #0
    35ea:	d01c      	beq.n	3626 <udd_ep_run+0xda>
			next_trans = ptr_job->buf_size;
    35ec:	b29c      	uxth	r4, r3
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    35ee:	4b44      	ldr	r3, [pc, #272]	; (3700 <udd_ep_run+0x1b4>)
    35f0:	429c      	cmp	r4, r3
    35f2:	d906      	bls.n	3602 <udd_ep_run+0xb6>
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    35f4:	8a39      	ldrh	r1, [r7, #16]
    35f6:	001c      	movs	r4, r3
    35f8:	0018      	movs	r0, r3
    35fa:	4b42      	ldr	r3, [pc, #264]	; (3704 <udd_ep_run+0x1b8>)
    35fc:	4798      	blx	r3
    35fe:	1a63      	subs	r3, r4, r1
    3600:	b29c      	uxth	r4, r3
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
			}
			ptr_job->b_shortpacket = ptr_job->b_shortpacket &&
    3602:	7cba      	ldrb	r2, [r7, #18]
    3604:	2300      	movs	r3, #0
    3606:	0792      	lsls	r2, r2, #30
    3608:	d506      	bpl.n	3618 <udd_ep_run+0xcc>
    360a:	8a39      	ldrh	r1, [r7, #16]
    360c:	0020      	movs	r0, r4
    360e:	4b3e      	ldr	r3, [pc, #248]	; (3708 <udd_ep_run+0x1bc>)
    3610:	4798      	blx	r3
    3612:	b289      	uxth	r1, r1
    3614:	424b      	negs	r3, r1
    3616:	414b      	adcs	r3, r1
    3618:	005b      	lsls	r3, r3, #1
    361a:	7cba      	ldrb	r2, [r7, #18]
    361c:	2102      	movs	r1, #2
    361e:	438a      	bics	r2, r1
    3620:	4313      	orrs	r3, r2
    3622:	74bb      	strb	r3, [r7, #18]
    3624:	e015      	b.n	3652 <udd_ep_run+0x106>
					(0 == (next_trans % ptr_job->ep_size));
		} else if (true == ptr_job->b_shortpacket) {
    3626:	7cbb      	ldrb	r3, [r7, #18]
    3628:	079b      	lsls	r3, r3, #30
    362a:	d505      	bpl.n	3638 <udd_ep_run+0xec>
			ptr_job->b_shortpacket = false; /* avoid to send zero length packet again */
    362c:	7cbb      	ldrb	r3, [r7, #18]
    362e:	2202      	movs	r2, #2
    3630:	4393      	bics	r3, r2
    3632:	74bb      	strb	r3, [r7, #18]
			next_trans = 0;
    3634:	2400      	movs	r4, #0
    3636:	e00c      	b.n	3652 <udd_ep_run+0x106>
		} else {
			ptr_job->busy = false;
    3638:	7cbb      	ldrb	r3, [r7, #18]
    363a:	2201      	movs	r2, #1
    363c:	4393      	bics	r3, r2
    363e:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    3640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3642:	2b00      	cmp	r3, #0
    3644:	d050      	beq.n	36e8 <udd_ep_run+0x19c>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    3646:	002a      	movs	r2, r5
    3648:	2100      	movs	r1, #0
    364a:	2000      	movs	r0, #0
    364c:	4798      	blx	r3
			}
			return true;
    364e:	2401      	movs	r4, #1
    3650:	e04d      	b.n	36ee <udd_ep_run+0x1a2>
		}
		return (STATUS_OK ==
				usb_device_endpoint_write_buffer_job(&usb_device,
    3652:	0023      	movs	r3, r4
    3654:	9a02      	ldr	r2, [sp, #8]
    3656:	0031      	movs	r1, r6
    3658:	482c      	ldr	r0, [pc, #176]	; (370c <udd_ep_run+0x1c0>)
    365a:	4c2d      	ldr	r4, [pc, #180]	; (3710 <udd_ep_run+0x1c4>)
    365c:	47a0      	blx	r4
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
		}
		return (STATUS_OK ==
    365e:	4244      	negs	r4, r0
    3660:	4144      	adcs	r4, r0
    3662:	b2e4      	uxtb	r4, r4
    3664:	e043      	b.n	36ee <udd_ep_run+0x1a2>
				usb_device_endpoint_write_buffer_job(&usb_device,
						ep_num,&ptr_job->buf[0],next_trans));
	} else {
		if (0 != ptr_job->buf_size) {
    3666:	9b01      	ldr	r3, [sp, #4]
    3668:	2b00      	cmp	r3, #0
    366a:	d02e      	beq.n	36ca <udd_ep_run+0x17e>
			next_trans = ptr_job->buf_size;
    366c:	b29c      	uxth	r4, r3
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    366e:	4b24      	ldr	r3, [pc, #144]	; (3700 <udd_ep_run+0x1b4>)
    3670:	429c      	cmp	r4, r3
    3672:	d907      	bls.n	3684 <udd_ep_run+0x138>
				/* The USB hardware support a maximum transfer size
				 * of UDD_ENDPOINT_MAX_TRANS Bytes */
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    3674:	8a39      	ldrh	r1, [r7, #16]
    3676:	001c      	movs	r4, r3
    3678:	0018      	movs	r0, r3
    367a:	4b22      	ldr	r3, [pc, #136]	; (3704 <udd_ep_run+0x1b8>)
    367c:	4798      	blx	r3
    367e:	1a63      	subs	r3, r4, r1
    3680:	b29a      	uxth	r2, r3
    3682:	e005      	b.n	3690 <udd_ep_run+0x144>
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
			} else {
				next_trans -= next_trans % ptr_job->ep_size;
    3684:	8a39      	ldrh	r1, [r7, #16]
    3686:	0020      	movs	r0, r4
    3688:	4b1f      	ldr	r3, [pc, #124]	; (3708 <udd_ep_run+0x1bc>)
    368a:	4798      	blx	r3
    368c:	1a63      	subs	r3, r4, r1
    368e:	b29a      	uxth	r2, r3
			}
			if (next_trans < ptr_job->ep_size) {
    3690:	8a3b      	ldrh	r3, [r7, #16]
    3692:	429a      	cmp	r2, r3
    3694:	d20f      	bcs.n	36b6 <udd_ep_run+0x16a>
				ptr_job->b_use_out_cache_buffer = true;
    3696:	7cb9      	ldrb	r1, [r7, #18]
    3698:	2204      	movs	r2, #4
    369a:	430a      	orrs	r2, r1
    369c:	74ba      	strb	r2, [r7, #18]
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
    369e:	1e72      	subs	r2, r6, #1
    36a0:	0192      	lsls	r2, r2, #6
    36a2:	491c      	ldr	r1, [pc, #112]	; (3714 <udd_ep_run+0x1c8>)
    36a4:	1852      	adds	r2, r2, r1
				next_trans -= next_trans % ptr_job->ep_size;
			}
			if (next_trans < ptr_job->ep_size) {
				ptr_job->b_use_out_cache_buffer = true;
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    36a6:	0031      	movs	r1, r6
    36a8:	4818      	ldr	r0, [pc, #96]	; (370c <udd_ep_run+0x1c0>)
    36aa:	4c1b      	ldr	r4, [pc, #108]	; (3718 <udd_ep_run+0x1cc>)
    36ac:	47a0      	blx	r4
			} else {
				next_trans -= next_trans % ptr_job->ep_size;
			}
			if (next_trans < ptr_job->ep_size) {
				ptr_job->b_use_out_cache_buffer = true;
				return (STATUS_OK ==
    36ae:	4244      	negs	r4, r0
    36b0:	4144      	adcs	r4, r0
    36b2:	b2e4      	uxtb	r4, r4
    36b4:	e01b      	b.n	36ee <udd_ep_run+0x1a2>
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
								ptr_job->ep_size));
			} else {
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    36b6:	0013      	movs	r3, r2
    36b8:	9a02      	ldr	r2, [sp, #8]
    36ba:	0031      	movs	r1, r6
    36bc:	4813      	ldr	r0, [pc, #76]	; (370c <udd_ep_run+0x1c0>)
    36be:	4c16      	ldr	r4, [pc, #88]	; (3718 <udd_ep_run+0x1cc>)
    36c0:	47a0      	blx	r4
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
								ptr_job->ep_size));
			} else {
				return (STATUS_OK ==
    36c2:	4244      	negs	r4, r0
    36c4:	4144      	adcs	r4, r0
    36c6:	b2e4      	uxtb	r4, r4
    36c8:	e011      	b.n	36ee <udd_ep_run+0x1a2>
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								&ptr_job->buf[0],next_trans));
			}
		} else {
			ptr_job->busy = false;
    36ca:	7cbb      	ldrb	r3, [r7, #18]
    36cc:	2201      	movs	r2, #1
    36ce:	4393      	bics	r3, r2
    36d0:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    36d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    36d4:	2b00      	cmp	r3, #0
    36d6:	d009      	beq.n	36ec <udd_ep_run+0x1a0>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    36d8:	002a      	movs	r2, r5
    36da:	2100      	movs	r1, #0
    36dc:	2000      	movs	r0, #0
    36de:	4798      	blx	r3
			}
			return true;
    36e0:	2401      	movs	r4, #1
    36e2:	e004      	b.n	36ee <udd_ep_run+0x1a2>
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
		return false;
    36e4:	2400      	movs	r4, #0
    36e6:	e002      	b.n	36ee <udd_ep_run+0x1a2>
		} else {
			ptr_job->busy = false;
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
    36e8:	2401      	movs	r4, #1
    36ea:	e000      	b.n	36ee <udd_ep_run+0x1a2>
		} else {
			ptr_job->busy = false;
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
    36ec:	2401      	movs	r4, #1
		}
	}
}
    36ee:	0020      	movs	r0, r4
    36f0:	b005      	add	sp, #20
    36f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36f4:	000033c9 	.word	0x000033c9
    36f8:	00002c51 	.word	0x00002c51
    36fc:	200000d8 	.word	0x200000d8
    3700:	00001fff 	.word	0x00001fff
    3704:	00004d31 	.word	0x00004d31
    3708:	00004b5d 	.word	0x00004b5d
    370c:	2000031c 	.word	0x2000031c
    3710:	00003f55 	.word	0x00003f55
    3714:	200002dc 	.word	0x200002dc
    3718:	00003fa5 	.word	0x00003fa5

0000371c <udd_set_address>:
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    371c:	4b02      	ldr	r3, [pc, #8]	; (3728 <udd_set_address+0xc>)
    371e:	681a      	ldr	r2, [r3, #0]
    3720:	2380      	movs	r3, #128	; 0x80
    3722:	4318      	orrs	r0, r3
    3724:	7290      	strb	r0, [r2, #10]

void udd_set_address(uint8_t address)
{
	usb_device_set_address(&usb_device,address);
}
    3726:	4770      	bx	lr
    3728:	2000031c 	.word	0x2000031c

0000372c <udd_getaddress>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device address value.
 */
static inline uint8_t usb_device_get_address(struct usb_module *module_inst)
{
	return ((uint8_t)(module_inst->hw->DEVICE.DADD.bit.DADD));
    372c:	4b02      	ldr	r3, [pc, #8]	; (3738 <udd_getaddress+0xc>)
    372e:	681b      	ldr	r3, [r3, #0]
    3730:	7a98      	ldrb	r0, [r3, #10]
    3732:	0640      	lsls	r0, r0, #25
    3734:	0e40      	lsrs	r0, r0, #25

uint8_t udd_getaddress(void)
{
	return usb_device_get_address(&usb_device);
}
    3736:	4770      	bx	lr
    3738:	2000031c 	.word	0x2000031c

0000373c <udd_send_remotewakeup>:

void udd_send_remotewakeup(void)
{
    373c:	b510      	push	{r4, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    373e:	4b12      	ldr	r3, [pc, #72]	; (3788 <udd_send_remotewakeup+0x4c>)
    3740:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    3742:	069b      	lsls	r3, r3, #26
    3744:	d406      	bmi.n	3754 <udd_send_remotewakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    3746:	4910      	ldr	r1, [pc, #64]	; (3788 <udd_send_remotewakeup+0x4c>)
    3748:	22d0      	movs	r2, #208	; 0xd0
    374a:	68cb      	ldr	r3, [r1, #12]
    374c:	4013      	ands	r3, r2
    374e:	2bd0      	cmp	r3, #208	; 0xd0
    3750:	d1fb      	bne.n	374a <udd_send_remotewakeup+0xe>
    3752:	e004      	b.n	375e <udd_send_remotewakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    3754:	490c      	ldr	r1, [pc, #48]	; (3788 <udd_send_remotewakeup+0x4c>)
    3756:	2210      	movs	r2, #16
    3758:	68cb      	ldr	r3, [r1, #12]
    375a:	421a      	tst	r2, r3
    375c:	d0fc      	beq.n	3758 <udd_send_remotewakeup+0x1c>

void udd_send_remotewakeup(void)
{
	uint32_t try = 5;
	udd_wait_clock_ready();
	udd_sleep_mode(UDD_STATE_IDLE);
    375e:	2003      	movs	r0, #3
    3760:	4b0a      	ldr	r3, [pc, #40]	; (378c <udd_send_remotewakeup+0x50>)
    3762:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    3764:	4b0a      	ldr	r3, [pc, #40]	; (3790 <udd_send_remotewakeup+0x54>)
    3766:	681a      	ldr	r2, [r3, #0]
    3768:	7b53      	ldrb	r3, [r2, #13]
	while(2 != usb_get_state_machine_status(&usb_device) && try --) {
    376a:	2b02      	cmp	r3, #2
    376c:	d00b      	beq.n	3786 <udd_send_remotewakeup+0x4a>
    376e:	2105      	movs	r1, #5
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_send_remote_wake_up(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_UPRSM;
    3770:	2002      	movs	r0, #2
    3772:	8913      	ldrh	r3, [r2, #8]
    3774:	4303      	orrs	r3, r0
    3776:	b29b      	uxth	r3, r3
    3778:	8113      	strh	r3, [r2, #8]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    377a:	7b53      	ldrb	r3, [r2, #13]
    377c:	2b02      	cmp	r3, #2
    377e:	d002      	beq.n	3786 <udd_send_remotewakeup+0x4a>
    3780:	3901      	subs	r1, #1
    3782:	2900      	cmp	r1, #0
    3784:	d1f5      	bne.n	3772 <udd_send_remotewakeup+0x36>
		usb_device_send_remote_wake_up(&usb_device);
	}
}
    3786:	bd10      	pop	{r4, pc}
    3788:	40000800 	.word	0x40000800
    378c:	00002ba5 	.word	0x00002ba5
    3790:	2000031c 	.word	0x2000031c

00003794 <udd_set_setup_payload>:

void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
    3794:	4b01      	ldr	r3, [pc, #4]	; (379c <udd_set_setup_payload+0x8>)
    3796:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
    3798:	8199      	strh	r1, [r3, #12]
}
    379a:	4770      	bx	lr
    379c:	20000484 	.word	0x20000484

000037a0 <udd_detach>:
	UDC_RESUME_EVENT();
#endif
}

void udd_detach(void)
{
    37a0:	b510      	push	{r4, lr}
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_detach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    37a2:	4b05      	ldr	r3, [pc, #20]	; (37b8 <udd_detach+0x18>)
    37a4:	681a      	ldr	r2, [r3, #0]
    37a6:	8911      	ldrh	r1, [r2, #8]
    37a8:	2301      	movs	r3, #1
    37aa:	430b      	orrs	r3, r1
    37ac:	8113      	strh	r3, [r2, #8]
	usb_device_detach(&usb_device);
	udd_sleep_mode(UDD_STATE_SUSPEND);
    37ae:	2001      	movs	r0, #1
    37b0:	4b02      	ldr	r3, [pc, #8]	; (37bc <udd_detach+0x1c>)
    37b2:	4798      	blx	r3
}
    37b4:	bd10      	pop	{r4, pc}
    37b6:	46c0      	nop			; (mov r8, r8)
    37b8:	2000031c 	.word	0x2000031c
    37bc:	00002ba5 	.word	0x00002ba5

000037c0 <udd_attach>:

void udd_attach(void)
{
    37c0:	b570      	push	{r4, r5, r6, lr}
	udd_sleep_mode(UDD_STATE_IDLE);
    37c2:	2003      	movs	r0, #3
    37c4:	4b16      	ldr	r3, [pc, #88]	; (3820 <udd_attach+0x60>)
    37c6:	4798      	blx	r3
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_attach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    37c8:	4c16      	ldr	r4, [pc, #88]	; (3824 <udd_attach+0x64>)
    37ca:	6822      	ldr	r2, [r4, #0]
    37cc:	8913      	ldrh	r3, [r2, #8]
    37ce:	2101      	movs	r1, #1
    37d0:	438b      	bics	r3, r1
    37d2:	8113      	strh	r3, [r2, #8]
	usb_device_attach(&usb_device);

	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND, _usb_on_suspend);
    37d4:	4a14      	ldr	r2, [pc, #80]	; (3828 <udd_attach+0x68>)
    37d6:	3103      	adds	r1, #3
    37d8:	0020      	movs	r0, r4
    37da:	4e14      	ldr	r6, [pc, #80]	; (382c <udd_attach+0x6c>)
    37dc:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SOF, _usb_on_sof_notify);
    37de:	4a14      	ldr	r2, [pc, #80]	; (3830 <udd_attach+0x70>)
    37e0:	2100      	movs	r1, #0
    37e2:	0020      	movs	r0, r4
    37e4:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_RESET, _usb_on_bus_reset);
    37e6:	4a13      	ldr	r2, [pc, #76]	; (3834 <udd_attach+0x74>)
    37e8:	2101      	movs	r1, #1
    37ea:	0020      	movs	r0, r4
    37ec:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP, _usb_on_wakeup);
    37ee:	4a12      	ldr	r2, [pc, #72]	; (3838 <udd_attach+0x78>)
    37f0:	2102      	movs	r1, #2
    37f2:	0020      	movs	r0, r4
    37f4:	47b0      	blx	r6

	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    37f6:	2104      	movs	r1, #4
    37f8:	0020      	movs	r0, r4
    37fa:	4d10      	ldr	r5, [pc, #64]	; (383c <udd_attach+0x7c>)
    37fc:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SOF);
    37fe:	2100      	movs	r1, #0
    3800:	0020      	movs	r0, r4
    3802:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_RESET);
    3804:	2101      	movs	r1, #1
    3806:	0020      	movs	r0, r4
    3808:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    380a:	2102      	movs	r1, #2
    380c:	0020      	movs	r0, r4
    380e:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    3810:	4a0b      	ldr	r2, [pc, #44]	; (3840 <udd_attach+0x80>)
    3812:	2106      	movs	r1, #6
    3814:	0020      	movs	r0, r4
    3816:	47b0      	blx	r6
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    3818:	2106      	movs	r1, #6
    381a:	0020      	movs	r0, r4
    381c:	47a8      	blx	r5
#endif
}
    381e:	bd70      	pop	{r4, r5, r6, pc}
    3820:	00002ba5 	.word	0x00002ba5
    3824:	2000031c 	.word	0x2000031c
    3828:	000031e9 	.word	0x000031e9
    382c:	00003971 	.word	0x00003971
    3830:	000031d5 	.word	0x000031d5
    3834:	00002f0d 	.word	0x00002f0d
    3838:	00002e9d 	.word	0x00002e9d
    383c:	00003995 	.word	0x00003995
    3840:	00002e45 	.word	0x00002e45

00003844 <_uhd_vbus_handler>:
/**
 * \internal
 * \brief USB VBUS pin change handler
 */
static void _uhd_vbus_handler(void)
{
    3844:	b510      	push	{r4, lr}
	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    3846:	2100      	movs	r1, #0
    3848:	200e      	movs	r0, #14
    384a:	4b08      	ldr	r3, [pc, #32]	; (386c <_uhd_vbus_handler+0x28>)
    384c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    384e:	4b08      	ldr	r3, [pc, #32]	; (3870 <_uhd_vbus_handler+0x2c>)
    3850:	6a1b      	ldr	r3, [r3, #32]
			EXTINT_CALLBACK_TYPE_DETECT);
# ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	if (is_usb_vbus_high()) {
    3852:	045b      	lsls	r3, r3, #17
    3854:	d502      	bpl.n	385c <_uhd_vbus_handler+0x18>
		udd_attach();
    3856:	4b07      	ldr	r3, [pc, #28]	; (3874 <_uhd_vbus_handler+0x30>)
    3858:	4798      	blx	r3
    385a:	e001      	b.n	3860 <_uhd_vbus_handler+0x1c>
	} else {
		udd_detach();
    385c:	4b06      	ldr	r3, [pc, #24]	; (3878 <_uhd_vbus_handler+0x34>)
    385e:	4798      	blx	r3
	}
# endif
# ifdef UDC_VBUS_EVENT
	UDC_VBUS_EVENT(is_usb_vbus_high());
# endif
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    3860:	2100      	movs	r1, #0
    3862:	200e      	movs	r0, #14
    3864:	4b05      	ldr	r3, [pc, #20]	; (387c <_uhd_vbus_handler+0x38>)
    3866:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    3868:	bd10      	pop	{r4, pc}
    386a:	46c0      	nop			; (mov r8, r8)
    386c:	00002369 	.word	0x00002369
    3870:	41004400 	.word	0x41004400
    3874:	000037c1 	.word	0x000037c1
    3878:	000037a1 	.word	0x000037a1
    387c:	00002349 	.word	0x00002349

00003880 <udd_enable>:
	return false;
#endif
}

void udd_enable(void)
{
    3880:	b570      	push	{r4, r5, r6, lr}
    3882:	b084      	sub	sp, #16
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3884:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3888:	b672      	cpsid	i
    388a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    388e:	2600      	movs	r6, #0
    3890:	4b28      	ldr	r3, [pc, #160]	; (3934 <udd_enable+0xb4>)
    3892:	701e      	strb	r6, [r3, #0]
	}
#endif
	struct usb_config config_usb;

	/* USB Module configuration */
	usb_get_config_defaults(&config_usb);
    3894:	ad03      	add	r5, sp, #12
    3896:	0028      	movs	r0, r5
    3898:	4b27      	ldr	r3, [pc, #156]	; (3938 <udd_enable+0xb8>)
    389a:	4798      	blx	r3
	config_usb.source_generator = UDD_CLOCK_GEN;
    389c:	70ae      	strb	r6, [r5, #2]
	usb_init(&usb_device, USB, &config_usb);
    389e:	4e27      	ldr	r6, [pc, #156]	; (393c <udd_enable+0xbc>)
    38a0:	002a      	movs	r2, r5
    38a2:	4927      	ldr	r1, [pc, #156]	; (3940 <udd_enable+0xc0>)
    38a4:	0030      	movs	r0, r6
    38a6:	4b27      	ldr	r3, [pc, #156]	; (3944 <udd_enable+0xc4>)
    38a8:	4798      	blx	r3

	/* USB Module Enable */
	usb_enable(&usb_device);
    38aa:	0030      	movs	r0, r6
    38ac:	4b26      	ldr	r3, [pc, #152]	; (3948 <udd_enable+0xc8>)
    38ae:	4798      	blx	r3
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    38b0:	4b26      	ldr	r3, [pc, #152]	; (394c <udd_enable+0xcc>)
    38b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    38b4:	069b      	lsls	r3, r3, #26
    38b6:	d406      	bmi.n	38c6 <udd_enable+0x46>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    38b8:	4924      	ldr	r1, [pc, #144]	; (394c <udd_enable+0xcc>)
    38ba:	22d0      	movs	r2, #208	; 0xd0
    38bc:	68cb      	ldr	r3, [r1, #12]
    38be:	4013      	ands	r3, r2
    38c0:	2bd0      	cmp	r3, #208	; 0xd0
    38c2:	d1fb      	bne.n	38bc <udd_enable+0x3c>
    38c4:	e004      	b.n	38d0 <udd_enable+0x50>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    38c6:	4921      	ldr	r1, [pc, #132]	; (394c <udd_enable+0xcc>)
    38c8:	2210      	movs	r2, #16
    38ca:	68cb      	ldr	r3, [r1, #12]
    38cc:	421a      	tst	r2, r3
    38ce:	d0fc      	beq.n	38ca <udd_enable+0x4a>
	usb_enable(&usb_device);

	/* Check clock after enable module, request the clock */
	udd_wait_clock_ready();

	udd_sleep_mode(UDD_STATE_SUSPEND);
    38d0:	2001      	movs	r0, #1
    38d2:	4b1f      	ldr	r3, [pc, #124]	; (3950 <udd_enable+0xd0>)
    38d4:	4798      	blx	r3
static void _usb_vbus_config(void)
{

	/* Initialize EIC for vbus checking */
	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    38d6:	4668      	mov	r0, sp
    38d8:	4b1e      	ldr	r3, [pc, #120]	; (3954 <udd_enable+0xd4>)
    38da:	4798      	blx	r3

	eint_chan_conf.gpio_pin           = USB_VBUS_PIN;
    38dc:	230e      	movs	r3, #14
    38de:	9300      	str	r3, [sp, #0]
	eint_chan_conf.gpio_pin_mux       = USB_VBUS_EIC_MUX;
    38e0:	2300      	movs	r3, #0
    38e2:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_NONE;
    38e4:	466a      	mov	r2, sp
    38e6:	7213      	strb	r3, [r2, #8]
	eint_chan_conf.detection_criteria = EXTINT_DETECT_BOTH;
    38e8:	3303      	adds	r3, #3
    38ea:	72d3      	strb	r3, [r2, #11]
	eint_chan_conf.filter_input_signal = true;
    38ec:	3b02      	subs	r3, #2
    38ee:	7293      	strb	r3, [r2, #10]

	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    38f0:	2100      	movs	r1, #0
    38f2:	200e      	movs	r0, #14
    38f4:	4b18      	ldr	r3, [pc, #96]	; (3958 <udd_enable+0xd8>)
    38f6:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_set_config(USB_VBUS_EIC_LINE, &eint_chan_conf);
    38f8:	4669      	mov	r1, sp
    38fa:	200e      	movs	r0, #14
    38fc:	4b17      	ldr	r3, [pc, #92]	; (395c <udd_enable+0xdc>)
    38fe:	4798      	blx	r3
	extint_register_callback(_uhd_vbus_handler,
    3900:	2200      	movs	r2, #0
    3902:	210e      	movs	r1, #14
    3904:	4816      	ldr	r0, [pc, #88]	; (3960 <udd_enable+0xe0>)
    3906:	4b17      	ldr	r3, [pc, #92]	; (3964 <udd_enable+0xe4>)
    3908:	4798      	blx	r3
			USB_VBUS_EIC_LINE,
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    390a:	2100      	movs	r1, #0
    390c:	200e      	movs	r0, #14
    390e:	4b16      	ldr	r3, [pc, #88]	; (3968 <udd_enable+0xe8>)
    3910:	4798      	blx	r3
    3912:	4b16      	ldr	r3, [pc, #88]	; (396c <udd_enable+0xec>)
    3914:	6a1b      	ldr	r3, [r3, #32]

	udd_sleep_mode(UDD_STATE_SUSPEND);

#if USB_VBUS_EIC
	_usb_vbus_config();
	if (is_usb_vbus_high()) {
    3916:	045b      	lsls	r3, r3, #17
    3918:	d501      	bpl.n	391e <udd_enable+0x9e>
		/* USB Attach */
		_uhd_vbus_handler();
    391a:	4b11      	ldr	r3, [pc, #68]	; (3960 <udd_enable+0xe0>)
    391c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    391e:	2c00      	cmp	r4, #0
    3920:	d105      	bne.n	392e <udd_enable+0xae>
		cpu_irq_enable();
    3922:	2201      	movs	r2, #1
    3924:	4b03      	ldr	r3, [pc, #12]	; (3934 <udd_enable+0xb4>)
    3926:	701a      	strb	r2, [r3, #0]
    3928:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    392c:	b662      	cpsie	i
	udd_attach();
# endif
#endif

	cpu_irq_restore(flags);
}
    392e:	b004      	add	sp, #16
    3930:	bd70      	pop	{r4, r5, r6, pc}
    3932:	46c0      	nop			; (mov r8, r8)
    3934:	200000d8 	.word	0x200000d8
    3938:	000045c9 	.word	0x000045c9
    393c:	2000031c 	.word	0x2000031c
    3940:	41005000 	.word	0x41005000
    3944:	000045d9 	.word	0x000045d9
    3948:	00004021 	.word	0x00004021
    394c:	40000800 	.word	0x40000800
    3950:	00002ba5 	.word	0x00002ba5
    3954:	00002475 	.word	0x00002475
    3958:	00002369 	.word	0x00002369
    395c:	00002489 	.word	0x00002489
    3960:	00003845 	.word	0x00003845
    3964:	0000231d 	.word	0x0000231d
    3968:	00002349 	.word	0x00002349
    396c:	41004400 	.word	0x41004400

00003970 <usb_device_register_callback>:
 * \retval STATUS_OK    The callback was registered successfully.
 */
enum status_code usb_device_register_callback(struct usb_module *module_inst,
		enum usb_device_callback callback_type,
		usb_device_callback_t callback_func)
{
    3970:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_callback[callback_type] = callback_func;
    3972:	000b      	movs	r3, r1
    3974:	332e      	adds	r3, #46	; 0x2e
    3976:	009b      	lsls	r3, r3, #2
    3978:	501a      	str	r2, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_registered_callback_mask |= _usb_device_irq_bits[callback_type];
    397a:	22aa      	movs	r2, #170	; 0xaa
    397c:	0052      	lsls	r2, r2, #1
    397e:	0049      	lsls	r1, r1, #1
    3980:	5a84      	ldrh	r4, [r0, r2]
    3982:	4b03      	ldr	r3, [pc, #12]	; (3990 <usb_device_register_callback+0x20>)
    3984:	5acb      	ldrh	r3, [r1, r3]
    3986:	4323      	orrs	r3, r4
    3988:	5283      	strh	r3, [r0, r2]

	return STATUS_OK;
}
    398a:	2000      	movs	r0, #0
    398c:	bd10      	pop	{r4, pc}
    398e:	46c0      	nop			; (mov r8, r8)
    3990:	00004e8c 	.word	0x00004e8c

00003994 <usb_device_enable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* clear related flag */
	module_inst->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[callback_type];
    3994:	0049      	lsls	r1, r1, #1
    3996:	4b06      	ldr	r3, [pc, #24]	; (39b0 <usb_device_enable_callback+0x1c>)
    3998:	5acb      	ldrh	r3, [r1, r3]
    399a:	6802      	ldr	r2, [r0, #0]
    399c:	8393      	strh	r3, [r2, #28]

	/* Enable callback */
	module_inst->device_enabled_callback_mask |= _usb_device_irq_bits[callback_type];
    399e:	21ab      	movs	r1, #171	; 0xab
    39a0:	0049      	lsls	r1, r1, #1
    39a2:	5a42      	ldrh	r2, [r0, r1]
    39a4:	431a      	orrs	r2, r3
    39a6:	5242      	strh	r2, [r0, r1]

	module_inst->hw->DEVICE.INTENSET.reg = _usb_device_irq_bits[callback_type];
    39a8:	6802      	ldr	r2, [r0, #0]
    39aa:	8313      	strh	r3, [r2, #24]

	return STATUS_OK;
}
    39ac:	2000      	movs	r0, #0
    39ae:	4770      	bx	lr
    39b0:	00004e8c 	.word	0x00004e8c

000039b4 <usb_device_disable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Disable callback */
	module_inst->device_enabled_callback_mask &= ~_usb_device_irq_bits[callback_type];
    39b4:	0049      	lsls	r1, r1, #1
    39b6:	4b05      	ldr	r3, [pc, #20]	; (39cc <usb_device_disable_callback+0x18>)
    39b8:	5aca      	ldrh	r2, [r1, r3]
    39ba:	21ab      	movs	r1, #171	; 0xab
    39bc:	0049      	lsls	r1, r1, #1
    39be:	5a43      	ldrh	r3, [r0, r1]
    39c0:	4393      	bics	r3, r2
    39c2:	5243      	strh	r3, [r0, r1]

	module_inst->hw->DEVICE.INTENCLR.reg = _usb_device_irq_bits[callback_type];
    39c4:	6803      	ldr	r3, [r0, #0]
    39c6:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
}
    39c8:	2000      	movs	r0, #0
    39ca:	4770      	bx	lr
    39cc:	00004e8c 	.word	0x00004e8c

000039d0 <usb_device_endpoint_register_callback>:
 */
enum status_code usb_device_endpoint_register_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type,
		usb_device_endpoint_callback_t callback_func)
{
    39d0:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = callback_func;
    39d2:	008c      	lsls	r4, r1, #2
    39d4:	18a4      	adds	r4, r4, r2
    39d6:	3434      	adds	r4, #52	; 0x34
    39d8:	00a4      	lsls	r4, r4, #2
    39da:	1904      	adds	r4, r0, r4
    39dc:	6063      	str	r3, [r4, #4]

	/* Set the bit corresponding to the callback_type */
	module_inst->deivce_endpoint_registered_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    39de:	1841      	adds	r1, r0, r1
    39e0:	3159      	adds	r1, #89	; 0x59
    39e2:	31ff      	adds	r1, #255	; 0xff
    39e4:	7808      	ldrb	r0, [r1, #0]
    39e6:	4b03      	ldr	r3, [pc, #12]	; (39f4 <usb_device_endpoint_register_callback+0x24>)
    39e8:	5c9b      	ldrb	r3, [r3, r2]
    39ea:	4303      	orrs	r3, r0
    39ec:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    39ee:	2000      	movs	r0, #0
    39f0:	bd10      	pop	{r4, pc}
    39f2:	46c0      	nop			; (mov r8, r8)
    39f4:	00004e9c 	.word	0x00004e9c

000039f8 <usb_device_endpoint_unregister_callback>:
 * \retval STATUS_OK    The callback was unregistered successfully.
 */
enum status_code usb_device_endpoint_unregister_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type)
{
    39f8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);

	/* Unregister callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = NULL;
    39fa:	008b      	lsls	r3, r1, #2
    39fc:	189b      	adds	r3, r3, r2
    39fe:	3334      	adds	r3, #52	; 0x34
    3a00:	009b      	lsls	r3, r3, #2
    3a02:	18c3      	adds	r3, r0, r3
    3a04:	2400      	movs	r4, #0
    3a06:	605c      	str	r4, [r3, #4]

	/* Clear the bit corresponding to the callback_type */
	module_inst->deivce_endpoint_registered_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    3a08:	1841      	adds	r1, r0, r1
    3a0a:	3159      	adds	r1, #89	; 0x59
    3a0c:	31ff      	adds	r1, #255	; 0xff
    3a0e:	4b03      	ldr	r3, [pc, #12]	; (3a1c <usb_device_endpoint_unregister_callback+0x24>)
    3a10:	5c9a      	ldrb	r2, [r3, r2]
    3a12:	780b      	ldrb	r3, [r1, #0]
    3a14:	4393      	bics	r3, r2
    3a16:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    3a18:	2000      	movs	r0, #0
    3a1a:	bd10      	pop	{r4, pc}
    3a1c:	00004e9c 	.word	0x00004e9c

00003a20 <usb_device_endpoint_enable_callback>:
 * \retval STATUS_OK    The callback was enabled successfully.
 */
enum status_code usb_device_endpoint_enable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    3a20:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3a22:	230f      	movs	r3, #15
    3a24:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    3a26:	18c4      	adds	r4, r0, r3
    3a28:	3461      	adds	r4, #97	; 0x61
    3a2a:	34ff      	adds	r4, #255	; 0xff
    3a2c:	7826      	ldrb	r6, [r4, #0]
    3a2e:	4d32      	ldr	r5, [pc, #200]	; (3af8 <usb_device_endpoint_enable_callback+0xd8>)
    3a30:	5cad      	ldrb	r5, [r5, r2]
    3a32:	4335      	orrs	r5, r6
    3a34:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    3a36:	2a00      	cmp	r2, #0
    3a38:	d11f      	bne.n	3a7a <usb_device_endpoint_enable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    3a3a:	2b00      	cmp	r3, #0
    3a3c:	d108      	bne.n	3a50 <usb_device_endpoint_enable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0 | USB_DEVICE_EPINTENSET_TRCPT1;
    3a3e:	015c      	lsls	r4, r3, #5
    3a40:	6805      	ldr	r5, [r0, #0]
    3a42:	46ac      	mov	ip, r5
    3a44:	4464      	add	r4, ip
    3a46:	340a      	adds	r4, #10
    3a48:	34ff      	adds	r4, #255	; 0xff
    3a4a:	2503      	movs	r5, #3
    3a4c:	7025      	strb	r5, [r4, #0]
    3a4e:	e03d      	b.n	3acc <usb_device_endpoint_enable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    3a50:	b24c      	sxtb	r4, r1
    3a52:	2c00      	cmp	r4, #0
    3a54:	da08      	bge.n	3a68 <usb_device_endpoint_enable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT1;
    3a56:	015c      	lsls	r4, r3, #5
    3a58:	6805      	ldr	r5, [r0, #0]
    3a5a:	46ac      	mov	ip, r5
    3a5c:	4464      	add	r4, ip
    3a5e:	340a      	adds	r4, #10
    3a60:	34ff      	adds	r4, #255	; 0xff
    3a62:	2502      	movs	r5, #2
    3a64:	7025      	strb	r5, [r4, #0]
    3a66:	e031      	b.n	3acc <usb_device_endpoint_enable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0;
    3a68:	015c      	lsls	r4, r3, #5
    3a6a:	6805      	ldr	r5, [r0, #0]
    3a6c:	46ac      	mov	ip, r5
    3a6e:	4464      	add	r4, ip
    3a70:	340a      	adds	r4, #10
    3a72:	34ff      	adds	r4, #255	; 0xff
    3a74:	2501      	movs	r5, #1
    3a76:	7025      	strb	r5, [r4, #0]
    3a78:	e028      	b.n	3acc <usb_device_endpoint_enable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    3a7a:	2a01      	cmp	r2, #1
    3a7c:	d11c      	bne.n	3ab8 <usb_device_endpoint_enable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    3a7e:	2b00      	cmp	r3, #0
    3a80:	d107      	bne.n	3a92 <usb_device_endpoint_enable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0 | USB_DEVICE_EPINTENSET_TRFAIL1;
    3a82:	6802      	ldr	r2, [r0, #0]
    3a84:	015b      	lsls	r3, r3, #5
    3a86:	18d3      	adds	r3, r2, r3
    3a88:	330a      	adds	r3, #10
    3a8a:	33ff      	adds	r3, #255	; 0xff
    3a8c:	220c      	movs	r2, #12
    3a8e:	701a      	strb	r2, [r3, #0]
    3a90:	e030      	b.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    3a92:	b249      	sxtb	r1, r1
    3a94:	2900      	cmp	r1, #0
    3a96:	da07      	bge.n	3aa8 <usb_device_endpoint_enable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL1;
    3a98:	6802      	ldr	r2, [r0, #0]
    3a9a:	015b      	lsls	r3, r3, #5
    3a9c:	18d3      	adds	r3, r2, r3
    3a9e:	330a      	adds	r3, #10
    3aa0:	33ff      	adds	r3, #255	; 0xff
    3aa2:	2208      	movs	r2, #8
    3aa4:	701a      	strb	r2, [r3, #0]
    3aa6:	e025      	b.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0;
    3aa8:	6802      	ldr	r2, [r0, #0]
    3aaa:	015b      	lsls	r3, r3, #5
    3aac:	18d3      	adds	r3, r2, r3
    3aae:	330a      	adds	r3, #10
    3ab0:	33ff      	adds	r3, #255	; 0xff
    3ab2:	2204      	movs	r2, #4
    3ab4:	701a      	strb	r2, [r3, #0]
    3ab6:	e01d      	b.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    3ab8:	2a02      	cmp	r2, #2
    3aba:	d107      	bne.n	3acc <usb_device_endpoint_enable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP;
    3abc:	6802      	ldr	r2, [r0, #0]
    3abe:	015b      	lsls	r3, r3, #5
    3ac0:	18d3      	adds	r3, r2, r3
    3ac2:	330a      	adds	r3, #10
    3ac4:	33ff      	adds	r3, #255	; 0xff
    3ac6:	2210      	movs	r2, #16
    3ac8:	701a      	strb	r2, [r3, #0]
    3aca:	e013      	b.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    3acc:	2a03      	cmp	r2, #3
    3ace:	d111      	bne.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    3ad0:	b249      	sxtb	r1, r1
    3ad2:	2900      	cmp	r1, #0
    3ad4:	da07      	bge.n	3ae6 <usb_device_endpoint_enable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL1;
    3ad6:	6802      	ldr	r2, [r0, #0]
    3ad8:	015b      	lsls	r3, r3, #5
    3ada:	18d3      	adds	r3, r2, r3
    3adc:	330a      	adds	r3, #10
    3ade:	33ff      	adds	r3, #255	; 0xff
    3ae0:	2240      	movs	r2, #64	; 0x40
    3ae2:	701a      	strb	r2, [r3, #0]
    3ae4:	e006      	b.n	3af4 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL0;
    3ae6:	6802      	ldr	r2, [r0, #0]
    3ae8:	015b      	lsls	r3, r3, #5
    3aea:	18d3      	adds	r3, r2, r3
    3aec:	330a      	adds	r3, #10
    3aee:	33ff      	adds	r3, #255	; 0xff
    3af0:	2220      	movs	r2, #32
    3af2:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    3af4:	2000      	movs	r0, #0
    3af6:	bd70      	pop	{r4, r5, r6, pc}
    3af8:	00004e9c 	.word	0x00004e9c

00003afc <usb_device_endpoint_disable_callback>:
 * \retval STATUS_OK    The callback was disabled successfully.
 */
enum status_code usb_device_endpoint_disable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    3afc:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3afe:	230f      	movs	r3, #15
    3b00:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    3b02:	18c4      	adds	r4, r0, r3
    3b04:	3461      	adds	r4, #97	; 0x61
    3b06:	34ff      	adds	r4, #255	; 0xff
    3b08:	4d32      	ldr	r5, [pc, #200]	; (3bd4 <usb_device_endpoint_disable_callback+0xd8>)
    3b0a:	5cae      	ldrb	r6, [r5, r2]
    3b0c:	7825      	ldrb	r5, [r4, #0]
    3b0e:	43b5      	bics	r5, r6
    3b10:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    3b12:	2a00      	cmp	r2, #0
    3b14:	d11f      	bne.n	3b56 <usb_device_endpoint_disable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    3b16:	2b00      	cmp	r3, #0
    3b18:	d108      	bne.n	3b2c <usb_device_endpoint_disable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0 | USB_DEVICE_EPINTENCLR_TRCPT1;
    3b1a:	015c      	lsls	r4, r3, #5
    3b1c:	6805      	ldr	r5, [r0, #0]
    3b1e:	46ac      	mov	ip, r5
    3b20:	4464      	add	r4, ip
    3b22:	3409      	adds	r4, #9
    3b24:	34ff      	adds	r4, #255	; 0xff
    3b26:	2503      	movs	r5, #3
    3b28:	7025      	strb	r5, [r4, #0]
    3b2a:	e03d      	b.n	3ba8 <usb_device_endpoint_disable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    3b2c:	b24c      	sxtb	r4, r1
    3b2e:	2c00      	cmp	r4, #0
    3b30:	da08      	bge.n	3b44 <usb_device_endpoint_disable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT1;
    3b32:	015c      	lsls	r4, r3, #5
    3b34:	6805      	ldr	r5, [r0, #0]
    3b36:	46ac      	mov	ip, r5
    3b38:	4464      	add	r4, ip
    3b3a:	3409      	adds	r4, #9
    3b3c:	34ff      	adds	r4, #255	; 0xff
    3b3e:	2502      	movs	r5, #2
    3b40:	7025      	strb	r5, [r4, #0]
    3b42:	e031      	b.n	3ba8 <usb_device_endpoint_disable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0;
    3b44:	015c      	lsls	r4, r3, #5
    3b46:	6805      	ldr	r5, [r0, #0]
    3b48:	46ac      	mov	ip, r5
    3b4a:	4464      	add	r4, ip
    3b4c:	3409      	adds	r4, #9
    3b4e:	34ff      	adds	r4, #255	; 0xff
    3b50:	2501      	movs	r5, #1
    3b52:	7025      	strb	r5, [r4, #0]
    3b54:	e028      	b.n	3ba8 <usb_device_endpoint_disable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    3b56:	2a01      	cmp	r2, #1
    3b58:	d11c      	bne.n	3b94 <usb_device_endpoint_disable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    3b5a:	2b00      	cmp	r3, #0
    3b5c:	d107      	bne.n	3b6e <usb_device_endpoint_disable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0 | USB_DEVICE_EPINTENCLR_TRFAIL1;
    3b5e:	6802      	ldr	r2, [r0, #0]
    3b60:	015b      	lsls	r3, r3, #5
    3b62:	18d3      	adds	r3, r2, r3
    3b64:	3309      	adds	r3, #9
    3b66:	33ff      	adds	r3, #255	; 0xff
    3b68:	220c      	movs	r2, #12
    3b6a:	701a      	strb	r2, [r3, #0]
    3b6c:	e030      	b.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    3b6e:	b249      	sxtb	r1, r1
    3b70:	2900      	cmp	r1, #0
    3b72:	da07      	bge.n	3b84 <usb_device_endpoint_disable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL1;
    3b74:	6802      	ldr	r2, [r0, #0]
    3b76:	015b      	lsls	r3, r3, #5
    3b78:	18d3      	adds	r3, r2, r3
    3b7a:	3309      	adds	r3, #9
    3b7c:	33ff      	adds	r3, #255	; 0xff
    3b7e:	2208      	movs	r2, #8
    3b80:	701a      	strb	r2, [r3, #0]
    3b82:	e025      	b.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0;
    3b84:	6802      	ldr	r2, [r0, #0]
    3b86:	015b      	lsls	r3, r3, #5
    3b88:	18d3      	adds	r3, r2, r3
    3b8a:	3309      	adds	r3, #9
    3b8c:	33ff      	adds	r3, #255	; 0xff
    3b8e:	2204      	movs	r2, #4
    3b90:	701a      	strb	r2, [r3, #0]
    3b92:	e01d      	b.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    3b94:	2a02      	cmp	r2, #2
    3b96:	d107      	bne.n	3ba8 <usb_device_endpoint_disable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
    3b98:	6802      	ldr	r2, [r0, #0]
    3b9a:	015b      	lsls	r3, r3, #5
    3b9c:	18d3      	adds	r3, r2, r3
    3b9e:	3309      	adds	r3, #9
    3ba0:	33ff      	adds	r3, #255	; 0xff
    3ba2:	2210      	movs	r2, #16
    3ba4:	701a      	strb	r2, [r3, #0]
    3ba6:	e013      	b.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    3ba8:	2a03      	cmp	r2, #3
    3baa:	d111      	bne.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    3bac:	b249      	sxtb	r1, r1
    3bae:	2900      	cmp	r1, #0
    3bb0:	da07      	bge.n	3bc2 <usb_device_endpoint_disable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
    3bb2:	6802      	ldr	r2, [r0, #0]
    3bb4:	015b      	lsls	r3, r3, #5
    3bb6:	18d3      	adds	r3, r2, r3
    3bb8:	3309      	adds	r3, #9
    3bba:	33ff      	adds	r3, #255	; 0xff
    3bbc:	2240      	movs	r2, #64	; 0x40
    3bbe:	701a      	strb	r2, [r3, #0]
    3bc0:	e006      	b.n	3bd0 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL0;
    3bc2:	6802      	ldr	r2, [r0, #0]
    3bc4:	015b      	lsls	r3, r3, #5
    3bc6:	18d3      	adds	r3, r2, r3
    3bc8:	3309      	adds	r3, #9
    3bca:	33ff      	adds	r3, #255	; 0xff
    3bcc:	2220      	movs	r2, #32
    3bce:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    3bd0:	2000      	movs	r0, #0
    3bd2:	bd70      	pop	{r4, r5, r6, pc}
    3bd4:	00004e9c 	.word	0x00004e9c

00003bd8 <usb_device_endpoint_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(ep_config);

	/* Write default config to config struct */
	ep_config->ep_address = 0;
    3bd8:	2300      	movs	r3, #0
    3bda:	7003      	strb	r3, [r0, #0]
	ep_config->ep_size = USB_ENDPOINT_8_BYTE;
    3bdc:	7043      	strb	r3, [r0, #1]
	ep_config->auto_zlp = false;
    3bde:	7083      	strb	r3, [r0, #2]
	ep_config->ep_type = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
    3be0:	3301      	adds	r3, #1
    3be2:	70c3      	strb	r3, [r0, #3]
}
    3be4:	4770      	bx	lr
    3be6:	46c0      	nop			; (mov r8, r8)

00003be8 <usb_device_endpoint_set_config>:
 * \retval STATUS_OK         The device endpoint was configured successfully
 * \retval STATUS_ERR_DENIED The endpoint address is already configured
 */
enum status_code usb_device_endpoint_set_config(struct usb_module *module_inst,
		struct usb_device_endpoint_config *ep_config)
{
    3be8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_config);

	uint8_t ep_num = ep_config->ep_address & USB_EP_ADDR_MASK;
    3bea:	780a      	ldrb	r2, [r1, #0]
    3bec:	230f      	movs	r3, #15
    3bee:	4013      	ands	r3, r2
    3bf0:	001c      	movs	r4, r3
	uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
    3bf2:	b252      	sxtb	r2, r2

	switch (ep_config->ep_type) {
    3bf4:	78cb      	ldrb	r3, [r1, #3]
    3bf6:	2b04      	cmp	r3, #4
    3bf8:	d900      	bls.n	3bfc <usb_device_endpoint_set_config+0x14>
    3bfa:	e0f1      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
    3bfc:	009b      	lsls	r3, r3, #2
    3bfe:	4d8d      	ldr	r5, [pc, #564]	; (3e34 <usb_device_endpoint_set_config+0x24c>)
    3c00:	58eb      	ldr	r3, [r5, r3]
    3c02:	469f      	mov	pc, r3
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
    3c04:	6803      	ldr	r3, [r0, #0]
    3c06:	3408      	adds	r4, #8
    3c08:	0164      	lsls	r4, r4, #5
    3c0a:	2200      	movs	r2, #0
    3c0c:	54e2      	strb	r2, [r4, r3]
			return STATUS_OK;
    3c0e:	2300      	movs	r3, #0
    3c10:	e10e      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
    3c12:	0162      	lsls	r2, r4, #5
    3c14:	6803      	ldr	r3, [r0, #0]
    3c16:	469c      	mov	ip, r3
    3c18:	4462      	add	r2, ip

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    3c1a:	2380      	movs	r3, #128	; 0x80
    3c1c:	005b      	lsls	r3, r3, #1
    3c1e:	5cd5      	ldrb	r5, [r2, r3]
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    3c20:	3be4      	subs	r3, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    3c22:	076d      	lsls	r5, r5, #29
    3c24:	d000      	beq.n	3c28 <usb_device_endpoint_set_config+0x40>
    3c26:	e103      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
    3c28:	33e4      	adds	r3, #228	; 0xe4
    3c2a:	5cd6      	ldrb	r6, [r2, r3]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    3c2c:	3be4      	subs	r3, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    3c2e:	2570      	movs	r5, #112	; 0x70
    3c30:	422e      	tst	r6, r5
    3c32:	d000      	beq.n	3c36 <usb_device_endpoint_set_config+0x4e>
    3c34:	e0fc      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
    3c36:	3d5f      	subs	r5, #95	; 0x5f
    3c38:	33e4      	adds	r3, #228	; 0xe4
    3c3a:	54d5      	strb	r5, [r2, r3]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3c3c:	0023      	movs	r3, r4
    3c3e:	3308      	adds	r3, #8
    3c40:	015b      	lsls	r3, r3, #5
    3c42:	6802      	ldr	r2, [r0, #0]
    3c44:	18d2      	adds	r2, r2, r3
    3c46:	352f      	adds	r5, #47	; 0x2f
    3c48:	7155      	strb	r5, [r2, #5]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3c4a:	6802      	ldr	r2, [r0, #0]
    3c4c:	18d3      	adds	r3, r2, r3
    3c4e:	2280      	movs	r2, #128	; 0x80
    3c50:	711a      	strb	r2, [r3, #4]
			} else {
				return STATUS_ERR_DENIED;
			}
			if (true == ep_config->auto_zlp) {
    3c52:	788b      	ldrb	r3, [r1, #2]
    3c54:	2b00      	cmp	r3, #0
    3c56:	d00b      	beq.n	3c70 <usb_device_endpoint_set_config+0x88>
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3c58:	0162      	lsls	r2, r4, #5
    3c5a:	4b77      	ldr	r3, [pc, #476]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3c5c:	189b      	adds	r3, r3, r2
    3c5e:	6858      	ldr	r0, [r3, #4]
    3c60:	2580      	movs	r5, #128	; 0x80
    3c62:	062d      	lsls	r5, r5, #24
    3c64:	4328      	orrs	r0, r5
    3c66:	6058      	str	r0, [r3, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3c68:	695a      	ldr	r2, [r3, #20]
    3c6a:	432a      	orrs	r2, r5
    3c6c:	615a      	str	r2, [r3, #20]
    3c6e:	e00a      	b.n	3c86 <usb_device_endpoint_set_config+0x9e>
			} else {
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3c70:	0162      	lsls	r2, r4, #5
    3c72:	4b71      	ldr	r3, [pc, #452]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3c74:	189b      	adds	r3, r3, r2
    3c76:	685a      	ldr	r2, [r3, #4]
    3c78:	0052      	lsls	r2, r2, #1
    3c7a:	0852      	lsrs	r2, r2, #1
    3c7c:	605a      	str	r2, [r3, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3c7e:	695a      	ldr	r2, [r3, #20]
    3c80:	0052      	lsls	r2, r2, #1
    3c82:	0852      	lsrs	r2, r2, #1
    3c84:	615a      	str	r2, [r3, #20]
			}
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.SIZE = ep_config->ep_size;
    3c86:	2207      	movs	r2, #7
    3c88:	7848      	ldrb	r0, [r1, #1]
    3c8a:	0163      	lsls	r3, r4, #5
    3c8c:	4c6a      	ldr	r4, [pc, #424]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3c8e:	18e4      	adds	r4, r4, r3
    3c90:	6863      	ldr	r3, [r4, #4]
    3c92:	4010      	ands	r0, r2
    3c94:	0700      	lsls	r0, r0, #28
    3c96:	4d69      	ldr	r5, [pc, #420]	; (3e3c <usb_device_endpoint_set_config+0x254>)
    3c98:	402b      	ands	r3, r5
    3c9a:	4303      	orrs	r3, r0
    3c9c:	6063      	str	r3, [r4, #4]
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
    3c9e:	784b      	ldrb	r3, [r1, #1]
    3ca0:	6961      	ldr	r1, [r4, #20]
    3ca2:	401a      	ands	r2, r3
    3ca4:	0713      	lsls	r3, r2, #28
    3ca6:	000a      	movs	r2, r1
    3ca8:	402a      	ands	r2, r5
    3caa:	431a      	orrs	r2, r3
    3cac:	6162      	str	r2, [r4, #20]
			return STATUS_OK;
    3cae:	2300      	movs	r3, #0
    3cb0:	e0be      	b.n	3e30 <usb_device_endpoint_set_config+0x248>

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
    3cb2:	2a00      	cmp	r2, #0
    3cb4:	da18      	bge.n	3ce8 <usb_device_endpoint_set_config+0x100>
    3cb6:	0165      	lsls	r5, r4, #5
    3cb8:	6803      	ldr	r3, [r0, #0]
    3cba:	469c      	mov	ip, r3
    3cbc:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3cbe:	2380      	movs	r3, #128	; 0x80
    3cc0:	005b      	lsls	r3, r3, #1
    3cc2:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    3cc4:	3be4      	subs	r3, #228	; 0xe4
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3cc6:	2670      	movs	r6, #112	; 0x70
    3cc8:	4237      	tst	r7, r6
    3cca:	d000      	beq.n	3cce <usb_device_endpoint_set_config+0xe6>
    3ccc:	e0b0      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
    3cce:	3690      	adds	r6, #144	; 0x90
    3cd0:	5daf      	ldrb	r7, [r5, r6]
    3cd2:	3304      	adds	r3, #4
    3cd4:	433b      	orrs	r3, r7
    3cd6:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3cd8:	6800      	ldr	r0, [r0, #0]
    3cda:	0023      	movs	r3, r4
    3cdc:	3308      	adds	r3, #8
    3cde:	015b      	lsls	r3, r3, #5
    3ce0:	18c3      	adds	r3, r0, r3
    3ce2:	2080      	movs	r0, #128	; 0x80
    3ce4:	7118      	strb	r0, [r3, #4]
    3ce6:	e07b      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
    3ce8:	0165      	lsls	r5, r4, #5
    3cea:	6803      	ldr	r3, [r0, #0]
    3cec:	469c      	mov	ip, r3
    3cee:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3cf0:	2380      	movs	r3, #128	; 0x80
    3cf2:	005b      	lsls	r3, r3, #1
    3cf4:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    3cf6:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3cf8:	0776      	lsls	r6, r6, #29
    3cfa:	d000      	beq.n	3cfe <usb_device_endpoint_set_config+0x116>
    3cfc:	e098      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
    3cfe:	2680      	movs	r6, #128	; 0x80
    3d00:	0076      	lsls	r6, r6, #1
    3d02:	5daf      	ldrb	r7, [r5, r6]
    3d04:	3b1a      	subs	r3, #26
    3d06:	433b      	orrs	r3, r7
    3d08:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3d0a:	6800      	ldr	r0, [r0, #0]
    3d0c:	0023      	movs	r3, r4
    3d0e:	3308      	adds	r3, #8
    3d10:	015b      	lsls	r3, r3, #5
    3d12:	18c3      	adds	r3, r0, r3
    3d14:	2040      	movs	r0, #64	; 0x40
    3d16:	7158      	strb	r0, [r3, #5]
    3d18:	e062      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
    3d1a:	2a00      	cmp	r2, #0
    3d1c:	da17      	bge.n	3d4e <usb_device_endpoint_set_config+0x166>
    3d1e:	0165      	lsls	r5, r4, #5
    3d20:	6803      	ldr	r3, [r0, #0]
    3d22:	469c      	mov	ip, r3
    3d24:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3d26:	2380      	movs	r3, #128	; 0x80
    3d28:	005b      	lsls	r3, r3, #1
    3d2a:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    3d2c:	3be4      	subs	r3, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3d2e:	2670      	movs	r6, #112	; 0x70
    3d30:	4237      	tst	r7, r6
    3d32:	d17d      	bne.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
    3d34:	3690      	adds	r6, #144	; 0x90
    3d36:	5daf      	ldrb	r7, [r5, r6]
    3d38:	3314      	adds	r3, #20
    3d3a:	433b      	orrs	r3, r7
    3d3c:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3d3e:	6800      	ldr	r0, [r0, #0]
    3d40:	0023      	movs	r3, r4
    3d42:	3308      	adds	r3, #8
    3d44:	015b      	lsls	r3, r3, #5
    3d46:	18c3      	adds	r3, r0, r3
    3d48:	2080      	movs	r0, #128	; 0x80
    3d4a:	7118      	strb	r0, [r3, #4]
    3d4c:	e048      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
    3d4e:	0165      	lsls	r5, r4, #5
    3d50:	6803      	ldr	r3, [r0, #0]
    3d52:	469c      	mov	ip, r3
    3d54:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3d56:	2380      	movs	r3, #128	; 0x80
    3d58:	005b      	lsls	r3, r3, #1
    3d5a:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    3d5c:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3d5e:	0776      	lsls	r6, r6, #29
    3d60:	d166      	bne.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
    3d62:	2680      	movs	r6, #128	; 0x80
    3d64:	0076      	lsls	r6, r6, #1
    3d66:	5daf      	ldrb	r7, [r5, r6]
    3d68:	3b19      	subs	r3, #25
    3d6a:	433b      	orrs	r3, r7
    3d6c:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3d6e:	6800      	ldr	r0, [r0, #0]
    3d70:	0023      	movs	r3, r4
    3d72:	3308      	adds	r3, #8
    3d74:	015b      	lsls	r3, r3, #5
    3d76:	18c3      	adds	r3, r0, r3
    3d78:	2040      	movs	r0, #64	; 0x40
    3d7a:	7158      	strb	r0, [r3, #5]
    3d7c:	e030      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
    3d7e:	2a00      	cmp	r2, #0
    3d80:	da17      	bge.n	3db2 <usb_device_endpoint_set_config+0x1ca>
    3d82:	0165      	lsls	r5, r4, #5
    3d84:	6803      	ldr	r3, [r0, #0]
    3d86:	469c      	mov	ip, r3
    3d88:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3d8a:	2380      	movs	r3, #128	; 0x80
    3d8c:	005b      	lsls	r3, r3, #1
    3d8e:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    3d90:	3be4      	subs	r3, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3d92:	2670      	movs	r6, #112	; 0x70
    3d94:	4237      	tst	r7, r6
    3d96:	d14b      	bne.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
    3d98:	3690      	adds	r6, #144	; 0x90
    3d9a:	5daf      	ldrb	r7, [r5, r6]
    3d9c:	3324      	adds	r3, #36	; 0x24
    3d9e:	433b      	orrs	r3, r7
    3da0:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3da2:	6800      	ldr	r0, [r0, #0]
    3da4:	0023      	movs	r3, r4
    3da6:	3308      	adds	r3, #8
    3da8:	015b      	lsls	r3, r3, #5
    3daa:	18c3      	adds	r3, r0, r3
    3dac:	2080      	movs	r0, #128	; 0x80
    3dae:	7118      	strb	r0, [r3, #4]
    3db0:	e016      	b.n	3de0 <usb_device_endpoint_set_config+0x1f8>
    3db2:	0165      	lsls	r5, r4, #5
    3db4:	6803      	ldr	r3, [r0, #0]
    3db6:	469c      	mov	ip, r3
    3db8:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3dba:	2380      	movs	r3, #128	; 0x80
    3dbc:	005b      	lsls	r3, r3, #1
    3dbe:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    3dc0:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3dc2:	0776      	lsls	r6, r6, #29
    3dc4:	d134      	bne.n	3e30 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
    3dc6:	2680      	movs	r6, #128	; 0x80
    3dc8:	0076      	lsls	r6, r6, #1
    3dca:	5daf      	ldrb	r7, [r5, r6]
    3dcc:	3b18      	subs	r3, #24
    3dce:	433b      	orrs	r3, r7
    3dd0:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3dd2:	6800      	ldr	r0, [r0, #0]
    3dd4:	0023      	movs	r3, r4
    3dd6:	3308      	adds	r3, #8
    3dd8:	015b      	lsls	r3, r3, #5
    3dda:	18c3      	adds	r3, r0, r3
    3ddc:	2040      	movs	r0, #64	; 0x40
    3dde:	7158      	strb	r0, [r3, #5]

		default:
			break;
	}

	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;
    3de0:	0fd2      	lsrs	r2, r2, #31
    3de2:	784d      	ldrb	r5, [r1, #1]
    3de4:	0063      	lsls	r3, r4, #1
    3de6:	189b      	adds	r3, r3, r2
    3de8:	011b      	lsls	r3, r3, #4
    3dea:	4813      	ldr	r0, [pc, #76]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3dec:	18c3      	adds	r3, r0, r3
    3dee:	685e      	ldr	r6, [r3, #4]
    3df0:	2007      	movs	r0, #7
    3df2:	4005      	ands	r5, r0
    3df4:	072d      	lsls	r5, r5, #28
    3df6:	4811      	ldr	r0, [pc, #68]	; (3e3c <usb_device_endpoint_set_config+0x254>)
    3df8:	4030      	ands	r0, r6
    3dfa:	4328      	orrs	r0, r5
    3dfc:	6058      	str	r0, [r3, #4]

	if (true == ep_config->auto_zlp) {
    3dfe:	788b      	ldrb	r3, [r1, #2]
    3e00:	2b00      	cmp	r3, #0
    3e02:	d00b      	beq.n	3e1c <usb_device_endpoint_set_config+0x234>
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3e04:	0063      	lsls	r3, r4, #1
    3e06:	189a      	adds	r2, r3, r2
    3e08:	0112      	lsls	r2, r2, #4
    3e0a:	4c0b      	ldr	r4, [pc, #44]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3e0c:	18a2      	adds	r2, r4, r2
    3e0e:	6853      	ldr	r3, [r2, #4]
    3e10:	2180      	movs	r1, #128	; 0x80
    3e12:	0609      	lsls	r1, r1, #24
    3e14:	430b      	orrs	r3, r1
    3e16:	6053      	str	r3, [r2, #4]
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
	}

	return STATUS_OK;
    3e18:	2300      	movs	r3, #0
    3e1a:	e009      	b.n	3e30 <usb_device_endpoint_set_config+0x248>
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;

	if (true == ep_config->auto_zlp) {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3e1c:	0063      	lsls	r3, r4, #1
    3e1e:	189a      	adds	r2, r3, r2
    3e20:	0112      	lsls	r2, r2, #4
    3e22:	4b05      	ldr	r3, [pc, #20]	; (3e38 <usb_device_endpoint_set_config+0x250>)
    3e24:	189a      	adds	r2, r3, r2
    3e26:	6853      	ldr	r3, [r2, #4]
    3e28:	005b      	lsls	r3, r3, #1
    3e2a:	085b      	lsrs	r3, r3, #1
    3e2c:	6053      	str	r3, [r2, #4]
	}

	return STATUS_OK;
    3e2e:	2300      	movs	r3, #0
}
    3e30:	0018      	movs	r0, r3
    3e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e34:	00004e78 	.word	0x00004e78
    3e38:	200004a4 	.word	0x200004a4
    3e3c:	8fffffff 	.word	0x8fffffff

00003e40 <usb_device_endpoint_abort_job>:
 * \param ep          Endpoint address
 */
void usb_device_endpoint_abort_job(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num;
	ep_num = ep & USB_EP_ADDR_MASK;
    3e40:	230f      	movs	r3, #15
    3e42:	400b      	ands	r3, r1

	// Stop transfer
	if (ep & USB_EP_DIR_IN) {
    3e44:	b249      	sxtb	r1, r1
    3e46:	2900      	cmp	r1, #0
    3e48:	da0a      	bge.n	3e60 <usb_device_endpoint_abort_job+0x20>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3e4a:	3308      	adds	r3, #8
    3e4c:	015b      	lsls	r3, r3, #5
    3e4e:	6802      	ldr	r2, [r0, #0]
    3e50:	18d2      	adds	r2, r2, r3
    3e52:	2180      	movs	r1, #128	; 0x80
    3e54:	7111      	strb	r1, [r2, #4]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    3e56:	6802      	ldr	r2, [r0, #0]
    3e58:	18d3      	adds	r3, r2, r3
    3e5a:	2202      	movs	r2, #2
    3e5c:	71da      	strb	r2, [r3, #7]
    3e5e:	e009      	b.n	3e74 <usb_device_endpoint_abort_job+0x34>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3e60:	3308      	adds	r3, #8
    3e62:	015b      	lsls	r3, r3, #5
    3e64:	6802      	ldr	r2, [r0, #0]
    3e66:	18d2      	adds	r2, r2, r3
    3e68:	2140      	movs	r1, #64	; 0x40
    3e6a:	7151      	strb	r1, [r2, #5]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    3e6c:	6802      	ldr	r2, [r0, #0]
    3e6e:	18d3      	adds	r3, r2, r3
    3e70:	2201      	movs	r2, #1
    3e72:	71da      	strb	r2, [r3, #7]
	}
}
    3e74:	4770      	bx	lr
    3e76:	46c0      	nop			; (mov r8, r8)

00003e78 <usb_device_endpoint_is_halted>:
 *
 * \return \c true if the endpoint is halted
 */
bool usb_device_endpoint_is_halted(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3e78:	230f      	movs	r3, #15
    3e7a:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    3e7c:	b249      	sxtb	r1, r1
    3e7e:	2900      	cmp	r1, #0
    3e80:	da07      	bge.n	3e92 <usb_device_endpoint_is_halted+0x1a>
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1);
    3e82:	6802      	ldr	r2, [r0, #0]
    3e84:	3308      	adds	r3, #8
    3e86:	015b      	lsls	r3, r3, #5
    3e88:	18d3      	adds	r3, r2, r3
    3e8a:	7998      	ldrb	r0, [r3, #6]
    3e8c:	0680      	lsls	r0, r0, #26
    3e8e:	0fc0      	lsrs	r0, r0, #31
    3e90:	e006      	b.n	3ea0 <usb_device_endpoint_is_halted+0x28>
	} else {
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0);
    3e92:	6802      	ldr	r2, [r0, #0]
    3e94:	3308      	adds	r3, #8
    3e96:	015b      	lsls	r3, r3, #5
    3e98:	18d3      	adds	r3, r2, r3
    3e9a:	7998      	ldrb	r0, [r3, #6]
    3e9c:	06c0      	lsls	r0, r0, #27
    3e9e:	0fc0      	lsrs	r0, r0, #31
	}
}
    3ea0:	4770      	bx	lr
    3ea2:	46c0      	nop			; (mov r8, r8)

00003ea4 <usb_device_endpoint_set_halt>:
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_set_halt(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3ea4:	230f      	movs	r3, #15
    3ea6:	400b      	ands	r3, r1

	// Stall endpoint
	if (ep & USB_EP_DIR_IN) {
    3ea8:	b249      	sxtb	r1, r1
    3eaa:	2900      	cmp	r1, #0
    3eac:	da06      	bge.n	3ebc <usb_device_endpoint_set_halt+0x18>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ1;
    3eae:	6802      	ldr	r2, [r0, #0]
    3eb0:	3308      	adds	r3, #8
    3eb2:	015b      	lsls	r3, r3, #5
    3eb4:	18d3      	adds	r3, r2, r3
    3eb6:	2220      	movs	r2, #32
    3eb8:	715a      	strb	r2, [r3, #5]
    3eba:	e005      	b.n	3ec8 <usb_device_endpoint_set_halt+0x24>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ0;
    3ebc:	6802      	ldr	r2, [r0, #0]
    3ebe:	3308      	adds	r3, #8
    3ec0:	015b      	lsls	r3, r3, #5
    3ec2:	18d3      	adds	r3, r2, r3
    3ec4:	2210      	movs	r2, #16
    3ec6:	715a      	strb	r2, [r3, #5]
	}
}
    3ec8:	4770      	bx	lr
    3eca:	46c0      	nop			; (mov r8, r8)

00003ecc <usb_device_endpoint_clear_halt>:
 *
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_clear_halt(struct usb_module *module_inst, uint8_t ep)
{
    3ecc:	b530      	push	{r4, r5, lr}
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3ece:	230f      	movs	r3, #15
    3ed0:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    3ed2:	b249      	sxtb	r1, r1
    3ed4:	2900      	cmp	r1, #0
    3ed6:	da1e      	bge.n	3f16 <usb_device_endpoint_clear_halt+0x4a>
    3ed8:	0159      	lsls	r1, r3, #5
    3eda:	6802      	ldr	r2, [r0, #0]
    3edc:	1852      	adds	r2, r2, r1
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1) {
    3ede:	2483      	movs	r4, #131	; 0x83
    3ee0:	0064      	lsls	r4, r4, #1
    3ee2:	5d14      	ldrb	r4, [r2, r4]
    3ee4:	06a4      	lsls	r4, r4, #26
    3ee6:	d534      	bpl.n	3f52 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ1;
    3ee8:	2520      	movs	r5, #32
    3eea:	2482      	movs	r4, #130	; 0x82
    3eec:	0064      	lsls	r4, r4, #1
    3eee:	5515      	strb	r5, [r2, r4]
    3ef0:	6802      	ldr	r2, [r0, #0]
    3ef2:	4694      	mov	ip, r2
    3ef4:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    3ef6:	2208      	movs	r2, #8
    3ef8:	32ff      	adds	r2, #255	; 0xff
    3efa:	5c8a      	ldrb	r2, [r1, r2]
    3efc:	0652      	lsls	r2, r2, #25
    3efe:	d528      	bpl.n	3f52 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    3f00:	3cc4      	subs	r4, #196	; 0xc4
    3f02:	2208      	movs	r2, #8
    3f04:	32ff      	adds	r2, #255	; 0xff
    3f06:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLIN;
    3f08:	6802      	ldr	r2, [r0, #0]
    3f0a:	3308      	adds	r3, #8
    3f0c:	015b      	lsls	r3, r3, #5
    3f0e:	18d3      	adds	r3, r2, r3
    3f10:	2202      	movs	r2, #2
    3f12:	711a      	strb	r2, [r3, #4]
    3f14:	e01d      	b.n	3f52 <usb_device_endpoint_clear_halt+0x86>
    3f16:	0159      	lsls	r1, r3, #5
    3f18:	6802      	ldr	r2, [r0, #0]
    3f1a:	1852      	adds	r2, r2, r1
			}
		}
	} else {
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0) {
    3f1c:	2483      	movs	r4, #131	; 0x83
    3f1e:	0064      	lsls	r4, r4, #1
    3f20:	5d14      	ldrb	r4, [r2, r4]
    3f22:	06e4      	lsls	r4, r4, #27
    3f24:	d515      	bpl.n	3f52 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ0;
    3f26:	2510      	movs	r5, #16
    3f28:	2482      	movs	r4, #130	; 0x82
    3f2a:	0064      	lsls	r4, r4, #1
    3f2c:	5515      	strb	r5, [r2, r4]
    3f2e:	6802      	ldr	r2, [r0, #0]
    3f30:	4694      	mov	ip, r2
    3f32:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    3f34:	2208      	movs	r2, #8
    3f36:	32ff      	adds	r2, #255	; 0xff
    3f38:	5c8a      	ldrb	r2, [r1, r2]
    3f3a:	0692      	lsls	r2, r2, #26
    3f3c:	d509      	bpl.n	3f52 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    3f3e:	3ce4      	subs	r4, #228	; 0xe4
    3f40:	2208      	movs	r2, #8
    3f42:	32ff      	adds	r2, #255	; 0xff
    3f44:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLOUT;
    3f46:	6802      	ldr	r2, [r0, #0]
    3f48:	3308      	adds	r3, #8
    3f4a:	015b      	lsls	r3, r3, #5
    3f4c:	18d3      	adds	r3, r2, r3
    3f4e:	2201      	movs	r2, #1
    3f50:	711a      	strb	r2, [r3, #4]
			}
		}
	}
}
    3f52:	bd30      	pop	{r4, r5, pc}

00003f54 <usb_device_endpoint_write_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_write_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    3f54:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
    3f56:	000c      	movs	r4, r1
    3f58:	3408      	adds	r4, #8
    3f5a:	0164      	lsls	r4, r4, #5
    3f5c:	6805      	ldr	r5, [r0, #0]
    3f5e:	5d64      	ldrb	r4, [r4, r5]
    3f60:	0664      	lsls	r4, r4, #25
    3f62:	0f64      	lsrs	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    3f64:	251c      	movs	r5, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    3f66:	2c00      	cmp	r4, #0
    3f68:	d016      	beq.n	3f98 <usb_device_endpoint_write_buffer_job+0x44>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].ADDR.reg = (uint32_t)pbuf;
    3f6a:	014c      	lsls	r4, r1, #5
    3f6c:	4d0b      	ldr	r5, [pc, #44]	; (3f9c <usb_device_endpoint_write_buffer_job+0x48>)
    3f6e:	192c      	adds	r4, r5, r4
    3f70:	0025      	movs	r5, r4
    3f72:	6122      	str	r2, [r4, #16]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    3f74:	6964      	ldr	r4, [r4, #20]
    3f76:	4a0a      	ldr	r2, [pc, #40]	; (3fa0 <usb_device_endpoint_write_buffer_job+0x4c>)
    3f78:	4022      	ands	r2, r4
    3f7a:	616a      	str	r2, [r5, #20]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT = buf_size;
    3f7c:	696c      	ldr	r4, [r5, #20]
    3f7e:	049b      	lsls	r3, r3, #18
    3f80:	0c9a      	lsrs	r2, r3, #18
    3f82:	0ba3      	lsrs	r3, r4, #14
    3f84:	039b      	lsls	r3, r3, #14
    3f86:	4313      	orrs	r3, r2
    3f88:	616b      	str	r3, [r5, #20]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK1RDY;
    3f8a:	6803      	ldr	r3, [r0, #0]
    3f8c:	3108      	adds	r1, #8
    3f8e:	0149      	lsls	r1, r1, #5
    3f90:	1859      	adds	r1, r3, r1
    3f92:	2380      	movs	r3, #128	; 0x80
    3f94:	714b      	strb	r3, [r1, #5]

	return STATUS_OK;
    3f96:	2500      	movs	r5, #0
}
    3f98:	0028      	movs	r0, r5
    3f9a:	bd30      	pop	{r4, r5, pc}
    3f9c:	200004a4 	.word	0x200004a4
    3fa0:	f0003fff 	.word	0xf0003fff

00003fa4 <usb_device_endpoint_read_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_read_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    3fa4:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
    3fa6:	000c      	movs	r4, r1
    3fa8:	3408      	adds	r4, #8
    3faa:	0164      	lsls	r4, r4, #5
    3fac:	6805      	ldr	r5, [r0, #0]
    3fae:	5d64      	ldrb	r4, [r4, r5]
    3fb0:	0764      	lsls	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    3fb2:	251c      	movs	r5, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    3fb4:	2c00      	cmp	r4, #0
    3fb6:	d015      	beq.n	3fe4 <usb_device_endpoint_read_buffer_job+0x40>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    3fb8:	4d0b      	ldr	r5, [pc, #44]	; (3fe8 <usb_device_endpoint_read_buffer_job+0x44>)
    3fba:	014c      	lsls	r4, r1, #5
    3fbc:	5162      	str	r2, [r4, r5]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = buf_size;
    3fbe:	192c      	adds	r4, r5, r4
    3fc0:	6865      	ldr	r5, [r4, #4]
    3fc2:	049b      	lsls	r3, r3, #18
    3fc4:	091a      	lsrs	r2, r3, #4
    3fc6:	4b09      	ldr	r3, [pc, #36]	; (3fec <usb_device_endpoint_read_buffer_job+0x48>)
    3fc8:	402b      	ands	r3, r5
    3fca:	4313      	orrs	r3, r2
    3fcc:	6063      	str	r3, [r4, #4]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    3fce:	6863      	ldr	r3, [r4, #4]
    3fd0:	0b9b      	lsrs	r3, r3, #14
    3fd2:	039b      	lsls	r3, r3, #14
    3fd4:	6063      	str	r3, [r4, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    3fd6:	6803      	ldr	r3, [r0, #0]
    3fd8:	3108      	adds	r1, #8
    3fda:	0149      	lsls	r1, r1, #5
    3fdc:	1859      	adds	r1, r3, r1
    3fde:	2340      	movs	r3, #64	; 0x40
    3fe0:	710b      	strb	r3, [r1, #4]

	return STATUS_OK;
    3fe2:	2500      	movs	r5, #0
}
    3fe4:	0028      	movs	r0, r5
    3fe6:	bd30      	pop	{r4, r5, pc}
    3fe8:	200004a4 	.word	0x200004a4
    3fec:	f0003fff 	.word	0xf0003fff

00003ff0 <usb_device_endpoint_setup_buffer_job>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    3ff0:	4b09      	ldr	r3, [pc, #36]	; (4018 <usb_device_endpoint_setup_buffer_job+0x28>)
    3ff2:	6019      	str	r1, [r3, #0]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
    3ff4:	6859      	ldr	r1, [r3, #4]
    3ff6:	4a09      	ldr	r2, [pc, #36]	; (401c <usb_device_endpoint_setup_buffer_job+0x2c>)
    3ff8:	400a      	ands	r2, r1
    3ffa:	2180      	movs	r1, #128	; 0x80
    3ffc:	0289      	lsls	r1, r1, #10
    3ffe:	430a      	orrs	r2, r1
    4000:	605a      	str	r2, [r3, #4]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    4002:	685a      	ldr	r2, [r3, #4]
    4004:	0b92      	lsrs	r2, r2, #14
    4006:	0392      	lsls	r2, r2, #14
    4008:	605a      	str	r2, [r3, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    400a:	6802      	ldr	r2, [r0, #0]
    400c:	2140      	movs	r1, #64	; 0x40
    400e:	2382      	movs	r3, #130	; 0x82
    4010:	005b      	lsls	r3, r3, #1
    4012:	54d1      	strb	r1, [r2, r3]

	return STATUS_OK;
}
    4014:	2000      	movs	r0, #0
    4016:	4770      	bx	lr
    4018:	200004a4 	.word	0x200004a4
    401c:	f0003fff 	.word	0xf0003fff

00004020 <usb_enable>:
void usb_enable(struct usb_module *module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	module_inst->hw->DEVICE.CTRLA.reg |= USB_CTRLA_ENABLE;
    4020:	6802      	ldr	r2, [r0, #0]
    4022:	7811      	ldrb	r1, [r2, #0]
    4024:	2302      	movs	r3, #2
    4026:	430b      	orrs	r3, r1
    4028:	7013      	strb	r3, [r2, #0]
	while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE);
    402a:	6802      	ldr	r2, [r0, #0]
    402c:	7893      	ldrb	r3, [r2, #2]
    402e:	2b02      	cmp	r3, #2
    4030:	d0fc      	beq.n	402c <usb_enable+0xc>
}
    4032:	4770      	bx	lr

00004034 <USB_Handler>:

/**
 * \brief Interrupt handler for the USB module.
 */
void USB_Handler(void)
{
    4034:	b5f0      	push	{r4, r5, r6, r7, lr}
    4036:	465f      	mov	r7, fp
    4038:	4656      	mov	r6, sl
    403a:	464d      	mov	r5, r9
    403c:	4644      	mov	r4, r8
    403e:	b4f0      	push	{r4, r5, r6, r7}
    4040:	b083      	sub	sp, #12
	if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
    4042:	4bc8      	ldr	r3, [pc, #800]	; (4364 <USB_Handler+0x330>)
    4044:	681f      	ldr	r7, [r3, #0]
    4046:	683d      	ldr	r5, [r7, #0]
    4048:	782b      	ldrb	r3, [r5, #0]
    404a:	09db      	lsrs	r3, r3, #7
    404c:	d100      	bne.n	4050 <USB_Handler+0x1c>
    404e:	e155      	b.n	42fc <USB_Handler+0x2c8>
{
	uint32_t pipe_int;
	uint32_t flags;

	/* Manage pipe interrupts */
	pipe_int = ctz(_usb_instances->hw->HOST.PINTSMRY.reg);
    4050:	8c28      	ldrh	r0, [r5, #32]
    4052:	b280      	uxth	r0, r0
    4054:	4bc4      	ldr	r3, [pc, #784]	; (4368 <USB_Handler+0x334>)
    4056:	4798      	blx	r3
    4058:	1e04      	subs	r4, r0, #0
	if (pipe_int < 32) {
    405a:	2c1f      	cmp	r4, #31
    405c:	d900      	bls.n	4060 <USB_Handler+0x2c>
    405e:	e0d3      	b.n	4208 <USB_Handler+0x1d4>
		/* pipe interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg;
    4060:	0003      	movs	r3, r0
    4062:	3308      	adds	r3, #8
    4064:	015b      	lsls	r3, r3, #5
    4066:	18ed      	adds	r5, r5, r3
    4068:	79ed      	ldrb	r5, [r5, #7]
    406a:	b2ed      	uxtb	r5, r5

		/* host pipe transfer complete interrupt */
		if (flags & USB_HOST_PINTFLAG_TRCPT_Msk) {
    406c:	07ab      	lsls	r3, r5, #30
    406e:	d051      	beq.n	4114 <USB_Handler+0xe0>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4070:	4abe      	ldr	r2, [pc, #760]	; (436c <USB_Handler+0x338>)
    4072:	2301      	movs	r3, #1
    4074:	4083      	lsls	r3, r0
    4076:	6811      	ldr	r1, [r2, #0]
    4078:	4399      	bics	r1, r3
    407a:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    407c:	0003      	movs	r3, r0
    407e:	3308      	adds	r3, #8
    4080:	015b      	lsls	r3, r3, #5
    4082:	683a      	ldr	r2, [r7, #0]
    4084:	4694      	mov	ip, r2
    4086:	4463      	add	r3, ip
    4088:	2203      	movs	r2, #3
    408a:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRCPT_Msk;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    408c:	183b      	adds	r3, r7, r0
    408e:	33ae      	adds	r3, #174	; 0xae
    4090:	781b      	ldrb	r3, [r3, #0]
    4092:	07db      	lsls	r3, r3, #31
    4094:	d53e      	bpl.n	4114 <USB_Handler+0xe0>
					(1 << USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE)) {
				pipe_callback_para.pipe_num = pipe_int;
    4096:	4bb6      	ldr	r3, [pc, #728]	; (4370 <USB_Handler+0x33c>)
    4098:	7018      	strb	r0, [r3, #0]
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN ==
    409a:	683a      	ldr	r2, [r7, #0]
    409c:	0003      	movs	r3, r0
    409e:	3308      	adds	r3, #8
    40a0:	015b      	lsls	r3, r3, #5
    40a2:	5c9b      	ldrb	r3, [r3, r2]
    40a4:	079b      	lsls	r3, r3, #30
    40a6:	0f9b      	lsrs	r3, r3, #30
    40a8:	2b01      	cmp	r3, #1
    40aa:	d110      	bne.n	40ce <USB_Handler+0x9a>
							USB_HOST_PIPE_TOKEN_IN) {
					/* in  */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    40ac:	0142      	lsls	r2, r0, #5
    40ae:	4bb1      	ldr	r3, [pc, #708]	; (4374 <USB_Handler+0x340>)
    40b0:	189b      	adds	r3, r3, r2
    40b2:	685a      	ldr	r2, [r3, #4]
    40b4:	0492      	lsls	r2, r2, #18
    40b6:	0c92      	lsrs	r2, r2, #18
    40b8:	49ad      	ldr	r1, [pc, #692]	; (4370 <USB_Handler+0x33c>)
    40ba:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    40bc:	685a      	ldr	r2, [r3, #4]
    40be:	0112      	lsls	r2, r2, #4
    40c0:	0c92      	lsrs	r2, r2, #18
    40c2:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    40c4:	685a      	ldr	r2, [r3, #4]
    40c6:	0b92      	lsrs	r2, r2, #14
    40c8:	0392      	lsls	r2, r2, #14
    40ca:	605a      	str	r2, [r3, #4]
    40cc:	e01a      	b.n	4104 <USB_Handler+0xd0>
				} else {
					/* out */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    40ce:	0142      	lsls	r2, r0, #5
    40d0:	4ba8      	ldr	r3, [pc, #672]	; (4374 <USB_Handler+0x340>)
    40d2:	189b      	adds	r3, r3, r2
    40d4:	685a      	ldr	r2, [r3, #4]
    40d6:	0112      	lsls	r2, r2, #4
    40d8:	0c92      	lsrs	r2, r2, #18
    40da:	b290      	uxth	r0, r2
    40dc:	49a4      	ldr	r1, [pc, #656]	; (4370 <USB_Handler+0x33c>)
    40de:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    40e0:	685a      	ldr	r2, [r3, #4]
    40e2:	0492      	lsls	r2, r2, #18
    40e4:	0c92      	lsrs	r2, r2, #18
    40e6:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    40e8:	6859      	ldr	r1, [r3, #4]
    40ea:	4aa3      	ldr	r2, [pc, #652]	; (4378 <USB_Handler+0x344>)
    40ec:	400a      	ands	r2, r1
    40ee:	605a      	str	r2, [r3, #4]
					if (0 == pipe_callback_para.transfered_size) {
    40f0:	2800      	cmp	r0, #0
    40f2:	d107      	bne.n	4104 <USB_Handler+0xd0>
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    40f4:	0163      	lsls	r3, r4, #5
    40f6:	4a9f      	ldr	r2, [pc, #636]	; (4374 <USB_Handler+0x340>)
    40f8:	18d3      	adds	r3, r2, r3
    40fa:	685b      	ldr	r3, [r3, #4]
    40fc:	049b      	lsls	r3, r3, #18
    40fe:	0c9b      	lsrs	r3, r3, #18
    4100:	4a9b      	ldr	r2, [pc, #620]	; (4370 <USB_Handler+0x33c>)
    4102:	8053      	strh	r3, [r2, #2]
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    4104:	4b97      	ldr	r3, [pc, #604]	; (4364 <USB_Handler+0x330>)
    4106:	6818      	ldr	r0, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
    4108:	1ca3      	adds	r3, r4, #2
    410a:	011b      	lsls	r3, r3, #4
    410c:	18c3      	adds	r3, r0, r3
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
					if (0 == pipe_callback_para.transfered_size) {
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    410e:	685b      	ldr	r3, [r3, #4]
    4110:	4997      	ldr	r1, [pc, #604]	; (4370 <USB_Handler+0x33c>)
    4112:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
    4114:	076b      	lsls	r3, r5, #29
    4116:	d50e      	bpl.n	4136 <USB_Handler+0x102>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4118:	4a94      	ldr	r2, [pc, #592]	; (436c <USB_Handler+0x338>)
    411a:	2301      	movs	r3, #1
    411c:	40a3      	lsls	r3, r4
    411e:	6811      	ldr	r1, [r2, #0]
    4120:	4399      	bics	r1, r3
    4122:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4124:	4b8f      	ldr	r3, [pc, #572]	; (4364 <USB_Handler+0x330>)
    4126:	681b      	ldr	r3, [r3, #0]
    4128:	681a      	ldr	r2, [r3, #0]
    412a:	0023      	movs	r3, r4
    412c:	3308      	adds	r3, #8
    412e:	015b      	lsls	r3, r3, #5
    4130:	18d3      	adds	r3, r2, r3
    4132:	2204      	movs	r2, #4
    4134:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRFAIL;
		}

		/* host pipe error interrupt */
		if (flags & USB_HOST_PINTFLAG_PERR) {
    4136:	072b      	lsls	r3, r5, #28
    4138:	d521      	bpl.n	417e <USB_Handler+0x14a>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    413a:	4a8c      	ldr	r2, [pc, #560]	; (436c <USB_Handler+0x338>)
    413c:	2301      	movs	r3, #1
    413e:	40a3      	lsls	r3, r4
    4140:	6811      	ldr	r1, [r2, #0]
    4142:	4399      	bics	r1, r3
    4144:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4146:	4b87      	ldr	r3, [pc, #540]	; (4364 <USB_Handler+0x330>)
    4148:	6818      	ldr	r0, [r3, #0]
    414a:	0023      	movs	r3, r4
    414c:	3308      	adds	r3, #8
    414e:	015b      	lsls	r3, r3, #5
    4150:	6802      	ldr	r2, [r0, #0]
    4152:	4694      	mov	ip, r2
    4154:	4463      	add	r3, ip
    4156:	2208      	movs	r2, #8
    4158:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    415a:	1903      	adds	r3, r0, r4
    415c:	33ae      	adds	r3, #174	; 0xae
    415e:	781b      	ldrb	r3, [r3, #0]
    4160:	079b      	lsls	r3, r3, #30
    4162:	d50c      	bpl.n	417e <USB_Handler+0x14a>
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
    4164:	4982      	ldr	r1, [pc, #520]	; (4370 <USB_Handler+0x33c>)
    4166:	700c      	strb	r4, [r1, #0]
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
    4168:	0163      	lsls	r3, r4, #5
    416a:	4a82      	ldr	r2, [pc, #520]	; (4374 <USB_Handler+0x340>)
    416c:	18d3      	adds	r3, r2, r3
    416e:	89da      	ldrh	r2, [r3, #14]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
    4170:	231f      	movs	r3, #31
    4172:	4013      	ands	r3, r2
    4174:	704b      	strb	r3, [r1, #1]
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    4176:	0123      	lsls	r3, r4, #4
    4178:	18c3      	adds	r3, r0, r3
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
    417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    417c:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transmitted setup interrupt */
		if (flags & USB_HOST_PINTFLAG_TXSTP) {
    417e:	06eb      	lsls	r3, r5, #27
    4180:	d522      	bpl.n	41c8 <USB_Handler+0x194>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4182:	4a7a      	ldr	r2, [pc, #488]	; (436c <USB_Handler+0x338>)
    4184:	2301      	movs	r3, #1
    4186:	40a3      	lsls	r3, r4
    4188:	6811      	ldr	r1, [r2, #0]
    418a:	4399      	bics	r1, r3
    418c:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    418e:	4b75      	ldr	r3, [pc, #468]	; (4364 <USB_Handler+0x330>)
    4190:	6818      	ldr	r0, [r3, #0]
    4192:	0023      	movs	r3, r4
    4194:	3308      	adds	r3, #8
    4196:	015b      	lsls	r3, r3, #5
    4198:	6802      	ldr	r2, [r0, #0]
    419a:	4694      	mov	ip, r2
    419c:	4463      	add	r3, ip
    419e:	2210      	movs	r2, #16
    41a0:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    41a2:	1903      	adds	r3, r0, r4
    41a4:	33ae      	adds	r3, #174	; 0xae
    41a6:	781b      	ldrb	r3, [r3, #0]
    41a8:	075b      	lsls	r3, r3, #29
    41aa:	d50d      	bpl.n	41c8 <USB_Handler+0x194>
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
    41ac:	4a70      	ldr	r2, [pc, #448]	; (4370 <USB_Handler+0x33c>)
    41ae:	7014      	strb	r4, [r2, #0]
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    41b0:	0163      	lsls	r3, r4, #5
    41b2:	4970      	ldr	r1, [pc, #448]	; (4374 <USB_Handler+0x340>)
    41b4:	18cb      	adds	r3, r1, r3
    41b6:	685b      	ldr	r3, [r3, #4]
    41b8:	011b      	lsls	r3, r3, #4
    41ba:	0c9b      	lsrs	r3, r3, #18
    41bc:	8053      	strh	r3, [r2, #2]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
    41be:	0123      	lsls	r3, r4, #4
    41c0:	18c3      	adds	r3, r0, r3
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
				(_usb_instances->host_pipe_callback[pipe_int]
    41c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    41c4:	2100      	movs	r1, #0
    41c6:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
			}
		}

		/* host pipe stall interrupt */
		if (flags & USB_HOST_PINTFLAG_STALL) {
    41c8:	06ab      	lsls	r3, r5, #26
    41ca:	d400      	bmi.n	41ce <USB_Handler+0x19a>
    41cc:	e1f1      	b.n	45b2 <USB_Handler+0x57e>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    41ce:	4a67      	ldr	r2, [pc, #412]	; (436c <USB_Handler+0x338>)
    41d0:	2301      	movs	r3, #1
    41d2:	40a3      	lsls	r3, r4
    41d4:	6811      	ldr	r1, [r2, #0]
    41d6:	4399      	bics	r1, r3
    41d8:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    41da:	4b62      	ldr	r3, [pc, #392]	; (4364 <USB_Handler+0x330>)
    41dc:	6818      	ldr	r0, [r3, #0]
    41de:	0023      	movs	r3, r4
    41e0:	3308      	adds	r3, #8
    41e2:	015b      	lsls	r3, r3, #5
    41e4:	6802      	ldr	r2, [r0, #0]
    41e6:	4694      	mov	ip, r2
    41e8:	4463      	add	r3, ip
    41ea:	2220      	movs	r2, #32
    41ec:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    41ee:	1903      	adds	r3, r0, r4
    41f0:	33ae      	adds	r3, #174	; 0xae
    41f2:	781b      	ldrb	r3, [r3, #0]
    41f4:	071b      	lsls	r3, r3, #28
    41f6:	d400      	bmi.n	41fa <USB_Handler+0x1c6>
    41f8:	e1db      	b.n	45b2 <USB_Handler+0x57e>
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
    41fa:	495d      	ldr	r1, [pc, #372]	; (4370 <USB_Handler+0x33c>)
    41fc:	700c      	strb	r4, [r1, #0]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_STALL])(_usb_instances, &pipe_callback_para);
    41fe:	0124      	lsls	r4, r4, #4
    4200:	1904      	adds	r4, r0, r4
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
				(_usb_instances->host_pipe_callback[pipe_int]
    4202:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4204:	4798      	blx	r3
    4206:	e1d4      	b.n	45b2 <USB_Handler+0x57e>

	} else {
		/* host interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.INTFLAG.reg;
    4208:	8bac      	ldrh	r4, [r5, #28]
    420a:	b2a4      	uxth	r4, r4

		/* host SOF interrupt */
		if (flags & USB_HOST_INTFLAG_HSOF) {
    420c:	0763      	lsls	r3, r4, #29
    420e:	d508      	bpl.n	4222 <USB_Handler+0x1ee>
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
    4210:	2304      	movs	r3, #4
    4212:	83ab      	strh	r3, [r5, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_SOF)) {
    4214:	33a1      	adds	r3, #161	; 0xa1
    4216:	5cfb      	ldrb	r3, [r7, r3]
    4218:	07db      	lsls	r3, r3, #31
    421a:	d502      	bpl.n	4222 <USB_Handler+0x1ee>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_SOF])(_usb_instances);
    421c:	687b      	ldr	r3, [r7, #4]
    421e:	0038      	movs	r0, r7
    4220:	4798      	blx	r3
			}
		}

		/* host reset interrupt */
		if (flags & USB_HOST_INTFLAG_RST) {
    4222:	0723      	lsls	r3, r4, #28
    4224:	d50d      	bpl.n	4242 <USB_Handler+0x20e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4226:	2200      	movs	r2, #0
    4228:	4b50      	ldr	r3, [pc, #320]	; (436c <USB_Handler+0x338>)
    422a:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RST;
    422c:	4b4d      	ldr	r3, [pc, #308]	; (4364 <USB_Handler+0x330>)
    422e:	6818      	ldr	r0, [r3, #0]
    4230:	2308      	movs	r3, #8
    4232:	6802      	ldr	r2, [r0, #0]
    4234:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RESET)) {
    4236:	339d      	adds	r3, #157	; 0x9d
    4238:	5cc3      	ldrb	r3, [r0, r3]
    423a:	079b      	lsls	r3, r3, #30
    423c:	d501      	bpl.n	4242 <USB_Handler+0x20e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RESET])(_usb_instances);
    423e:	6883      	ldr	r3, [r0, #8]
    4240:	4798      	blx	r3
			}
		}

		/* host upstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_UPRSM) {
    4242:	0663      	lsls	r3, r4, #25
    4244:	d50a      	bpl.n	425c <USB_Handler+0x228>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_UPRSM;
    4246:	4b47      	ldr	r3, [pc, #284]	; (4364 <USB_Handler+0x330>)
    4248:	6818      	ldr	r0, [r3, #0]
    424a:	2340      	movs	r3, #64	; 0x40
    424c:	6802      	ldr	r2, [r0, #0]
    424e:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_UPRSM)) {
    4250:	3365      	adds	r3, #101	; 0x65
    4252:	5cc3      	ldrb	r3, [r0, r3]
    4254:	06db      	lsls	r3, r3, #27
    4256:	d501      	bpl.n	425c <USB_Handler+0x228>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_UPRSM])(_usb_instances);
    4258:	6943      	ldr	r3, [r0, #20]
    425a:	4798      	blx	r3
			}
		}

		/* host downstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_DNRSM) {
    425c:	06a3      	lsls	r3, r4, #26
    425e:	d50a      	bpl.n	4276 <USB_Handler+0x242>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DNRSM;
    4260:	4b40      	ldr	r3, [pc, #256]	; (4364 <USB_Handler+0x330>)
    4262:	6818      	ldr	r0, [r3, #0]
    4264:	2320      	movs	r3, #32
    4266:	6802      	ldr	r2, [r0, #0]
    4268:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DNRSM)) {
    426a:	3385      	adds	r3, #133	; 0x85
    426c:	5cc3      	ldrb	r3, [r0, r3]
    426e:	071b      	lsls	r3, r3, #28
    4270:	d501      	bpl.n	4276 <USB_Handler+0x242>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DNRSM])(_usb_instances);
    4272:	6903      	ldr	r3, [r0, #16]
    4274:	4798      	blx	r3
			}
		}

		/* host wakeup interrupts */
		if (flags & USB_HOST_INTFLAG_WAKEUP) {
    4276:	06e3      	lsls	r3, r4, #27
    4278:	d50a      	bpl.n	4290 <USB_Handler+0x25c>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_WAKEUP;
    427a:	4b3a      	ldr	r3, [pc, #232]	; (4364 <USB_Handler+0x330>)
    427c:	6818      	ldr	r0, [r3, #0]
    427e:	2310      	movs	r3, #16
    4280:	6802      	ldr	r2, [r0, #0]
    4282:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_WAKEUP)) {
    4284:	3395      	adds	r3, #149	; 0x95
    4286:	5cc3      	ldrb	r3, [r0, r3]
    4288:	075b      	lsls	r3, r3, #29
    428a:	d501      	bpl.n	4290 <USB_Handler+0x25c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_WAKEUP])(_usb_instances);
    428c:	68c3      	ldr	r3, [r0, #12]
    428e:	4798      	blx	r3
			}
		}

		/* host ram access interrupt  */
		if (flags & USB_HOST_INTFLAG_RAMACER) {
    4290:	0623      	lsls	r3, r4, #24
    4292:	d50d      	bpl.n	42b0 <USB_Handler+0x27c>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4294:	2200      	movs	r2, #0
    4296:	4b35      	ldr	r3, [pc, #212]	; (436c <USB_Handler+0x338>)
    4298:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RAMACER;
    429a:	4b32      	ldr	r3, [pc, #200]	; (4364 <USB_Handler+0x330>)
    429c:	6818      	ldr	r0, [r3, #0]
    429e:	2380      	movs	r3, #128	; 0x80
    42a0:	6802      	ldr	r2, [r0, #0]
    42a2:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RAMACER)) {
    42a4:	3325      	adds	r3, #37	; 0x25
    42a6:	5cc3      	ldrb	r3, [r0, r3]
    42a8:	069b      	lsls	r3, r3, #26
    42aa:	d501      	bpl.n	42b0 <USB_Handler+0x27c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RAMACER])(_usb_instances);
    42ac:	6983      	ldr	r3, [r0, #24]
    42ae:	4798      	blx	r3
			}
		}

		/* host connect interrupt */
		if (flags & USB_HOST_INTFLAG_DCONN) {
    42b0:	05e3      	lsls	r3, r4, #23
    42b2:	d50e      	bpl.n	42d2 <USB_Handler+0x29e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    42b4:	2200      	movs	r2, #0
    42b6:	4b2d      	ldr	r3, [pc, #180]	; (436c <USB_Handler+0x338>)
    42b8:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DCONN;
    42ba:	4b2a      	ldr	r3, [pc, #168]	; (4364 <USB_Handler+0x330>)
    42bc:	6818      	ldr	r0, [r3, #0]
    42be:	2380      	movs	r3, #128	; 0x80
    42c0:	005b      	lsls	r3, r3, #1
    42c2:	6802      	ldr	r2, [r0, #0]
    42c4:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_CONNECT)) {
    42c6:	3b5b      	subs	r3, #91	; 0x5b
    42c8:	5cc3      	ldrb	r3, [r0, r3]
    42ca:	065b      	lsls	r3, r3, #25
    42cc:	d501      	bpl.n	42d2 <USB_Handler+0x29e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_CONNECT])(_usb_instances);
    42ce:	69c3      	ldr	r3, [r0, #28]
    42d0:	4798      	blx	r3
			}
		}

		/* host disconnect interrupt 	*/
		if (flags & USB_HOST_INTFLAG_DDISC) {
    42d2:	05a3      	lsls	r3, r4, #22
    42d4:	d400      	bmi.n	42d8 <USB_Handler+0x2a4>
    42d6:	e16c      	b.n	45b2 <USB_Handler+0x57e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    42d8:	2200      	movs	r2, #0
    42da:	4b24      	ldr	r3, [pc, #144]	; (436c <USB_Handler+0x338>)
    42dc:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DDISC;
    42de:	4b21      	ldr	r3, [pc, #132]	; (4364 <USB_Handler+0x330>)
    42e0:	6818      	ldr	r0, [r3, #0]
    42e2:	2380      	movs	r3, #128	; 0x80
    42e4:	009b      	lsls	r3, r3, #2
    42e6:	6802      	ldr	r2, [r0, #0]
    42e8:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DISCONNECT)) {
    42ea:	3b5c      	subs	r3, #92	; 0x5c
    42ec:	3bff      	subs	r3, #255	; 0xff
    42ee:	5cc3      	ldrb	r3, [r0, r3]
    42f0:	2b7f      	cmp	r3, #127	; 0x7f
    42f2:	d800      	bhi.n	42f6 <USB_Handler+0x2c2>
    42f4:	e15d      	b.n	45b2 <USB_Handler+0x57e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
    42f6:	6a03      	ldr	r3, [r0, #32]
    42f8:	4798      	blx	r3
    42fa:	e15a      	b.n	45b2 <USB_Handler+0x57e>

static void _usb_device_interrupt_handler(void)
{
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
    42fc:	8c2e      	ldrh	r6, [r5, #32]
    42fe:	b2b6      	uxth	r6, r6

	/* device interrupt */
	if (0 == ep_inst) {
    4300:	2e00      	cmp	r6, #0
    4302:	d13f      	bne.n	4384 <USB_Handler+0x350>
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
    4304:	8bae      	ldrh	r6, [r5, #28]
    4306:	b2b6      	uxth	r6, r6
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
    4308:	23ab      	movs	r3, #171	; 0xab
    430a:	005b      	lsls	r3, r3, #1
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    430c:	5afd      	ldrh	r5, [r7, r3]
    430e:	4035      	ands	r5, r6
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;
    4310:	3b02      	subs	r3, #2
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    4312:	5afb      	ldrh	r3, [r7, r3]
    4314:	401d      	ands	r5, r3
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    4316:	2400      	movs	r4, #0
			if (flags & _usb_device_irq_bits[i]) {
    4318:	4f18      	ldr	r7, [pc, #96]	; (437c <USB_Handler+0x348>)
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    431a:	4b12      	ldr	r3, [pc, #72]	; (4364 <USB_Handler+0x330>)
    431c:	4699      	mov	r9, r3
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    431e:	4698      	mov	r8, r3
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
			if (flags & _usb_device_irq_bits[i]) {
    4320:	0063      	lsls	r3, r4, #1
    4322:	5bdb      	ldrh	r3, [r3, r7]
    4324:	4233      	tst	r3, r6
    4326:	d003      	beq.n	4330 <USB_Handler+0x2fc>
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    4328:	464a      	mov	r2, r9
    432a:	6812      	ldr	r2, [r2, #0]
    432c:	6812      	ldr	r2, [r2, #0]
    432e:	8393      	strh	r3, [r2, #28]
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
    4330:	422b      	tst	r3, r5
    4332:	d013      	beq.n	435c <USB_Handler+0x328>
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
    4334:	2c06      	cmp	r4, #6
    4336:	d107      	bne.n	4348 <USB_Handler+0x314>
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
    4338:	4b0e      	ldr	r3, [pc, #56]	; (4374 <USB_Handler+0x340>)
    433a:	891b      	ldrh	r3, [r3, #8]
    433c:	091a      	lsrs	r2, r3, #4
				_usb_instances->hw->DEVICE.INTFLAG.reg =
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
    433e:	2380      	movs	r3, #128	; 0x80
    4340:	005b      	lsls	r3, r3, #1
    4342:	4013      	ands	r3, r2
    4344:	4a0e      	ldr	r2, [pc, #56]	; (4380 <USB_Handler+0x34c>)
    4346:	6013      	str	r3, [r2, #0]
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    4348:	0023      	movs	r3, r4
    434a:	332e      	adds	r3, #46	; 0x2e
    434c:	009b      	lsls	r3, r3, #2
    434e:	4642      	mov	r2, r8
    4350:	6812      	ldr	r2, [r2, #0]
    4352:	589b      	ldr	r3, [r3, r2]
    4354:	490a      	ldr	r1, [pc, #40]	; (4380 <USB_Handler+0x34c>)
    4356:	4642      	mov	r2, r8
    4358:	6810      	ldr	r0, [r2, #0]
    435a:	4798      	blx	r3
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    435c:	3401      	adds	r4, #1
    435e:	2c07      	cmp	r4, #7
    4360:	d1de      	bne.n	4320 <USB_Handler+0x2ec>
    4362:	e126      	b.n	45b2 <USB_Handler+0x57e>
    4364:	200001d4 	.word	0x200001d4
    4368:	00004d3d 	.word	0x00004d3d
    436c:	200001c8 	.word	0x200001c8
    4370:	200001c0 	.word	0x200001c0
    4374:	200004a4 	.word	0x200004a4
    4378:	f0003fff 	.word	0xf0003fff
    437c:	00004e8c 	.word	0x00004e8c
    4380:	200001bc 	.word	0x200001bc
    4384:	003c      	movs	r4, r7
    4386:	3459      	adds	r4, #89	; 0x59
    4388:	34ff      	adds	r4, #255	; 0xff
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;

	/* device interrupt */
	if (0 == ep_inst) {
    438a:	2300      	movs	r3, #0
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    438c:	2201      	movs	r2, #1
    438e:	4694      	mov	ip, r2
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->deivce_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    4390:	325f      	adds	r2, #95	; 0x5f
    4392:	4691      	mov	r9, r2
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4394:	3a50      	subs	r2, #80	; 0x50
    4396:	4692      	mov	sl, r2
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    4398:	3a0d      	subs	r2, #13
    439a:	4693      	mov	fp, r2
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    439c:	46b8      	mov	r8, r7
    439e:	002f      	movs	r7, r5
    43a0:	b2d8      	uxtb	r0, r3
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    43a2:	9301      	str	r3, [sp, #4]
    43a4:	0032      	movs	r2, r6
    43a6:	411a      	asrs	r2, r3
    43a8:	4661      	mov	r1, ip
    43aa:	4211      	tst	r1, r2
    43ac:	d100      	bne.n	43b0 <USB_Handler+0x37c>
    43ae:	e0fb      	b.n	45a8 <USB_Handler+0x574>
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
    43b0:	001a      	movs	r2, r3
    43b2:	3208      	adds	r2, #8
    43b4:	0152      	lsls	r2, r2, #5
    43b6:	18ba      	adds	r2, r7, r2
    43b8:	79d2      	ldrb	r2, [r2, #7]
    43ba:	b2d2      	uxtb	r2, r2
    43bc:	7a21      	ldrb	r1, [r4, #8]
    43be:	7825      	ldrb	r5, [r4, #0]
    43c0:	4029      	ands	r1, r5
    43c2:	4011      	ands	r1, r2
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->deivce_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    43c4:	464d      	mov	r5, r9
    43c6:	4215      	tst	r5, r2
    43c8:	d02a      	beq.n	4420 <USB_Handler+0x3ec>
    43ca:	003d      	movs	r5, r7
    43cc:	4647      	mov	r7, r8
    43ce:	015b      	lsls	r3, r3, #5
    43d0:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    43d2:	2308      	movs	r3, #8
    43d4:	33ff      	adds	r3, #255	; 0xff
    43d6:	5ceb      	ldrb	r3, [r5, r3]
    43d8:	065b      	lsls	r3, r3, #25
    43da:	d509      	bpl.n	43f0 <USB_Handler+0x3bc>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    43dc:	2240      	movs	r2, #64	; 0x40
    43de:	2308      	movs	r3, #8
    43e0:	33ff      	adds	r3, #255	; 0xff
    43e2:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    43e4:	3b88      	subs	r3, #136	; 0x88
    43e6:	3bff      	subs	r3, #255	; 0xff
    43e8:	4303      	orrs	r3, r0
    43ea:	4a75      	ldr	r2, [pc, #468]	; (45c0 <USB_Handler+0x58c>)
    43ec:	7193      	strb	r3, [r2, #6]
    43ee:	e00a      	b.n	4406 <USB_Handler+0x3d2>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    43f0:	2308      	movs	r3, #8
    43f2:	33ff      	adds	r3, #255	; 0xff
    43f4:	5ceb      	ldrb	r3, [r5, r3]
    43f6:	069b      	lsls	r3, r3, #26
    43f8:	d505      	bpl.n	4406 <USB_Handler+0x3d2>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    43fa:	2220      	movs	r2, #32
    43fc:	2308      	movs	r3, #8
    43fe:	33ff      	adds	r3, #255	; 0xff
    4400:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    4402:	4b6f      	ldr	r3, [pc, #444]	; (45c0 <USB_Handler+0x58c>)
    4404:	7198      	strb	r0, [r3, #6]
					}

					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    4406:	2360      	movs	r3, #96	; 0x60
    4408:	420b      	tst	r3, r1
    440a:	d100      	bne.n	440e <USB_Handler+0x3da>
    440c:	e0d1      	b.n	45b2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
    440e:	9b01      	ldr	r3, [sp, #4]
    4410:	011b      	lsls	r3, r3, #4
    4412:	18fb      	adds	r3, r7, r3
    4414:	33e0      	adds	r3, #224	; 0xe0
    4416:	681b      	ldr	r3, [r3, #0]
    4418:	4969      	ldr	r1, [pc, #420]	; (45c0 <USB_Handler+0x58c>)
    441a:	0038      	movs	r0, r7
    441c:	4798      	blx	r3
    441e:	e0c8      	b.n	45b2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4420:	4655      	mov	r5, sl
    4422:	4215      	tst	r5, r2
    4424:	d01f      	beq.n	4466 <USB_Handler+0x432>
    4426:	003d      	movs	r5, r7
    4428:	4647      	mov	r7, r8
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
    442a:	9a01      	ldr	r2, [sp, #4]
    442c:	0013      	movs	r3, r2
    442e:	3308      	adds	r3, #8
    4430:	015b      	lsls	r3, r3, #5
    4432:	18ed      	adds	r5, r5, r3
    4434:	2310      	movs	r3, #16
    4436:	71eb      	strb	r3, [r5, #7]
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
    4438:	18bb      	adds	r3, r7, r2
    443a:	3361      	adds	r3, #97	; 0x61
    443c:	33ff      	adds	r3, #255	; 0xff
    443e:	781b      	ldrb	r3, [r3, #0]
    4440:	06db      	lsls	r3, r3, #27
    4442:	d400      	bmi.n	4446 <USB_Handler+0x412>
    4444:	e0b5      	b.n	45b2 <USB_Handler+0x57e>
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    4446:	0010      	movs	r0, r2
    4448:	0153      	lsls	r3, r2, #5
    444a:	4a5e      	ldr	r2, [pc, #376]	; (45c4 <USB_Handler+0x590>)
    444c:	18d3      	adds	r3, r2, r3
    444e:	685b      	ldr	r3, [r3, #4]
    4450:	049b      	lsls	r3, r3, #18
    4452:	0c9b      	lsrs	r3, r3, #18
    4454:	495a      	ldr	r1, [pc, #360]	; (45c0 <USB_Handler+0x58c>)
    4456:	800b      	strh	r3, [r1, #0]
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
    4458:	0103      	lsls	r3, r0, #4
    445a:	18fb      	adds	r3, r7, r3
    445c:	33dc      	adds	r3, #220	; 0xdc
    445e:	681b      	ldr	r3, [r3, #0]
    4460:	4640      	mov	r0, r8
    4462:	4798      	blx	r3
    4464:	e0a5      	b.n	45b2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    4466:	465d      	mov	r5, fp
    4468:	4215      	tst	r5, r2
    446a:	d03f      	beq.n	44ec <USB_Handler+0x4b8>
    446c:	003d      	movs	r5, r7
    446e:	4647      	mov	r7, r8
    4470:	4680      	mov	r8, r0
    4472:	015b      	lsls	r3, r3, #5
    4474:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    4476:	2308      	movs	r3, #8
    4478:	33ff      	adds	r3, #255	; 0xff
    447a:	5ceb      	ldrb	r3, [r5, r3]
    447c:	079b      	lsls	r3, r3, #30
    447e:	d512      	bpl.n	44a6 <USB_Handler+0x472>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    4480:	2202      	movs	r2, #2
    4482:	2308      	movs	r3, #8
    4484:	33ff      	adds	r3, #255	; 0xff
    4486:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    4488:	4a4d      	ldr	r2, [pc, #308]	; (45c0 <USB_Handler+0x58c>)
    448a:	3b88      	subs	r3, #136	; 0x88
    448c:	3bff      	subs	r3, #255	; 0xff
    448e:	4303      	orrs	r3, r0
    4490:	7193      	strb	r3, [r2, #6]
						ep_callback_para.sent_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT);
    4492:	9b01      	ldr	r3, [sp, #4]
    4494:	015b      	lsls	r3, r3, #5
    4496:	484b      	ldr	r0, [pc, #300]	; (45c4 <USB_Handler+0x590>)
    4498:	18c3      	adds	r3, r0, r3
    449a:	3310      	adds	r3, #16
    449c:	685b      	ldr	r3, [r3, #4]
    449e:	049b      	lsls	r3, r3, #18
    44a0:	0c9b      	lsrs	r3, r3, #18
    44a2:	8053      	strh	r3, [r2, #2]
    44a4:	e017      	b.n	44d6 <USB_Handler+0x4a2>

					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    44a6:	2308      	movs	r3, #8
    44a8:	33ff      	adds	r3, #255	; 0xff
    44aa:	5ceb      	ldrb	r3, [r5, r3]
    44ac:	07db      	lsls	r3, r3, #31
    44ae:	d512      	bpl.n	44d6 <USB_Handler+0x4a2>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    44b0:	2201      	movs	r2, #1
    44b2:	2308      	movs	r3, #8
    44b4:	33ff      	adds	r3, #255	; 0xff
    44b6:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    44b8:	4841      	ldr	r0, [pc, #260]	; (45c0 <USB_Handler+0x58c>)
    44ba:	4643      	mov	r3, r8
    44bc:	7183      	strb	r3, [r0, #6]
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    44be:	9b01      	ldr	r3, [sp, #4]
    44c0:	015a      	lsls	r2, r3, #5
    44c2:	4b40      	ldr	r3, [pc, #256]	; (45c4 <USB_Handler+0x590>)
    44c4:	189b      	adds	r3, r3, r2
    44c6:	685a      	ldr	r2, [r3, #4]
    44c8:	0492      	lsls	r2, r2, #18
    44ca:	0c92      	lsrs	r2, r2, #18
    44cc:	8002      	strh	r2, [r0, #0]
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
    44ce:	685b      	ldr	r3, [r3, #4]
    44d0:	011b      	lsls	r3, r3, #4
    44d2:	0c9b      	lsrs	r3, r3, #18
    44d4:	8083      	strh	r3, [r0, #4]
					}
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    44d6:	078b      	lsls	r3, r1, #30
    44d8:	d06b      	beq.n	45b2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
    44da:	9b01      	ldr	r3, [sp, #4]
    44dc:	330d      	adds	r3, #13
    44de:	011b      	lsls	r3, r3, #4
    44e0:	18fb      	adds	r3, r7, r3
    44e2:	685b      	ldr	r3, [r3, #4]
    44e4:	4936      	ldr	r1, [pc, #216]	; (45c0 <USB_Handler+0x58c>)
    44e6:	0038      	movs	r0, r7
    44e8:	4798      	blx	r3
    44ea:	e062      	b.n	45b2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    44ec:	250c      	movs	r5, #12
    44ee:	4215      	tst	r5, r2
    44f0:	d05a      	beq.n	45a8 <USB_Handler+0x574>
    44f2:	003d      	movs	r5, r7
    44f4:	4647      	mov	r7, r8
    44f6:	4680      	mov	r8, r0
    44f8:	015b      	lsls	r3, r3, #5
    44fa:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    44fc:	2308      	movs	r3, #8
    44fe:	33ff      	adds	r3, #255	; 0xff
    4500:	5ceb      	ldrb	r3, [r5, r3]
    4502:	071b      	lsls	r3, r3, #28
    4504:	d521      	bpl.n	454a <USB_Handler+0x516>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL1;
    4506:	2208      	movs	r2, #8
    4508:	2308      	movs	r3, #8
    450a:	33ff      	adds	r3, #255	; 0xff
    450c:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    450e:	9801      	ldr	r0, [sp, #4]
    4510:	0143      	lsls	r3, r0, #5
    4512:	4a2c      	ldr	r2, [pc, #176]	; (45c4 <USB_Handler+0x590>)
    4514:	18d3      	adds	r3, r2, r3
    4516:	7e9b      	ldrb	r3, [r3, #26]
    4518:	079b      	lsls	r3, r3, #30
    451a:	d506      	bpl.n	452a <USB_Handler+0x4f6>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    451c:	0142      	lsls	r2, r0, #5
    451e:	4b29      	ldr	r3, [pc, #164]	; (45c4 <USB_Handler+0x590>)
    4520:	189b      	adds	r3, r3, r2
    4522:	7e9a      	ldrb	r2, [r3, #26]
    4524:	2002      	movs	r0, #2
    4526:	4382      	bics	r2, r0
    4528:	769a      	strb	r2, [r3, #26]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    452a:	2380      	movs	r3, #128	; 0x80
    452c:	425b      	negs	r3, r3
    452e:	4642      	mov	r2, r8
    4530:	4313      	orrs	r3, r2
    4532:	4a23      	ldr	r2, [pc, #140]	; (45c0 <USB_Handler+0x58c>)
    4534:	7193      	strb	r3, [r2, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    4536:	9b01      	ldr	r3, [sp, #4]
    4538:	3308      	adds	r3, #8
    453a:	015b      	lsls	r3, r3, #5
    453c:	683a      	ldr	r2, [r7, #0]
    453e:	4694      	mov	ip, r2
    4540:	4463      	add	r3, ip
    4542:	79db      	ldrb	r3, [r3, #7]
    4544:	079b      	lsls	r3, r3, #30
    4546:	d523      	bpl.n	4590 <USB_Handler+0x55c>
    4548:	e033      	b.n	45b2 <USB_Handler+0x57e>
							return;
						}
					} else if(_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    454a:	2308      	movs	r3, #8
    454c:	33ff      	adds	r3, #255	; 0xff
    454e:	5ceb      	ldrb	r3, [r5, r3]
    4550:	075b      	lsls	r3, r3, #29
    4552:	d51d      	bpl.n	4590 <USB_Handler+0x55c>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL0;
    4554:	2204      	movs	r2, #4
    4556:	2308      	movs	r3, #8
    4558:	33ff      	adds	r3, #255	; 0xff
    455a:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    455c:	9801      	ldr	r0, [sp, #4]
    455e:	0143      	lsls	r3, r0, #5
    4560:	4a18      	ldr	r2, [pc, #96]	; (45c4 <USB_Handler+0x590>)
    4562:	18d3      	adds	r3, r2, r3
    4564:	7a9b      	ldrb	r3, [r3, #10]
    4566:	079b      	lsls	r3, r3, #30
    4568:	d506      	bpl.n	4578 <USB_Handler+0x544>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    456a:	0142      	lsls	r2, r0, #5
    456c:	4b15      	ldr	r3, [pc, #84]	; (45c4 <USB_Handler+0x590>)
    456e:	189b      	adds	r3, r3, r2
    4570:	7a9a      	ldrb	r2, [r3, #10]
    4572:	2002      	movs	r0, #2
    4574:	4382      	bics	r2, r0
    4576:	729a      	strb	r2, [r3, #10]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    4578:	4b11      	ldr	r3, [pc, #68]	; (45c0 <USB_Handler+0x58c>)
    457a:	4642      	mov	r2, r8
    457c:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    457e:	9b01      	ldr	r3, [sp, #4]
    4580:	3308      	adds	r3, #8
    4582:	015b      	lsls	r3, r3, #5
    4584:	683a      	ldr	r2, [r7, #0]
    4586:	4694      	mov	ip, r2
    4588:	4463      	add	r3, ip
    458a:	79db      	ldrb	r3, [r3, #7]
    458c:	07db      	lsls	r3, r3, #31
    458e:	d410      	bmi.n	45b2 <USB_Handler+0x57e>
							return;
						}
					}

					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    4590:	230c      	movs	r3, #12
    4592:	420b      	tst	r3, r1
    4594:	d00d      	beq.n	45b2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
    4596:	9b01      	ldr	r3, [sp, #4]
    4598:	011b      	lsls	r3, r3, #4
    459a:	18fb      	adds	r3, r7, r3
    459c:	33d8      	adds	r3, #216	; 0xd8
    459e:	681b      	ldr	r3, [r3, #0]
    45a0:	4907      	ldr	r1, [pc, #28]	; (45c0 <USB_Handler+0x58c>)
    45a2:	0038      	movs	r0, r7
    45a4:	4798      	blx	r3
    45a6:	e004      	b.n	45b2 <USB_Handler+0x57e>
    45a8:	3301      	adds	r3, #1
    45aa:	3401      	adds	r4, #1
		}

	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    45ac:	2b08      	cmp	r3, #8
    45ae:	d000      	beq.n	45b2 <USB_Handler+0x57e>
    45b0:	e6f6      	b.n	43a0 <USB_Handler+0x36c>
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
	}
}
    45b2:	b003      	add	sp, #12
    45b4:	bc3c      	pop	{r2, r3, r4, r5}
    45b6:	4690      	mov	r8, r2
    45b8:	4699      	mov	r9, r3
    45ba:	46a2      	mov	sl, r4
    45bc:	46ab      	mov	fp, r5
    45be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45c0:	200001cc 	.word	0x200001cc
    45c4:	200004a4 	.word	0x200004a4

000045c8 <usb_get_config_defaults>:
	Assert(module_config);

	/* Sanity check arguments */
	Assert(module_config);
	/* Write default configuration to config struct */
	module_config->select_host_mode = 0;
    45c8:	2200      	movs	r2, #0
    45ca:	7002      	strb	r2, [r0, #0]
	module_config->run_in_standby = 1;
    45cc:	2301      	movs	r3, #1
    45ce:	7043      	strb	r3, [r0, #1]
	module_config->source_generator = GCLK_GENERATOR_0;
    45d0:	7082      	strb	r2, [r0, #2]
	module_config->speed_mode = USB_SPEED_FULL;
    45d2:	70c3      	strb	r3, [r0, #3]
}
    45d4:	4770      	bx	lr
    45d6:	46c0      	nop			; (mov r8, r8)

000045d8 <usb_init>:
 *
 * \retval STATUS_OK           The module was initialized successfully
 */
enum status_code usb_init(struct usb_module *module_inst, Usb *const hw,
		struct usb_config *module_config)
{
    45d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    45da:	464f      	mov	r7, r9
    45dc:	4646      	mov	r6, r8
    45de:	b4c0      	push	{r6, r7}
    45e0:	b083      	sub	sp, #12
    45e2:	0004      	movs	r4, r0
    45e4:	000d      	movs	r5, r1
    45e6:	0016      	movs	r6, r2
	uint32_t pad_transn, pad_transp, pad_trim;
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if !SAMD11
	host_pipe_job_busy_status = 0;
    45e8:	2300      	movs	r3, #0
    45ea:	4a6b      	ldr	r2, [pc, #428]	; (4798 <usb_init+0x1c0>)
    45ec:	6013      	str	r3, [r2, #0]
#endif

	_usb_instances = module_inst;
    45ee:	4a6b      	ldr	r2, [pc, #428]	; (479c <usb_init+0x1c4>)
    45f0:	6010      	str	r0, [r2, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    45f2:	6021      	str	r1, [r4, #0]
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    45f4:	496a      	ldr	r1, [pc, #424]	; (47a0 <usb_init+0x1c8>)
    45f6:	69c8      	ldr	r0, [r1, #28]
    45f8:	2220      	movs	r2, #32
    45fa:	4302      	orrs	r2, r0
    45fc:	61ca      	str	r2, [r1, #28]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    45fe:	af01      	add	r7, sp, #4
    4600:	707b      	strb	r3, [r7, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4602:	2201      	movs	r2, #1
    4604:	70ba      	strb	r2, [r7, #2]
	config->powersave    = false;
    4606:	70fb      	strb	r3, [r7, #3]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_USB);

	/* Set up the USB DP/DN pins */
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = MUX_PA24G_USB_DM;
    4608:	3306      	adds	r3, #6
    460a:	4699      	mov	r9, r3
    460c:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA24G_USB_DM, &pin_config);
    460e:	0039      	movs	r1, r7
    4610:	2018      	movs	r0, #24
    4612:	4b64      	ldr	r3, [pc, #400]	; (47a4 <usb_init+0x1cc>)
    4614:	4698      	mov	r8, r3
    4616:	4798      	blx	r3
	pin_config.mux_position = MUX_PA25G_USB_DP;
    4618:	464b      	mov	r3, r9
    461a:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA25G_USB_DP, &pin_config);
    461c:	0039      	movs	r1, r7
    461e:	2019      	movs	r0, #25
    4620:	47c0      	blx	r8

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = module_config->source_generator;
    4622:	78b3      	ldrb	r3, [r6, #2]
    4624:	466a      	mov	r2, sp
    4626:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(USB_GCLK_ID, &gclk_chan_config);
    4628:	4669      	mov	r1, sp
    462a:	2006      	movs	r0, #6
    462c:	4b5e      	ldr	r3, [pc, #376]	; (47a8 <usb_init+0x1d0>)
    462e:	4798      	blx	r3
	system_gclk_chan_enable(USB_GCLK_ID);
    4630:	2006      	movs	r0, #6
    4632:	4b5e      	ldr	r3, [pc, #376]	; (47ac <usb_init+0x1d4>)
    4634:	4798      	blx	r3

	/* Reset */
	hw->DEVICE.CTRLA.bit.SWRST = 1;
    4636:	782a      	ldrb	r2, [r5, #0]
    4638:	2301      	movs	r3, #1
    463a:	4313      	orrs	r3, r2
    463c:	702b      	strb	r3, [r5, #0]
	while (hw->DEVICE.SYNCBUSY.bit.SWRST) {
    463e:	78ab      	ldrb	r3, [r5, #2]
    4640:	07db      	lsls	r3, r3, #31
    4642:	d4fc      	bmi.n	463e <usb_init+0x66>
		/* Sync wait */
	}

	/* Change QOS values to have the best performance and correct USB behaviour */
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4644:	4b5a      	ldr	r3, [pc, #360]	; (47b0 <usb_init+0x1d8>)
    4646:	78da      	ldrb	r2, [r3, #3]
    4648:	2103      	movs	r1, #3
    464a:	438a      	bics	r2, r1
    464c:	2102      	movs	r1, #2
    464e:	430a      	orrs	r2, r1
    4650:	70da      	strb	r2, [r3, #3]
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4652:	78da      	ldrb	r2, [r3, #3]
    4654:	210c      	movs	r1, #12
    4656:	438a      	bics	r2, r1
    4658:	2108      	movs	r1, #8
    465a:	430a      	orrs	r2, r1
    465c:	70da      	strb	r2, [r3, #3]

	/* Load Pad Calibration */
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    465e:	4b55      	ldr	r3, [pc, #340]	; (47b4 <usb_init+0x1dc>)
    4660:	681b      	ldr	r3, [r3, #0]
    4662:	039b      	lsls	r3, r3, #14
    4664:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSN_POS / 32))
		>> (NVM_USB_PAD_TRANSN_POS % 32))
		& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);

	if (pad_transn == 0x1F) {
    4666:	2b1f      	cmp	r3, #31
    4668:	d100      	bne.n	466c <usb_init+0x94>
		pad_transn = 5;
    466a:	3b1a      	subs	r3, #26
	}

	hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;
    466c:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    466e:	019a      	lsls	r2, r3, #6
    4670:	4b51      	ldr	r3, [pc, #324]	; (47b8 <usb_init+0x1e0>)
    4672:	400b      	ands	r3, r1
    4674:	4313      	orrs	r3, r2
    4676:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    4678:	4b4e      	ldr	r3, [pc, #312]	; (47b4 <usb_init+0x1dc>)
    467a:	681b      	ldr	r3, [r3, #0]
    467c:	025b      	lsls	r3, r3, #9
    467e:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);

	if (pad_transp == 0x1F) {
    4680:	2b1f      	cmp	r3, #31
    4682:	d100      	bne.n	4686 <usb_init+0xae>
		pad_transp = 29;
    4684:	3b02      	subs	r3, #2
	}

	hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;
    4686:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    4688:	211f      	movs	r1, #31
    468a:	438a      	bics	r2, r1
    468c:	4313      	orrs	r3, r2
    468e:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    4690:	4b48      	ldr	r3, [pc, #288]	; (47b4 <usb_init+0x1dc>)
    4692:	681b      	ldr	r3, [r3, #0]
    4694:	019b      	lsls	r3, r3, #6
    4696:	0f5b      	lsrs	r3, r3, #29
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
			& ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);

	if (pad_trim == 0x7) {
    4698:	2b07      	cmp	r3, #7
    469a:	d100      	bne.n	469e <usb_init+0xc6>
		pad_trim = 3;
    469c:	3b04      	subs	r3, #4
	}

	hw->DEVICE.PADCAL.bit.TRIM = pad_trim;
    469e:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    46a0:	031a      	lsls	r2, r3, #12
    46a2:	4b46      	ldr	r3, [pc, #280]	; (47bc <usb_init+0x1e4>)
    46a4:	400b      	ands	r3, r1
    46a6:	4313      	orrs	r3, r2
    46a8:	852b      	strh	r3, [r5, #40]	; 0x28

	/* Set the configuration */
	hw->DEVICE.CTRLA.bit.MODE = module_config->select_host_mode;
    46aa:	7832      	ldrb	r2, [r6, #0]
    46ac:	782b      	ldrb	r3, [r5, #0]
    46ae:	01d2      	lsls	r2, r2, #7
    46b0:	217f      	movs	r1, #127	; 0x7f
    46b2:	400b      	ands	r3, r1
    46b4:	4313      	orrs	r3, r2
    46b6:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.CTRLA.bit.RUNSTDBY = module_config->run_in_standby;
    46b8:	7872      	ldrb	r2, [r6, #1]
    46ba:	782b      	ldrb	r3, [r5, #0]
    46bc:	397e      	subs	r1, #126	; 0x7e
    46be:	400a      	ands	r2, r1
    46c0:	0092      	lsls	r2, r2, #2
    46c2:	3103      	adds	r1, #3
    46c4:	438b      	bics	r3, r1
    46c6:	4313      	orrs	r3, r2
    46c8:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.DESCADD.reg = (uint32_t)(&usb_descriptor_table.usb_endpoint_table[0]);
    46ca:	4b3d      	ldr	r3, [pc, #244]	; (47c0 <usb_init+0x1e8>)
    46cc:	626b      	str	r3, [r5, #36]	; 0x24
	if (USB_SPEED_FULL == module_config->speed_mode) {
    46ce:	78f3      	ldrb	r3, [r6, #3]
    46d0:	2b01      	cmp	r3, #1
    46d2:	d105      	bne.n	46e0 <usb_init+0x108>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
    46d4:	6822      	ldr	r2, [r4, #0]
    46d6:	8913      	ldrh	r3, [r2, #8]
    46d8:	3108      	adds	r1, #8
    46da:	438b      	bics	r3, r1
    46dc:	8113      	strh	r3, [r2, #8]
    46de:	e008      	b.n	46f2 <usb_init+0x11a>
	} else if(USB_SPEED_LOW == module_config->speed_mode) {
    46e0:	2b00      	cmp	r3, #0
    46e2:	d106      	bne.n	46f2 <usb_init+0x11a>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
    46e4:	6821      	ldr	r1, [r4, #0]
    46e6:	890b      	ldrh	r3, [r1, #8]
    46e8:	220c      	movs	r2, #12
    46ea:	4393      	bics	r3, r2
    46ec:	2204      	movs	r2, #4
    46ee:	4313      	orrs	r3, r2
    46f0:	810b      	strh	r3, [r1, #8]
	}

	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
    46f2:	2280      	movs	r2, #128	; 0x80
    46f4:	0052      	lsls	r2, r2, #1
    46f6:	2100      	movs	r1, #0
    46f8:	4831      	ldr	r0, [pc, #196]	; (47c0 <usb_init+0x1e8>)
    46fa:	4b32      	ldr	r3, [pc, #200]	; (47c4 <usb_init+0x1ec>)
    46fc:	4798      	blx	r3
    46fe:	1d22      	adds	r2, r4, #4
    4700:	0023      	movs	r3, r4
    4702:	3324      	adds	r3, #36	; 0x24
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
    4704:	2100      	movs	r1, #0
    4706:	c202      	stmia	r2!, {r1}
	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
    4708:	4293      	cmp	r3, r2
    470a:	d1fc      	bne.n	4706 <usb_init+0x12e>
    470c:	0021      	movs	r1, r4
    470e:	31a4      	adds	r1, #164	; 0xa4
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
    4710:	2200      	movs	r2, #0
    4712:	601a      	str	r2, [r3, #0]
    4714:	605a      	str	r2, [r3, #4]
    4716:	609a      	str	r2, [r3, #8]
    4718:	60da      	str	r2, [r3, #12]
    471a:	3310      	adds	r3, #16
#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
    471c:	428b      	cmp	r3, r1
    471e:	d1f8      	bne.n	4712 <usb_init+0x13a>
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
    4720:	2300      	movs	r3, #0
    4722:	22a4      	movs	r2, #164	; 0xa4
    4724:	54a3      	strb	r3, [r4, r2]
	module_inst->host_enabled_callback_mask = 0;
    4726:	3201      	adds	r2, #1
    4728:	54a3      	strb	r3, [r4, r2]
    472a:	0023      	movs	r3, r4
    472c:	33a6      	adds	r3, #166	; 0xa6
    472e:	0021      	movs	r1, r4
    4730:	31ae      	adds	r1, #174	; 0xae
	for (i = 0; i < USB_PIPE_NUM; i++) {
		module_inst->host_pipe_registered_callback_mask[i] = 0;
    4732:	2200      	movs	r2, #0
    4734:	701a      	strb	r2, [r3, #0]
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
    4736:	721a      	strb	r2, [r3, #8]
    4738:	3301      	adds	r3, #1
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
	module_inst->host_enabled_callback_mask = 0;
	for (i = 0; i < USB_PIPE_NUM; i++) {
    473a:	4299      	cmp	r1, r3
    473c:	d1fa      	bne.n	4734 <usb_init+0x15c>
    473e:	0022      	movs	r2, r4
    4740:	32b8      	adds	r2, #184	; 0xb8
    4742:	0023      	movs	r3, r4
    4744:	33d4      	adds	r3, #212	; 0xd4
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
    4746:	2100      	movs	r1, #0
    4748:	c202      	stmia	r2!, {r1}
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
    474a:	429a      	cmp	r2, r3
    474c:	d1fc      	bne.n	4748 <usb_init+0x170>
    474e:	0021      	movs	r1, r4
    4750:	3155      	adds	r1, #85	; 0x55
    4752:	31ff      	adds	r1, #255	; 0xff
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
    4754:	2200      	movs	r2, #0
    4756:	601a      	str	r2, [r3, #0]
    4758:	605a      	str	r2, [r3, #4]
    475a:	609a      	str	r2, [r3, #8]
    475c:	60da      	str	r2, [r3, #12]
    475e:	3310      	adds	r3, #16

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
    4760:	428b      	cmp	r3, r1
    4762:	d1f8      	bne.n	4756 <usb_init+0x17e>
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
    4764:	2300      	movs	r3, #0
    4766:	22aa      	movs	r2, #170	; 0xaa
    4768:	0052      	lsls	r2, r2, #1
    476a:	52a3      	strh	r3, [r4, r2]
	module_inst->device_enabled_callback_mask = 0;
    476c:	3202      	adds	r2, #2
    476e:	52a3      	strh	r3, [r4, r2]
    4770:	0023      	movs	r3, r4
    4772:	3359      	adds	r3, #89	; 0x59
    4774:	33ff      	adds	r3, #255	; 0xff
    4776:	3461      	adds	r4, #97	; 0x61
    4778:	34ff      	adds	r4, #255	; 0xff
	for (j = 0; j < USB_EPT_NUM; j++) {
		module_inst->deivce_endpoint_registered_callback_mask[j] = 0;
    477a:	2200      	movs	r2, #0
    477c:	701a      	strb	r2, [r3, #0]
		module_inst->device_endpoint_enabled_callback_mask[j] = 0;
    477e:	721a      	strb	r2, [r3, #8]
    4780:	3301      	adds	r3, #1
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
	module_inst->device_enabled_callback_mask = 0;
	for (j = 0; j < USB_EPT_NUM; j++) {
    4782:	429c      	cmp	r4, r3
    4784:	d1fa      	bne.n	477c <usb_init+0x1a4>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4786:	2280      	movs	r2, #128	; 0x80
    4788:	4b0f      	ldr	r3, [pc, #60]	; (47c8 <usb_init+0x1f0>)
    478a:	601a      	str	r2, [r3, #0]

	/* Enable interrupts for this USB module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_USB);

	return STATUS_OK;
}
    478c:	2000      	movs	r0, #0
    478e:	b003      	add	sp, #12
    4790:	bc0c      	pop	{r2, r3}
    4792:	4690      	mov	r8, r2
    4794:	4699      	mov	r9, r3
    4796:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4798:	200001c8 	.word	0x200001c8
    479c:	200001d4 	.word	0x200001d4
    47a0:	40000400 	.word	0x40000400
    47a4:	00002b45 	.word	0x00002b45
    47a8:	00002a4d 	.word	0x00002a4d
    47ac:	000029c1 	.word	0x000029c1
    47b0:	41005000 	.word	0x41005000
    47b4:	00806024 	.word	0x00806024
    47b8:	fffff83f 	.word	0xfffff83f
    47bc:	ffff8fff 	.word	0xffff8fff
    47c0:	200004a4 	.word	0x200004a4
    47c4:	00004ddb 	.word	0x00004ddb
    47c8:	e000e100 	.word	0xe000e100

000047cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    47cc:	e7fe      	b.n	47cc <Dummy_Handler>
    47ce:	46c0      	nop			; (mov r8, r8)

000047d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    47d0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    47d2:	4b2e      	ldr	r3, [pc, #184]	; (488c <Reset_Handler+0xbc>)
    47d4:	4a2e      	ldr	r2, [pc, #184]	; (4890 <Reset_Handler+0xc0>)
    47d6:	429a      	cmp	r2, r3
    47d8:	d003      	beq.n	47e2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    47da:	4b2e      	ldr	r3, [pc, #184]	; (4894 <Reset_Handler+0xc4>)
    47dc:	4a2b      	ldr	r2, [pc, #172]	; (488c <Reset_Handler+0xbc>)
    47de:	429a      	cmp	r2, r3
    47e0:	d304      	bcc.n	47ec <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    47e2:	4b2d      	ldr	r3, [pc, #180]	; (4898 <Reset_Handler+0xc8>)
    47e4:	4a2d      	ldr	r2, [pc, #180]	; (489c <Reset_Handler+0xcc>)
    47e6:	429a      	cmp	r2, r3
    47e8:	d310      	bcc.n	480c <Reset_Handler+0x3c>
    47ea:	e01e      	b.n	482a <Reset_Handler+0x5a>
    47ec:	4a2c      	ldr	r2, [pc, #176]	; (48a0 <Reset_Handler+0xd0>)
    47ee:	4b29      	ldr	r3, [pc, #164]	; (4894 <Reset_Handler+0xc4>)
    47f0:	3303      	adds	r3, #3
    47f2:	1a9b      	subs	r3, r3, r2
    47f4:	089b      	lsrs	r3, r3, #2
    47f6:	3301      	adds	r3, #1
    47f8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    47fa:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    47fc:	4823      	ldr	r0, [pc, #140]	; (488c <Reset_Handler+0xbc>)
    47fe:	4924      	ldr	r1, [pc, #144]	; (4890 <Reset_Handler+0xc0>)
    4800:	588c      	ldr	r4, [r1, r2]
    4802:	5084      	str	r4, [r0, r2]
    4804:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4806:	429a      	cmp	r2, r3
    4808:	d1fa      	bne.n	4800 <Reset_Handler+0x30>
    480a:	e7ea      	b.n	47e2 <Reset_Handler+0x12>
    480c:	4a25      	ldr	r2, [pc, #148]	; (48a4 <Reset_Handler+0xd4>)
    480e:	4b22      	ldr	r3, [pc, #136]	; (4898 <Reset_Handler+0xc8>)
    4810:	3303      	adds	r3, #3
    4812:	1a9b      	subs	r3, r3, r2
    4814:	089b      	lsrs	r3, r3, #2
    4816:	3301      	adds	r3, #1
    4818:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    481a:	2200      	movs	r2, #0
                *pDest++ = 0;
    481c:	481f      	ldr	r0, [pc, #124]	; (489c <Reset_Handler+0xcc>)
    481e:	2100      	movs	r1, #0
    4820:	1814      	adds	r4, r2, r0
    4822:	6021      	str	r1, [r4, #0]
    4824:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4826:	429a      	cmp	r2, r3
    4828:	d1fa      	bne.n	4820 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    482a:	4a1f      	ldr	r2, [pc, #124]	; (48a8 <Reset_Handler+0xd8>)
    482c:	21ff      	movs	r1, #255	; 0xff
    482e:	4b1f      	ldr	r3, [pc, #124]	; (48ac <Reset_Handler+0xdc>)
    4830:	438b      	bics	r3, r1
    4832:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4834:	39fd      	subs	r1, #253	; 0xfd
    4836:	2390      	movs	r3, #144	; 0x90
    4838:	005b      	lsls	r3, r3, #1
    483a:	4a1d      	ldr	r2, [pc, #116]	; (48b0 <Reset_Handler+0xe0>)
    483c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    483e:	481d      	ldr	r0, [pc, #116]	; (48b4 <Reset_Handler+0xe4>)
    4840:	78c3      	ldrb	r3, [r0, #3]
    4842:	2403      	movs	r4, #3
    4844:	43a3      	bics	r3, r4
    4846:	2202      	movs	r2, #2
    4848:	4313      	orrs	r3, r2
    484a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    484c:	78c3      	ldrb	r3, [r0, #3]
    484e:	260c      	movs	r6, #12
    4850:	43b3      	bics	r3, r6
    4852:	2108      	movs	r1, #8
    4854:	430b      	orrs	r3, r1
    4856:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4858:	4b17      	ldr	r3, [pc, #92]	; (48b8 <Reset_Handler+0xe8>)
    485a:	7b98      	ldrb	r0, [r3, #14]
    485c:	2530      	movs	r5, #48	; 0x30
    485e:	43a8      	bics	r0, r5
    4860:	0005      	movs	r5, r0
    4862:	2020      	movs	r0, #32
    4864:	4328      	orrs	r0, r5
    4866:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4868:	7b98      	ldrb	r0, [r3, #14]
    486a:	43b0      	bics	r0, r6
    486c:	4301      	orrs	r1, r0
    486e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4870:	7b99      	ldrb	r1, [r3, #14]
    4872:	43a1      	bics	r1, r4
    4874:	430a      	orrs	r2, r1
    4876:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    4878:	4a10      	ldr	r2, [pc, #64]	; (48bc <Reset_Handler+0xec>)
    487a:	6851      	ldr	r1, [r2, #4]
    487c:	2380      	movs	r3, #128	; 0x80
    487e:	430b      	orrs	r3, r1
    4880:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    4882:	4b0f      	ldr	r3, [pc, #60]	; (48c0 <Reset_Handler+0xf0>)
    4884:	4798      	blx	r3

        /* Branch to main function */
        main();
    4886:	4b0f      	ldr	r3, [pc, #60]	; (48c4 <Reset_Handler+0xf4>)
    4888:	4798      	blx	r3
    488a:	e7fe      	b.n	488a <Reset_Handler+0xba>
    488c:	20000000 	.word	0x20000000
    4890:	00004ec0 	.word	0x00004ec0
    4894:	200000dc 	.word	0x200000dc
    4898:	200005a4 	.word	0x200005a4
    489c:	200000dc 	.word	0x200000dc
    48a0:	20000004 	.word	0x20000004
    48a4:	200000e0 	.word	0x200000e0
    48a8:	e000ed00 	.word	0xe000ed00
    48ac:	00000000 	.word	0x00000000
    48b0:	41007000 	.word	0x41007000
    48b4:	41005000 	.word	0x41005000
    48b8:	41004800 	.word	0x41004800
    48bc:	41004000 	.word	0x41004000
    48c0:	00004d7d 	.word	0x00004d7d
    48c4:	000048c9 	.word	0x000048c9

000048c8 <main>:
static volatile bool main_b_mouse_enable = false;

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
    48c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48ca:	465f      	mov	r7, fp
    48cc:	4656      	mov	r6, sl
    48ce:	464d      	mov	r5, r9
    48d0:	4644      	mov	r4, r8
    48d2:	b4f0      	push	{r4, r5, r6, r7}
	irq_initialize_vectors();
	cpu_irq_enable();
    48d4:	2401      	movs	r4, #1
    48d6:	4b31      	ldr	r3, [pc, #196]	; (499c <main+0xd4>)
    48d8:	701c      	strb	r4, [r3, #0]
    48da:	f3bf 8f5f 	dmb	sy
    48de:	b662      	cpsie	i
	system_init();
    48e0:	4b2f      	ldr	r3, [pc, #188]	; (49a0 <main+0xd8>)
    48e2:	4798      	blx	r3
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    48e4:	4b2f      	ldr	r3, [pc, #188]	; (49a4 <main+0xdc>)
    48e6:	2200      	movs	r2, #0
    48e8:	701a      	strb	r2, [r3, #0]
    48ea:	705a      	strb	r2, [r3, #1]
    48ec:	709a      	strb	r2, [r3, #2]
    48ee:	70da      	strb	r2, [r3, #3]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    48f0:	711c      	strb	r4, [r3, #4]

	// Initialize the sleep manager
	sleepmgr_init();
	ui_init();
    48f2:	4b2d      	ldr	r3, [pc, #180]	; (49a8 <main+0xe0>)
    48f4:	4798      	blx	r3
	ui_powerdown();
    48f6:	4b2d      	ldr	r3, [pc, #180]	; (49ac <main+0xe4>)
    48f8:	4798      	blx	r3

	// Start USB stack to authorize VBus monitoring
	udc_start();
    48fa:	4b2d      	ldr	r3, [pc, #180]	; (49b0 <main+0xe8>)
    48fc:	4798      	blx	r3
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    48fe:	4f27      	ldr	r7, [pc, #156]	; (499c <main+0xd4>)
    4900:	2400      	movs	r4, #0
    4902:	1c26      	adds	r6, r4, #0

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    4904:	4d27      	ldr	r5, [pc, #156]	; (49a4 <main+0xdc>)

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
		cpu_irq_enable();
    4906:	46b9      	mov	r9, r7
    4908:	2301      	movs	r3, #1
    490a:	469c      	mov	ip, r3

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
    490c:	46bb      	mov	fp, r7
	const enum system_sleepmode sleep_mode)
{
#if (SAMD20 || SAMD21)
	/* Errata: Make sure that the Flash does not power all the way down
	 * when in sleep mode. */
	NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val;
    490e:	4b29      	ldr	r3, [pc, #164]	; (49b4 <main+0xec>)
    4910:	4698      	mov	r8, r3
    4912:	23c0      	movs	r3, #192	; 0xc0
    4914:	009b      	lsls	r3, r3, #2
    4916:	469a      	mov	sl, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4918:	b672      	cpsid	i
    491a:	f3bf 8f5f 	dmb	sy
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    491e:	703e      	strb	r6, [r7, #0]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    4920:	782b      	ldrb	r3, [r5, #0]
    4922:	2b00      	cmp	r3, #0
    4924:	d10b      	bne.n	493e <main+0x76>
    4926:	0021      	movs	r1, r4
    4928:	4a1e      	ldr	r2, [pc, #120]	; (49a4 <main+0xdc>)
    492a:	e000      	b.n	492e <main+0x66>
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    492c:	0019      	movs	r1, r3
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
		lock_ptr++;
    492e:	3201      	adds	r2, #1
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    4930:	1c4b      	adds	r3, r1, #1
    4932:	b2db      	uxtb	r3, r3

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    4934:	7810      	ldrb	r0, [r2, #0]
    4936:	2800      	cmp	r0, #0
    4938:	d0f8      	beq.n	492c <main+0x64>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    493a:	2b00      	cmp	r3, #0
    493c:	d106      	bne.n	494c <main+0x84>
		cpu_irq_enable();
    493e:	464b      	mov	r3, r9
    4940:	4662      	mov	r2, ip
    4942:	701a      	strb	r2, [r3, #0]
    4944:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4948:	b662      	cpsie	i
    494a:	e7e5      	b.n	4918 <main+0x50>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    494c:	b672      	cpsid	i
    494e:	f3bf 8f5f 	dmb	sy
    4952:	465b      	mov	r3, fp
    4954:	701c      	strb	r4, [r3, #0]
    4956:	4643      	mov	r3, r8
    4958:	685b      	ldr	r3, [r3, #4]
    495a:	4652      	mov	r2, sl
    495c:	4313      	orrs	r3, r2
    495e:	4642      	mov	r2, r8
    4960:	6053      	str	r3, [r2, #4]
#endif

	switch (sleep_mode) {
    4962:	2902      	cmp	r1, #2
    4964:	d902      	bls.n	496c <main+0xa4>
    4966:	2903      	cmp	r1, #3
    4968:	d008      	beq.n	497c <main+0xb4>
    496a:	e00c      	b.n	4986 <main+0xbe>
		case SYSTEM_SLEEPMODE_IDLE_0:
		case SYSTEM_SLEEPMODE_IDLE_1:
		case SYSTEM_SLEEPMODE_IDLE_2:
			SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    496c:	4a12      	ldr	r2, [pc, #72]	; (49b8 <main+0xf0>)
    496e:	6913      	ldr	r3, [r2, #16]
    4970:	2004      	movs	r0, #4
    4972:	4383      	bics	r3, r0
    4974:	6113      	str	r3, [r2, #16]
			PM->SLEEP.reg = sleep_mode;
    4976:	4b11      	ldr	r3, [pc, #68]	; (49bc <main+0xf4>)
    4978:	7059      	strb	r1, [r3, #1]
    497a:	e004      	b.n	4986 <main+0xbe>
			break;

		case SYSTEM_SLEEPMODE_STANDBY:
			SCB->SCR |=  SCB_SCR_SLEEPDEEP_Msk;
    497c:	4a0e      	ldr	r2, [pc, #56]	; (49b8 <main+0xf0>)
    497e:	6911      	ldr	r1, [r2, #16]
    4980:	2304      	movs	r3, #4
    4982:	430b      	orrs	r3, r1
    4984:	6113      	str	r3, [r2, #16]

	/* Enter the sleep mode. */
	system_set_sleepmode((enum system_sleepmode)(sleep_mode - 1));
	cpu_irq_enable();
    4986:	4b05      	ldr	r3, [pc, #20]	; (499c <main+0xd4>)
    4988:	4662      	mov	r2, ip
    498a:	701a      	strb	r2, [r3, #0]
    498c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4990:	b662      	cpsie	i
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    4992:	f3bf 8f4f 	dsb	sy
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
    4996:	bf30      	wfi
    4998:	e7be      	b.n	4918 <main+0x50>
    499a:	46c0      	nop			; (mov r8, r8)
    499c:	200000d8 	.word	0x200000d8
    49a0:	00002b79 	.word	0x00002b79
    49a4:	20000294 	.word	0x20000294
    49a8:	000015f9 	.word	0x000015f9
    49ac:	0000167d 	.word	0x0000167d
    49b0:	00001d81 	.word	0x00001d81
    49b4:	41004000 	.word	0x41004000
    49b8:	e000ed00 	.word	0xe000ed00
    49bc:	40000400 	.word	0x40000400

000049c0 <main_suspend_action>:
#endif
	}
}

void main_suspend_action(void)
{
    49c0:	b510      	push	{r4, lr}
	ui_powerdown();
    49c2:	4b01      	ldr	r3, [pc, #4]	; (49c8 <main_suspend_action+0x8>)
    49c4:	4798      	blx	r3
}
    49c6:	bd10      	pop	{r4, pc}
    49c8:	0000167d 	.word	0x0000167d

000049cc <main_resume_action>:

void main_resume_action(void)
{
    49cc:	b510      	push	{r4, lr}
	ui_wakeup();
    49ce:	4b01      	ldr	r3, [pc, #4]	; (49d4 <main_resume_action+0x8>)
    49d0:	4798      	blx	r3
}
    49d2:	bd10      	pop	{r4, pc}
    49d4:	000016ad 	.word	0x000016ad

000049d8 <main_sof_action>:

void main_sof_action(void)
{
    49d8:	b510      	push	{r4, lr}
	if (!main_b_mouse_enable)
    49da:	4b04      	ldr	r3, [pc, #16]	; (49ec <main_sof_action+0x14>)
    49dc:	781b      	ldrb	r3, [r3, #0]
    49de:	2b00      	cmp	r3, #0
    49e0:	d003      	beq.n	49ea <main_sof_action+0x12>
		return;
	ui_process(udd_get_frame_number());
    49e2:	4b03      	ldr	r3, [pc, #12]	; (49f0 <main_sof_action+0x18>)
    49e4:	4798      	blx	r3
    49e6:	4b03      	ldr	r3, [pc, #12]	; (49f4 <main_sof_action+0x1c>)
    49e8:	4798      	blx	r3
}
    49ea:	bd10      	pop	{r4, pc}
    49ec:	200001d8 	.word	0x200001d8
    49f0:	00003259 	.word	0x00003259
    49f4:	000016bd 	.word	0x000016bd

000049f8 <main_remotewakeup_enable>:

void main_remotewakeup_enable(void)
{
    49f8:	b510      	push	{r4, lr}
	ui_wakeup_enable();
    49fa:	4b01      	ldr	r3, [pc, #4]	; (4a00 <main_remotewakeup_enable+0x8>)
    49fc:	4798      	blx	r3
}
    49fe:	bd10      	pop	{r4, pc}
    4a00:	0000168d 	.word	0x0000168d

00004a04 <main_remotewakeup_disable>:

void main_remotewakeup_disable(void)
{
    4a04:	b510      	push	{r4, lr}
	ui_wakeup_disable();
    4a06:	4b01      	ldr	r3, [pc, #4]	; (4a0c <main_remotewakeup_disable+0x8>)
    4a08:	4798      	blx	r3
}
    4a0a:	bd10      	pop	{r4, pc}
    4a0c:	0000169d 	.word	0x0000169d

00004a10 <main_suspend_lpm_action>:

#ifdef USB_DEVICE_LPM_SUPPORT
void main_suspend_lpm_action(void)
{
    4a10:	b510      	push	{r4, lr}
	ui_powerdown();
    4a12:	4b01      	ldr	r3, [pc, #4]	; (4a18 <main_suspend_lpm_action+0x8>)
    4a14:	4798      	blx	r3
}
    4a16:	bd10      	pop	{r4, pc}
    4a18:	0000167d 	.word	0x0000167d

00004a1c <main_remotewakeup_lpm_disable>:

void main_remotewakeup_lpm_disable(void)
{
    4a1c:	b510      	push	{r4, lr}
	ui_wakeup_disable();
    4a1e:	4b01      	ldr	r3, [pc, #4]	; (4a24 <main_remotewakeup_lpm_disable+0x8>)
    4a20:	4798      	blx	r3
}
    4a22:	bd10      	pop	{r4, pc}
    4a24:	0000169d 	.word	0x0000169d

00004a28 <main_remotewakeup_lpm_enable>:

void main_remotewakeup_lpm_enable(void)
{
    4a28:	b510      	push	{r4, lr}
	ui_wakeup_enable();
    4a2a:	4b01      	ldr	r3, [pc, #4]	; (4a30 <main_remotewakeup_lpm_enable+0x8>)
    4a2c:	4798      	blx	r3
}
    4a2e:	bd10      	pop	{r4, pc}
    4a30:	0000168d 	.word	0x0000168d

00004a34 <main_mouse_enable>:
#endif

bool main_mouse_enable(void)
{
	main_b_mouse_enable = true;
    4a34:	2201      	movs	r2, #1
    4a36:	4b02      	ldr	r3, [pc, #8]	; (4a40 <main_mouse_enable+0xc>)
    4a38:	701a      	strb	r2, [r3, #0]
	return true;
}
    4a3a:	2001      	movs	r0, #1
    4a3c:	4770      	bx	lr
    4a3e:	46c0      	nop			; (mov r8, r8)
    4a40:	200001d8 	.word	0x200001d8

00004a44 <main_mouse_disable>:

void main_mouse_disable(void)
{
	main_b_mouse_enable = false;
    4a44:	2200      	movs	r2, #0
    4a46:	4b01      	ldr	r3, [pc, #4]	; (4a4c <main_mouse_disable+0x8>)
    4a48:	701a      	strb	r2, [r3, #0]
}
    4a4a:	4770      	bx	lr
    4a4c:	200001d8 	.word	0x200001d8

00004a50 <__aeabi_uidiv>:
    4a50:	2200      	movs	r2, #0
    4a52:	0843      	lsrs	r3, r0, #1
    4a54:	428b      	cmp	r3, r1
    4a56:	d374      	bcc.n	4b42 <__aeabi_uidiv+0xf2>
    4a58:	0903      	lsrs	r3, r0, #4
    4a5a:	428b      	cmp	r3, r1
    4a5c:	d35f      	bcc.n	4b1e <__aeabi_uidiv+0xce>
    4a5e:	0a03      	lsrs	r3, r0, #8
    4a60:	428b      	cmp	r3, r1
    4a62:	d344      	bcc.n	4aee <__aeabi_uidiv+0x9e>
    4a64:	0b03      	lsrs	r3, r0, #12
    4a66:	428b      	cmp	r3, r1
    4a68:	d328      	bcc.n	4abc <__aeabi_uidiv+0x6c>
    4a6a:	0c03      	lsrs	r3, r0, #16
    4a6c:	428b      	cmp	r3, r1
    4a6e:	d30d      	bcc.n	4a8c <__aeabi_uidiv+0x3c>
    4a70:	22ff      	movs	r2, #255	; 0xff
    4a72:	0209      	lsls	r1, r1, #8
    4a74:	ba12      	rev	r2, r2
    4a76:	0c03      	lsrs	r3, r0, #16
    4a78:	428b      	cmp	r3, r1
    4a7a:	d302      	bcc.n	4a82 <__aeabi_uidiv+0x32>
    4a7c:	1212      	asrs	r2, r2, #8
    4a7e:	0209      	lsls	r1, r1, #8
    4a80:	d065      	beq.n	4b4e <__aeabi_uidiv+0xfe>
    4a82:	0b03      	lsrs	r3, r0, #12
    4a84:	428b      	cmp	r3, r1
    4a86:	d319      	bcc.n	4abc <__aeabi_uidiv+0x6c>
    4a88:	e000      	b.n	4a8c <__aeabi_uidiv+0x3c>
    4a8a:	0a09      	lsrs	r1, r1, #8
    4a8c:	0bc3      	lsrs	r3, r0, #15
    4a8e:	428b      	cmp	r3, r1
    4a90:	d301      	bcc.n	4a96 <__aeabi_uidiv+0x46>
    4a92:	03cb      	lsls	r3, r1, #15
    4a94:	1ac0      	subs	r0, r0, r3
    4a96:	4152      	adcs	r2, r2
    4a98:	0b83      	lsrs	r3, r0, #14
    4a9a:	428b      	cmp	r3, r1
    4a9c:	d301      	bcc.n	4aa2 <__aeabi_uidiv+0x52>
    4a9e:	038b      	lsls	r3, r1, #14
    4aa0:	1ac0      	subs	r0, r0, r3
    4aa2:	4152      	adcs	r2, r2
    4aa4:	0b43      	lsrs	r3, r0, #13
    4aa6:	428b      	cmp	r3, r1
    4aa8:	d301      	bcc.n	4aae <__aeabi_uidiv+0x5e>
    4aaa:	034b      	lsls	r3, r1, #13
    4aac:	1ac0      	subs	r0, r0, r3
    4aae:	4152      	adcs	r2, r2
    4ab0:	0b03      	lsrs	r3, r0, #12
    4ab2:	428b      	cmp	r3, r1
    4ab4:	d301      	bcc.n	4aba <__aeabi_uidiv+0x6a>
    4ab6:	030b      	lsls	r3, r1, #12
    4ab8:	1ac0      	subs	r0, r0, r3
    4aba:	4152      	adcs	r2, r2
    4abc:	0ac3      	lsrs	r3, r0, #11
    4abe:	428b      	cmp	r3, r1
    4ac0:	d301      	bcc.n	4ac6 <__aeabi_uidiv+0x76>
    4ac2:	02cb      	lsls	r3, r1, #11
    4ac4:	1ac0      	subs	r0, r0, r3
    4ac6:	4152      	adcs	r2, r2
    4ac8:	0a83      	lsrs	r3, r0, #10
    4aca:	428b      	cmp	r3, r1
    4acc:	d301      	bcc.n	4ad2 <__aeabi_uidiv+0x82>
    4ace:	028b      	lsls	r3, r1, #10
    4ad0:	1ac0      	subs	r0, r0, r3
    4ad2:	4152      	adcs	r2, r2
    4ad4:	0a43      	lsrs	r3, r0, #9
    4ad6:	428b      	cmp	r3, r1
    4ad8:	d301      	bcc.n	4ade <__aeabi_uidiv+0x8e>
    4ada:	024b      	lsls	r3, r1, #9
    4adc:	1ac0      	subs	r0, r0, r3
    4ade:	4152      	adcs	r2, r2
    4ae0:	0a03      	lsrs	r3, r0, #8
    4ae2:	428b      	cmp	r3, r1
    4ae4:	d301      	bcc.n	4aea <__aeabi_uidiv+0x9a>
    4ae6:	020b      	lsls	r3, r1, #8
    4ae8:	1ac0      	subs	r0, r0, r3
    4aea:	4152      	adcs	r2, r2
    4aec:	d2cd      	bcs.n	4a8a <__aeabi_uidiv+0x3a>
    4aee:	09c3      	lsrs	r3, r0, #7
    4af0:	428b      	cmp	r3, r1
    4af2:	d301      	bcc.n	4af8 <__aeabi_uidiv+0xa8>
    4af4:	01cb      	lsls	r3, r1, #7
    4af6:	1ac0      	subs	r0, r0, r3
    4af8:	4152      	adcs	r2, r2
    4afa:	0983      	lsrs	r3, r0, #6
    4afc:	428b      	cmp	r3, r1
    4afe:	d301      	bcc.n	4b04 <__aeabi_uidiv+0xb4>
    4b00:	018b      	lsls	r3, r1, #6
    4b02:	1ac0      	subs	r0, r0, r3
    4b04:	4152      	adcs	r2, r2
    4b06:	0943      	lsrs	r3, r0, #5
    4b08:	428b      	cmp	r3, r1
    4b0a:	d301      	bcc.n	4b10 <__aeabi_uidiv+0xc0>
    4b0c:	014b      	lsls	r3, r1, #5
    4b0e:	1ac0      	subs	r0, r0, r3
    4b10:	4152      	adcs	r2, r2
    4b12:	0903      	lsrs	r3, r0, #4
    4b14:	428b      	cmp	r3, r1
    4b16:	d301      	bcc.n	4b1c <__aeabi_uidiv+0xcc>
    4b18:	010b      	lsls	r3, r1, #4
    4b1a:	1ac0      	subs	r0, r0, r3
    4b1c:	4152      	adcs	r2, r2
    4b1e:	08c3      	lsrs	r3, r0, #3
    4b20:	428b      	cmp	r3, r1
    4b22:	d301      	bcc.n	4b28 <__aeabi_uidiv+0xd8>
    4b24:	00cb      	lsls	r3, r1, #3
    4b26:	1ac0      	subs	r0, r0, r3
    4b28:	4152      	adcs	r2, r2
    4b2a:	0883      	lsrs	r3, r0, #2
    4b2c:	428b      	cmp	r3, r1
    4b2e:	d301      	bcc.n	4b34 <__aeabi_uidiv+0xe4>
    4b30:	008b      	lsls	r3, r1, #2
    4b32:	1ac0      	subs	r0, r0, r3
    4b34:	4152      	adcs	r2, r2
    4b36:	0843      	lsrs	r3, r0, #1
    4b38:	428b      	cmp	r3, r1
    4b3a:	d301      	bcc.n	4b40 <__aeabi_uidiv+0xf0>
    4b3c:	004b      	lsls	r3, r1, #1
    4b3e:	1ac0      	subs	r0, r0, r3
    4b40:	4152      	adcs	r2, r2
    4b42:	1a41      	subs	r1, r0, r1
    4b44:	d200      	bcs.n	4b48 <__aeabi_uidiv+0xf8>
    4b46:	4601      	mov	r1, r0
    4b48:	4152      	adcs	r2, r2
    4b4a:	4610      	mov	r0, r2
    4b4c:	4770      	bx	lr
    4b4e:	e7ff      	b.n	4b50 <__aeabi_uidiv+0x100>
    4b50:	b501      	push	{r0, lr}
    4b52:	2000      	movs	r0, #0
    4b54:	f000 f8f0 	bl	4d38 <__aeabi_idiv0>
    4b58:	bd02      	pop	{r1, pc}
    4b5a:	46c0      	nop			; (mov r8, r8)

00004b5c <__aeabi_uidivmod>:
    4b5c:	2900      	cmp	r1, #0
    4b5e:	d0f7      	beq.n	4b50 <__aeabi_uidiv+0x100>
    4b60:	e776      	b.n	4a50 <__aeabi_uidiv>
    4b62:	4770      	bx	lr

00004b64 <__aeabi_idiv>:
    4b64:	4603      	mov	r3, r0
    4b66:	430b      	orrs	r3, r1
    4b68:	d47f      	bmi.n	4c6a <__aeabi_idiv+0x106>
    4b6a:	2200      	movs	r2, #0
    4b6c:	0843      	lsrs	r3, r0, #1
    4b6e:	428b      	cmp	r3, r1
    4b70:	d374      	bcc.n	4c5c <__aeabi_idiv+0xf8>
    4b72:	0903      	lsrs	r3, r0, #4
    4b74:	428b      	cmp	r3, r1
    4b76:	d35f      	bcc.n	4c38 <__aeabi_idiv+0xd4>
    4b78:	0a03      	lsrs	r3, r0, #8
    4b7a:	428b      	cmp	r3, r1
    4b7c:	d344      	bcc.n	4c08 <__aeabi_idiv+0xa4>
    4b7e:	0b03      	lsrs	r3, r0, #12
    4b80:	428b      	cmp	r3, r1
    4b82:	d328      	bcc.n	4bd6 <__aeabi_idiv+0x72>
    4b84:	0c03      	lsrs	r3, r0, #16
    4b86:	428b      	cmp	r3, r1
    4b88:	d30d      	bcc.n	4ba6 <__aeabi_idiv+0x42>
    4b8a:	22ff      	movs	r2, #255	; 0xff
    4b8c:	0209      	lsls	r1, r1, #8
    4b8e:	ba12      	rev	r2, r2
    4b90:	0c03      	lsrs	r3, r0, #16
    4b92:	428b      	cmp	r3, r1
    4b94:	d302      	bcc.n	4b9c <__aeabi_idiv+0x38>
    4b96:	1212      	asrs	r2, r2, #8
    4b98:	0209      	lsls	r1, r1, #8
    4b9a:	d065      	beq.n	4c68 <__aeabi_idiv+0x104>
    4b9c:	0b03      	lsrs	r3, r0, #12
    4b9e:	428b      	cmp	r3, r1
    4ba0:	d319      	bcc.n	4bd6 <__aeabi_idiv+0x72>
    4ba2:	e000      	b.n	4ba6 <__aeabi_idiv+0x42>
    4ba4:	0a09      	lsrs	r1, r1, #8
    4ba6:	0bc3      	lsrs	r3, r0, #15
    4ba8:	428b      	cmp	r3, r1
    4baa:	d301      	bcc.n	4bb0 <__aeabi_idiv+0x4c>
    4bac:	03cb      	lsls	r3, r1, #15
    4bae:	1ac0      	subs	r0, r0, r3
    4bb0:	4152      	adcs	r2, r2
    4bb2:	0b83      	lsrs	r3, r0, #14
    4bb4:	428b      	cmp	r3, r1
    4bb6:	d301      	bcc.n	4bbc <__aeabi_idiv+0x58>
    4bb8:	038b      	lsls	r3, r1, #14
    4bba:	1ac0      	subs	r0, r0, r3
    4bbc:	4152      	adcs	r2, r2
    4bbe:	0b43      	lsrs	r3, r0, #13
    4bc0:	428b      	cmp	r3, r1
    4bc2:	d301      	bcc.n	4bc8 <__aeabi_idiv+0x64>
    4bc4:	034b      	lsls	r3, r1, #13
    4bc6:	1ac0      	subs	r0, r0, r3
    4bc8:	4152      	adcs	r2, r2
    4bca:	0b03      	lsrs	r3, r0, #12
    4bcc:	428b      	cmp	r3, r1
    4bce:	d301      	bcc.n	4bd4 <__aeabi_idiv+0x70>
    4bd0:	030b      	lsls	r3, r1, #12
    4bd2:	1ac0      	subs	r0, r0, r3
    4bd4:	4152      	adcs	r2, r2
    4bd6:	0ac3      	lsrs	r3, r0, #11
    4bd8:	428b      	cmp	r3, r1
    4bda:	d301      	bcc.n	4be0 <__aeabi_idiv+0x7c>
    4bdc:	02cb      	lsls	r3, r1, #11
    4bde:	1ac0      	subs	r0, r0, r3
    4be0:	4152      	adcs	r2, r2
    4be2:	0a83      	lsrs	r3, r0, #10
    4be4:	428b      	cmp	r3, r1
    4be6:	d301      	bcc.n	4bec <__aeabi_idiv+0x88>
    4be8:	028b      	lsls	r3, r1, #10
    4bea:	1ac0      	subs	r0, r0, r3
    4bec:	4152      	adcs	r2, r2
    4bee:	0a43      	lsrs	r3, r0, #9
    4bf0:	428b      	cmp	r3, r1
    4bf2:	d301      	bcc.n	4bf8 <__aeabi_idiv+0x94>
    4bf4:	024b      	lsls	r3, r1, #9
    4bf6:	1ac0      	subs	r0, r0, r3
    4bf8:	4152      	adcs	r2, r2
    4bfa:	0a03      	lsrs	r3, r0, #8
    4bfc:	428b      	cmp	r3, r1
    4bfe:	d301      	bcc.n	4c04 <__aeabi_idiv+0xa0>
    4c00:	020b      	lsls	r3, r1, #8
    4c02:	1ac0      	subs	r0, r0, r3
    4c04:	4152      	adcs	r2, r2
    4c06:	d2cd      	bcs.n	4ba4 <__aeabi_idiv+0x40>
    4c08:	09c3      	lsrs	r3, r0, #7
    4c0a:	428b      	cmp	r3, r1
    4c0c:	d301      	bcc.n	4c12 <__aeabi_idiv+0xae>
    4c0e:	01cb      	lsls	r3, r1, #7
    4c10:	1ac0      	subs	r0, r0, r3
    4c12:	4152      	adcs	r2, r2
    4c14:	0983      	lsrs	r3, r0, #6
    4c16:	428b      	cmp	r3, r1
    4c18:	d301      	bcc.n	4c1e <__aeabi_idiv+0xba>
    4c1a:	018b      	lsls	r3, r1, #6
    4c1c:	1ac0      	subs	r0, r0, r3
    4c1e:	4152      	adcs	r2, r2
    4c20:	0943      	lsrs	r3, r0, #5
    4c22:	428b      	cmp	r3, r1
    4c24:	d301      	bcc.n	4c2a <__aeabi_idiv+0xc6>
    4c26:	014b      	lsls	r3, r1, #5
    4c28:	1ac0      	subs	r0, r0, r3
    4c2a:	4152      	adcs	r2, r2
    4c2c:	0903      	lsrs	r3, r0, #4
    4c2e:	428b      	cmp	r3, r1
    4c30:	d301      	bcc.n	4c36 <__aeabi_idiv+0xd2>
    4c32:	010b      	lsls	r3, r1, #4
    4c34:	1ac0      	subs	r0, r0, r3
    4c36:	4152      	adcs	r2, r2
    4c38:	08c3      	lsrs	r3, r0, #3
    4c3a:	428b      	cmp	r3, r1
    4c3c:	d301      	bcc.n	4c42 <__aeabi_idiv+0xde>
    4c3e:	00cb      	lsls	r3, r1, #3
    4c40:	1ac0      	subs	r0, r0, r3
    4c42:	4152      	adcs	r2, r2
    4c44:	0883      	lsrs	r3, r0, #2
    4c46:	428b      	cmp	r3, r1
    4c48:	d301      	bcc.n	4c4e <__aeabi_idiv+0xea>
    4c4a:	008b      	lsls	r3, r1, #2
    4c4c:	1ac0      	subs	r0, r0, r3
    4c4e:	4152      	adcs	r2, r2
    4c50:	0843      	lsrs	r3, r0, #1
    4c52:	428b      	cmp	r3, r1
    4c54:	d301      	bcc.n	4c5a <__aeabi_idiv+0xf6>
    4c56:	004b      	lsls	r3, r1, #1
    4c58:	1ac0      	subs	r0, r0, r3
    4c5a:	4152      	adcs	r2, r2
    4c5c:	1a41      	subs	r1, r0, r1
    4c5e:	d200      	bcs.n	4c62 <__aeabi_idiv+0xfe>
    4c60:	4601      	mov	r1, r0
    4c62:	4152      	adcs	r2, r2
    4c64:	4610      	mov	r0, r2
    4c66:	4770      	bx	lr
    4c68:	e05d      	b.n	4d26 <__aeabi_idiv+0x1c2>
    4c6a:	0fca      	lsrs	r2, r1, #31
    4c6c:	d000      	beq.n	4c70 <__aeabi_idiv+0x10c>
    4c6e:	4249      	negs	r1, r1
    4c70:	1003      	asrs	r3, r0, #32
    4c72:	d300      	bcc.n	4c76 <__aeabi_idiv+0x112>
    4c74:	4240      	negs	r0, r0
    4c76:	4053      	eors	r3, r2
    4c78:	2200      	movs	r2, #0
    4c7a:	469c      	mov	ip, r3
    4c7c:	0903      	lsrs	r3, r0, #4
    4c7e:	428b      	cmp	r3, r1
    4c80:	d32d      	bcc.n	4cde <__aeabi_idiv+0x17a>
    4c82:	0a03      	lsrs	r3, r0, #8
    4c84:	428b      	cmp	r3, r1
    4c86:	d312      	bcc.n	4cae <__aeabi_idiv+0x14a>
    4c88:	22fc      	movs	r2, #252	; 0xfc
    4c8a:	0189      	lsls	r1, r1, #6
    4c8c:	ba12      	rev	r2, r2
    4c8e:	0a03      	lsrs	r3, r0, #8
    4c90:	428b      	cmp	r3, r1
    4c92:	d30c      	bcc.n	4cae <__aeabi_idiv+0x14a>
    4c94:	0189      	lsls	r1, r1, #6
    4c96:	1192      	asrs	r2, r2, #6
    4c98:	428b      	cmp	r3, r1
    4c9a:	d308      	bcc.n	4cae <__aeabi_idiv+0x14a>
    4c9c:	0189      	lsls	r1, r1, #6
    4c9e:	1192      	asrs	r2, r2, #6
    4ca0:	428b      	cmp	r3, r1
    4ca2:	d304      	bcc.n	4cae <__aeabi_idiv+0x14a>
    4ca4:	0189      	lsls	r1, r1, #6
    4ca6:	d03a      	beq.n	4d1e <__aeabi_idiv+0x1ba>
    4ca8:	1192      	asrs	r2, r2, #6
    4caa:	e000      	b.n	4cae <__aeabi_idiv+0x14a>
    4cac:	0989      	lsrs	r1, r1, #6
    4cae:	09c3      	lsrs	r3, r0, #7
    4cb0:	428b      	cmp	r3, r1
    4cb2:	d301      	bcc.n	4cb8 <__aeabi_idiv+0x154>
    4cb4:	01cb      	lsls	r3, r1, #7
    4cb6:	1ac0      	subs	r0, r0, r3
    4cb8:	4152      	adcs	r2, r2
    4cba:	0983      	lsrs	r3, r0, #6
    4cbc:	428b      	cmp	r3, r1
    4cbe:	d301      	bcc.n	4cc4 <__aeabi_idiv+0x160>
    4cc0:	018b      	lsls	r3, r1, #6
    4cc2:	1ac0      	subs	r0, r0, r3
    4cc4:	4152      	adcs	r2, r2
    4cc6:	0943      	lsrs	r3, r0, #5
    4cc8:	428b      	cmp	r3, r1
    4cca:	d301      	bcc.n	4cd0 <__aeabi_idiv+0x16c>
    4ccc:	014b      	lsls	r3, r1, #5
    4cce:	1ac0      	subs	r0, r0, r3
    4cd0:	4152      	adcs	r2, r2
    4cd2:	0903      	lsrs	r3, r0, #4
    4cd4:	428b      	cmp	r3, r1
    4cd6:	d301      	bcc.n	4cdc <__aeabi_idiv+0x178>
    4cd8:	010b      	lsls	r3, r1, #4
    4cda:	1ac0      	subs	r0, r0, r3
    4cdc:	4152      	adcs	r2, r2
    4cde:	08c3      	lsrs	r3, r0, #3
    4ce0:	428b      	cmp	r3, r1
    4ce2:	d301      	bcc.n	4ce8 <__aeabi_idiv+0x184>
    4ce4:	00cb      	lsls	r3, r1, #3
    4ce6:	1ac0      	subs	r0, r0, r3
    4ce8:	4152      	adcs	r2, r2
    4cea:	0883      	lsrs	r3, r0, #2
    4cec:	428b      	cmp	r3, r1
    4cee:	d301      	bcc.n	4cf4 <__aeabi_idiv+0x190>
    4cf0:	008b      	lsls	r3, r1, #2
    4cf2:	1ac0      	subs	r0, r0, r3
    4cf4:	4152      	adcs	r2, r2
    4cf6:	d2d9      	bcs.n	4cac <__aeabi_idiv+0x148>
    4cf8:	0843      	lsrs	r3, r0, #1
    4cfa:	428b      	cmp	r3, r1
    4cfc:	d301      	bcc.n	4d02 <__aeabi_idiv+0x19e>
    4cfe:	004b      	lsls	r3, r1, #1
    4d00:	1ac0      	subs	r0, r0, r3
    4d02:	4152      	adcs	r2, r2
    4d04:	1a41      	subs	r1, r0, r1
    4d06:	d200      	bcs.n	4d0a <__aeabi_idiv+0x1a6>
    4d08:	4601      	mov	r1, r0
    4d0a:	4663      	mov	r3, ip
    4d0c:	4152      	adcs	r2, r2
    4d0e:	105b      	asrs	r3, r3, #1
    4d10:	4610      	mov	r0, r2
    4d12:	d301      	bcc.n	4d18 <__aeabi_idiv+0x1b4>
    4d14:	4240      	negs	r0, r0
    4d16:	2b00      	cmp	r3, #0
    4d18:	d500      	bpl.n	4d1c <__aeabi_idiv+0x1b8>
    4d1a:	4249      	negs	r1, r1
    4d1c:	4770      	bx	lr
    4d1e:	4663      	mov	r3, ip
    4d20:	105b      	asrs	r3, r3, #1
    4d22:	d300      	bcc.n	4d26 <__aeabi_idiv+0x1c2>
    4d24:	4240      	negs	r0, r0
    4d26:	b501      	push	{r0, lr}
    4d28:	2000      	movs	r0, #0
    4d2a:	f000 f805 	bl	4d38 <__aeabi_idiv0>
    4d2e:	bd02      	pop	{r1, pc}

00004d30 <__aeabi_idivmod>:
    4d30:	2900      	cmp	r1, #0
    4d32:	d0f8      	beq.n	4d26 <__aeabi_idiv+0x1c2>
    4d34:	e716      	b.n	4b64 <__aeabi_idiv>
    4d36:	4770      	bx	lr

00004d38 <__aeabi_idiv0>:
    4d38:	4770      	bx	lr
    4d3a:	46c0      	nop			; (mov r8, r8)

00004d3c <__ctzsi2>:
    4d3c:	4241      	negs	r1, r0
    4d3e:	4008      	ands	r0, r1
    4d40:	211c      	movs	r1, #28
    4d42:	2301      	movs	r3, #1
    4d44:	041b      	lsls	r3, r3, #16
    4d46:	4298      	cmp	r0, r3
    4d48:	d301      	bcc.n	4d4e <__ctzsi2+0x12>
    4d4a:	0c00      	lsrs	r0, r0, #16
    4d4c:	3910      	subs	r1, #16
    4d4e:	0a1b      	lsrs	r3, r3, #8
    4d50:	4298      	cmp	r0, r3
    4d52:	d301      	bcc.n	4d58 <__ctzsi2+0x1c>
    4d54:	0a00      	lsrs	r0, r0, #8
    4d56:	3908      	subs	r1, #8
    4d58:	091b      	lsrs	r3, r3, #4
    4d5a:	4298      	cmp	r0, r3
    4d5c:	d301      	bcc.n	4d62 <__ctzsi2+0x26>
    4d5e:	0900      	lsrs	r0, r0, #4
    4d60:	3904      	subs	r1, #4
    4d62:	a202      	add	r2, pc, #8	; (adr r2, 4d6c <__ctzsi2+0x30>)
    4d64:	5c10      	ldrb	r0, [r2, r0]
    4d66:	1a40      	subs	r0, r0, r1
    4d68:	4770      	bx	lr
    4d6a:	46c0      	nop			; (mov r8, r8)
    4d6c:	1d1d1c1b 	.word	0x1d1d1c1b
    4d70:	1e1e1e1e 	.word	0x1e1e1e1e
    4d74:	1f1f1f1f 	.word	0x1f1f1f1f
    4d78:	1f1f1f1f 	.word	0x1f1f1f1f

00004d7c <__libc_init_array>:
    4d7c:	4b0e      	ldr	r3, [pc, #56]	; (4db8 <__libc_init_array+0x3c>)
    4d7e:	b570      	push	{r4, r5, r6, lr}
    4d80:	2500      	movs	r5, #0
    4d82:	001e      	movs	r6, r3
    4d84:	4c0d      	ldr	r4, [pc, #52]	; (4dbc <__libc_init_array+0x40>)
    4d86:	1ae4      	subs	r4, r4, r3
    4d88:	10a4      	asrs	r4, r4, #2
    4d8a:	42a5      	cmp	r5, r4
    4d8c:	d004      	beq.n	4d98 <__libc_init_array+0x1c>
    4d8e:	00ab      	lsls	r3, r5, #2
    4d90:	58f3      	ldr	r3, [r6, r3]
    4d92:	4798      	blx	r3
    4d94:	3501      	adds	r5, #1
    4d96:	e7f8      	b.n	4d8a <__libc_init_array+0xe>
    4d98:	f000 f882 	bl	4ea0 <_init>
    4d9c:	4b08      	ldr	r3, [pc, #32]	; (4dc0 <__libc_init_array+0x44>)
    4d9e:	2500      	movs	r5, #0
    4da0:	001e      	movs	r6, r3
    4da2:	4c08      	ldr	r4, [pc, #32]	; (4dc4 <__libc_init_array+0x48>)
    4da4:	1ae4      	subs	r4, r4, r3
    4da6:	10a4      	asrs	r4, r4, #2
    4da8:	42a5      	cmp	r5, r4
    4daa:	d004      	beq.n	4db6 <__libc_init_array+0x3a>
    4dac:	00ab      	lsls	r3, r5, #2
    4dae:	58f3      	ldr	r3, [r6, r3]
    4db0:	4798      	blx	r3
    4db2:	3501      	adds	r5, #1
    4db4:	e7f8      	b.n	4da8 <__libc_init_array+0x2c>
    4db6:	bd70      	pop	{r4, r5, r6, pc}
    4db8:	00004eac 	.word	0x00004eac
    4dbc:	00004eac 	.word	0x00004eac
    4dc0:	00004eac 	.word	0x00004eac
    4dc4:	00004eb0 	.word	0x00004eb0

00004dc8 <memcpy>:
    4dc8:	2300      	movs	r3, #0
    4dca:	b510      	push	{r4, lr}
    4dcc:	429a      	cmp	r2, r3
    4dce:	d003      	beq.n	4dd8 <memcpy+0x10>
    4dd0:	5ccc      	ldrb	r4, [r1, r3]
    4dd2:	54c4      	strb	r4, [r0, r3]
    4dd4:	3301      	adds	r3, #1
    4dd6:	e7f9      	b.n	4dcc <memcpy+0x4>
    4dd8:	bd10      	pop	{r4, pc}

00004dda <memset>:
    4dda:	0003      	movs	r3, r0
    4ddc:	1882      	adds	r2, r0, r2
    4dde:	4293      	cmp	r3, r2
    4de0:	d002      	beq.n	4de8 <memset+0xe>
    4de2:	7019      	strb	r1, [r3, #0]
    4de4:	3301      	adds	r3, #1
    4de6:	e7fa      	b.n	4dde <memset+0x4>
    4de8:	4770      	bx	lr
    4dea:	0000      	movs	r0, r0
    4dec:	42000800 	.word	0x42000800
    4df0:	42000c00 	.word	0x42000c00
    4df4:	42001000 	.word	0x42001000
    4df8:	42001400 	.word	0x42001400
    4dfc:	42001800 	.word	0x42001800
    4e00:	42001c00 	.word	0x42001c00
    4e04:	00000eaa 	.word	0x00000eaa
    4e08:	00000e90 	.word	0x00000e90
    4e0c:	00000e76 	.word	0x00000e76
    4e10:	00000e4e 	.word	0x00000e4e
    4e14:	00000e22 	.word	0x00000e22
    4e18:	53504f54 	.word	0x53504f54
    4e1c:	45524345 	.word	0x45524345
    4e20:	53415054 	.word	0x53415054
    4e24:	44525753 	.word	0x44525753
    4e28:	00000000 	.word	0x00000000
    4e2c:	00002532 	.word	0x00002532
    4e30:	0000252e 	.word	0x0000252e
    4e34:	0000252e 	.word	0x0000252e
    4e38:	0000258c 	.word	0x0000258c
    4e3c:	0000258c 	.word	0x0000258c
    4e40:	00002546 	.word	0x00002546
    4e44:	00002538 	.word	0x00002538
    4e48:	0000254c 	.word	0x0000254c
    4e4c:	0000257a 	.word	0x0000257a
    4e50:	0000269c 	.word	0x0000269c
    4e54:	0000267c 	.word	0x0000267c
    4e58:	0000267c 	.word	0x0000267c
    4e5c:	00002708 	.word	0x00002708
    4e60:	0000268e 	.word	0x0000268e
    4e64:	000026aa 	.word	0x000026aa
    4e68:	00002680 	.word	0x00002680
    4e6c:	000026b8 	.word	0x000026b8
    4e70:	000026f8 	.word	0x000026f8
    4e74:	01020300 	.word	0x01020300
    4e78:	00003c04 	.word	0x00003c04
    4e7c:	00003c12 	.word	0x00003c12
    4e80:	00003cb2 	.word	0x00003cb2
    4e84:	00003d1a 	.word	0x00003d1a
    4e88:	00003d7e 	.word	0x00003d7e

00004e8c <_usb_device_irq_bits>:
    4e8c:	00080004 00800070 01000001 00000200     ....p...........

00004e9c <_usb_endpoint_irq_bits>:
    4e9c:	60100c03                                ...`

00004ea0 <_init>:
    4ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ea2:	46c0      	nop			; (mov r8, r8)
    4ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4ea6:	bc08      	pop	{r3}
    4ea8:	469e      	mov	lr, r3
    4eaa:	4770      	bx	lr

00004eac <__init_array_start>:
    4eac:	000000dd 	.word	0x000000dd

00004eb0 <_fini>:
    4eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4eb2:	46c0      	nop			; (mov r8, r8)
    4eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4eb6:	bc08      	pop	{r3}
    4eb8:	469e      	mov	lr, r3
    4eba:	4770      	bx	lr

00004ebc <__fini_array_start>:
    4ebc:	000000b5 	.word	0x000000b5
