<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: SPI - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__defines.html">Peripheral type defines</a> &raquo; <a class="el" href="group___s_p_i___peripheral.html">SPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;MCR)</td></tr>
<tr class="separator:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b659989db7f592b223186299d8535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;TCR)</td></tr>
<tr class="separator:gac7b659989db7f592b223186299d8535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab762c9000b796d14c1ce822eefc436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(base,  index2)                            &#160;&#160;&#160;((base)-&gt;CTAR[index2])</td></tr>
<tr class="separator:ga5ab762c9000b796d14c1ce822eefc436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(base,  index2)                &#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621f5a9016db52860125b33dd3519a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;SR)</td></tr>
<tr class="separator:ga0621f5a9016db52860125b33dd3519a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;RSER)</td></tr>
<tr class="separator:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;PUSHR)</td></tr>
<tr class="separator:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2be31eae2e6d72caaac8897ed48099f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(base)                            &#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:gab2be31eae2e6d72caaac8897ed48099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef11c450e1a45e272be2849083977b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;POPR)</td></tr>
<tr class="separator:ga57ef11c450e1a45e272be2849083977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR0)</td></tr>
<tr class="separator:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR2)</td></tr>
<tr class="separator:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac353c1ece16b5024b887c728cbe32d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR3)</td></tr>
<tr class="separator:gac353c1ece16b5024b887c728cbe32d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR0)</td></tr>
<tr class="separator:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf895cbc35557f8f25eff12d7e84d582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR1)</td></tr>
<tr class="separator:gacf895cbc35557f8f25eff12d7e84d582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR2)</td></tr>
<tr class="separator:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR3)</td></tr>
<tr class="separator:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6284043913bd4cb314a1c3fa38930e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6284043913bd4cb314a1c3fa38930e30">SPI0_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga6284043913bd4cb314a1c3fa38930e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd90c4720727e70d545f64fb6061adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacdd90c4720727e70d545f64fb6061adf">SPI1_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:gacdd90c4720727e70d545f64fb6061adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798105887218627609d0e8a5800f3ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga798105887218627609d0e8a5800f3ca9">SPI0_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga798105887218627609d0e8a5800f3ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga94ba9eab472c3efa6152378d6c2c8275">SPI1_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;MCR)</td></tr>
<tr class="separator:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b659989db7f592b223186299d8535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;TCR)</td></tr>
<tr class="separator:gac7b659989db7f592b223186299d8535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab762c9000b796d14c1ce822eefc436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(base,  index2)                            &#160;&#160;&#160;((base)-&gt;CTAR[index2])</td></tr>
<tr class="separator:ga5ab762c9000b796d14c1ce822eefc436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(base,  index2)                &#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621f5a9016db52860125b33dd3519a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;SR)</td></tr>
<tr class="separator:ga0621f5a9016db52860125b33dd3519a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;RSER)</td></tr>
<tr class="separator:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;PUSHR)</td></tr>
<tr class="separator:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2be31eae2e6d72caaac8897ed48099f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(base)                            &#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:gab2be31eae2e6d72caaac8897ed48099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef11c450e1a45e272be2849083977b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;POPR)</td></tr>
<tr class="separator:ga57ef11c450e1a45e272be2849083977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR0)</td></tr>
<tr class="separator:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR2)</td></tr>
<tr class="separator:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac353c1ece16b5024b887c728cbe32d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR3)</td></tr>
<tr class="separator:gac353c1ece16b5024b887c728cbe32d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR0)</td></tr>
<tr class="separator:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf895cbc35557f8f25eff12d7e84d582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR1)</td></tr>
<tr class="separator:gacf895cbc35557f8f25eff12d7e84d582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR2)</td></tr>
<tr class="separator:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR3)</td></tr>
<tr class="separator:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6284043913bd4cb314a1c3fa38930e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6284043913bd4cb314a1c3fa38930e30">SPI0_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga6284043913bd4cb314a1c3fa38930e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd90c4720727e70d545f64fb6061adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacdd90c4720727e70d545f64fb6061adf">SPI1_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:gacdd90c4720727e70d545f64fb6061adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798105887218627609d0e8a5800f3ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga798105887218627609d0e8a5800f3ca9">SPI0_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga798105887218627609d0e8a5800f3ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga94ba9eab472c3efa6152378d6c2c8275">SPI1_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;MCR)</td></tr>
<tr class="separator:gae54fdee07e5ec098efe6da63f34f2ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b659989db7f592b223186299d8535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;TCR)</td></tr>
<tr class="separator:gac7b659989db7f592b223186299d8535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab762c9000b796d14c1ce822eefc436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(base,  index2)                            &#160;&#160;&#160;((base)-&gt;CTAR[index2])</td></tr>
<tr class="separator:ga5ab762c9000b796d14c1ce822eefc436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(base,  index2)                &#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga2025336cecfcf0c5b7cdb30e8056505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621f5a9016db52860125b33dd3519a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;SR)</td></tr>
<tr class="separator:ga0621f5a9016db52860125b33dd3519a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;RSER)</td></tr>
<tr class="separator:ga9f132bbe51ac921e48eb67afd580ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;PUSHR)</td></tr>
<tr class="separator:gacca7ae364ed1cf69ce3a13c76691ce63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2be31eae2e6d72caaac8897ed48099f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(base)                            &#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:gab2be31eae2e6d72caaac8897ed48099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef11c450e1a45e272be2849083977b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;POPR)</td></tr>
<tr class="separator:ga57ef11c450e1a45e272be2849083977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR0)</td></tr>
<tr class="separator:ga71b7e1c40b7f2d11e956b9814be20261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9011fe0adbd2dce8076c23bbe8aef929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR2)</td></tr>
<tr class="separator:ga54c1e67e69fb1a8b1baef7a520df5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac353c1ece16b5024b887c728cbe32d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;TXFR3)</td></tr>
<tr class="separator:gac353c1ece16b5024b887c728cbe32d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR0)</td></tr>
<tr class="separator:ga0f6e212d734b440c0b7e16d3389a6687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf895cbc35557f8f25eff12d7e84d582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR1)</td></tr>
<tr class="separator:gacf895cbc35557f8f25eff12d7e84d582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR2)</td></tr>
<tr class="separator:ga23c02a896d81445dbdea2e8d0d490b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;RXFR3)</td></tr>
<tr class="separator:ga2419cd7143d831f0a31ac7bda0da7af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71059039d0f22831b1b01b7c564a6b3c">SPI2_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a77d21da325c8ba82e78baa50bc967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga53a77d21da325c8ba82e78baa50bc967">SPI2_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga53a77d21da325c8ba82e78baa50bc967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4efe07f0a7560ea69ef435e3f3b6cf06">SPI2_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d293ad974a088451144e55191f7566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d293ad974a088451144e55191f7566d">SPI2_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga2d293ad974a088451144e55191f7566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ffdd64fdb42231c0548f338a435a1a9">SPI2_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,1)</td></tr>
<tr class="separator:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga42d844381f1f96dd5d969cccdab12144">SPI2_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c631aa78e6775fda0fb338727dba088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2c631aa78e6775fda0fb338727dba088">SPI2_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2c631aa78e6775fda0fb338727dba088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da32f67baad1140a1629e03f7931b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5da32f67baad1140a1629e03f7931b2b">SPI2_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5da32f67baad1140a1629e03f7931b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ad821ae1081194eb0538edcc6f297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa74ad821ae1081194eb0538edcc6f297">SPI2_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa74ad821ae1081194eb0538edcc6f297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga19b7b836e56ea46b47baeb6011b56f4b">SPI2_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074718850c4771dfbd37187ca5f4959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9074718850c4771dfbd37187ca5f4959">SPI2_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9074718850c4771dfbd37187ca5f4959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52ca2362e53a221efd6873c32d8a01c3">SPI2_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaee9a1aaf5e2e18b0be9bf12f07d83584">SPI2_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa0b32a7ff518736ae497caa9ffdd7b13">SPI2_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabff2ab7a68f1f6302337dc26bfeb4e0a">SPI2_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632f34218a5afec36f990694920500e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae632f34218a5afec36f990694920500e">SPI2_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gae632f34218a5afec36f990694920500e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaed7f343a7fca8f7b7d52bc4728e72259">SPI2_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7575a542a833dbf878ed170bbf8e51ed">SPI2_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6284043913bd4cb314a1c3fa38930e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6284043913bd4cb314a1c3fa38930e30">SPI0_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga6284043913bd4cb314a1c3fa38930e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd90c4720727e70d545f64fb6061adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacdd90c4720727e70d545f64fb6061adf">SPI1_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:gacdd90c4720727e70d545f64fb6061adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92466fc256ea12b3fcc939f006a8725e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga92466fc256ea12b3fcc939f006a8725e">SPI2_CTAR</a>(index2)                                            &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga92466fc256ea12b3fcc939f006a8725e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798105887218627609d0e8a5800f3ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga798105887218627609d0e8a5800f3ca9">SPI0_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga798105887218627609d0e8a5800f3ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga94ba9eab472c3efa6152378d6c2c8275">SPI1_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:ga94ba9eab472c3efa6152378d6c2c8275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b9b840508c9126b4749e73e04e1b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab1b9b840508c9126b4749e73e04e1b62">SPI2_CTAR_SLAVE</a>(index2)                                &#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,index2)</td></tr>
<tr class="separator:gab1b9b840508c9126b4749e73e04e1b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6284043913bd4cb314a1c3fa38930e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10969">10969</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6284043913bd4cb314a1c3fa38930e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10978">10978</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6284043913bd4cb314a1c3fa38930e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11968">11968</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga361272e0b4388562e3b354b195055cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10932">10932</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga361272e0b4388562e3b354b195055cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10941">10941</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga361272e0b4388562e3b354b195055cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11912">11912</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10933">10933</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10942">10942</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11913">11913</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10934">10934</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10943">10943</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11914">11914</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga798105887218627609d0e8a5800f3ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10971">10971</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga798105887218627609d0e8a5800f3ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10980">10980</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga798105887218627609d0e8a5800f3ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11971">11971</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10930">10930</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10939">10939</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11910">11910</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71790353458ed0d939a04f5c0342a46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10939">10939</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71790353458ed0d939a04f5c0342a46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10948">10948</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71790353458ed0d939a04f5c0342a46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11919">11919</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311e180862c59deeee5e84c30db131db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10937">10937</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311e180862c59deeee5e84c30db131db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10946">10946</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311e180862c59deeee5e84c30db131db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11917">11917</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6514b6c606e605cdf798079bed11b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10938">10938</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6514b6c606e605cdf798079bed11b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10947">10947</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6514b6c606e605cdf798079bed11b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11918">11918</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga614a52874363ff4724a035362b2ffe1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10936">10936</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga614a52874363ff4724a035362b2ffe1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10945">10945</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga614a52874363ff4724a035362b2ffe1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11916">11916</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10944">10944</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10953">10953</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11924">11924</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10945">10945</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10954">10954</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11925">11925</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10946">10946</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10955">10955</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11926">11926</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga853091d7021809023d1553f1afbb98f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10947">10947</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga853091d7021809023d1553f1afbb98f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10956">10956</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga853091d7021809023d1553f1afbb98f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11927">11927</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2461be1ade1e6f4c9332082078af0447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10935">10935</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2461be1ade1e6f4c9332082078af0447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10944">10944</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2461be1ade1e6f4c9332082078af0447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11915">11915</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10931">10931</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10940">10940</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11911">11911</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22053450990694ec6600de625ce8c51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10940">10940</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22053450990694ec6600de625ce8c51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10949">10949</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22053450990694ec6600de625ce8c51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11920">11920</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10941">10941</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10950">10950</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11921">11921</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10942">10942</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10951">10951</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11922">11922</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10943">10943</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10952">10952</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11923">11923</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdd90c4720727e70d545f64fb6061adf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10970">10970</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdd90c4720727e70d545f64fb6061adf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10979">10979</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdd90c4720727e70d545f64fb6061adf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11969">11969</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10951">10951</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10960">10960</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11931">11931</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga251fb8689b81993c65343a87974470b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10952">10952</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga251fb8689b81993c65343a87974470b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10961">10961</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga251fb8689b81993c65343a87974470b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11932">11932</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10953">10953</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10962">10962</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11933">11933</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94ba9eab472c3efa6152378d6c2c8275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10972">10972</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94ba9eab472c3efa6152378d6c2c8275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10981">10981</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94ba9eab472c3efa6152378d6c2c8275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11972">11972</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10949">10949</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10958">10958</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11929">11929</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff7c8bb79325876a9887793aafe08e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10958">10958</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff7c8bb79325876a9887793aafe08e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10967">10967</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff7c8bb79325876a9887793aafe08e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11938">11938</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10956">10956</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10965">10965</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11936">11936</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga077478cca0677739d69de298b0e81c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10957">10957</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga077478cca0677739d69de298b0e81c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10966">10966</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga077478cca0677739d69de298b0e81c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11937">11937</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10955">10955</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10964">10964</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11935">11935</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7de78807be613313be26fdf1004d6848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10963">10963</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7de78807be613313be26fdf1004d6848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10972">10972</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7de78807be613313be26fdf1004d6848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11943">11943</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10964">10964</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10973">10973</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11944">11944</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10965">10965</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10974">10974</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11945">11945</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10966">10966</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10975">10975</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11946">11946</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10954">10954</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10963">10963</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11934">11934</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10950">10950</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10959">10959</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11930">11930</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10959">10959</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10968">10968</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11939">11939</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3755813813c378ef7e947689e451323b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10960">10960</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3755813813c378ef7e947689e451323b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10969">10969</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3755813813c378ef7e947689e451323b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11940">11940</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10961">10961</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10970">10970</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11941">11941</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10962">10962</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10971">10971</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11942">11942</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92466fc256ea12b3fcc939f006a8725e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11970">11970</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4efe07f0a7560ea69ef435e3f3b6cf06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11950">11950</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d293ad974a088451144e55191f7566d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11951">11951</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ffdd64fdb42231c0548f338a435a1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">SPI_CTAR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11952">11952</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b9b840508c9126b4749e73e04e1b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11973">11973</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71059039d0f22831b1b01b7c564a6b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">SPI_MCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11948">11948</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19b7b836e56ea46b47baeb6011b56f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">SPI_POPR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11957">11957</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5da32f67baad1140a1629e03f7931b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">SPI_PUSHR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11955">11955</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa74ad821ae1081194eb0538edcc6f297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11956">11956</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c631aa78e6775fda0fb338727dba088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">SPI_RSER_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11954">11954</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabff2ab7a68f1f6302337dc26bfeb4e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">SPI_RXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11962">11962</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae632f34218a5afec36f990694920500e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">SPI_RXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11963">11963</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed7f343a7fca8f7b7d52bc4728e72259"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">SPI_RXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11964">11964</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7575a542a833dbf878ed170bbf8e51ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">SPI_RXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11965">11965</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42d844381f1f96dd5d969cccdab12144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">SPI_SR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11953">11953</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53a77d21da325c8ba82e78baa50bc967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">SPI_TCR_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11949">11949</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9074718850c4771dfbd37187ca5f4959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">SPI_TXFR0_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11958">11958</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52ca2362e53a221efd6873c32d8a01c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">SPI_TXFR1_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11959">11959</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee9a1aaf5e2e18b0be9bf12f07d83584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">SPI_TXFR2_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11960">11960</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0b32a7ff518736ae497caa9ffdd7b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">SPI_TXFR3_REG</a>(<a class="el" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11961">11961</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ab762c9000b796d14c1ce822eefc436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10680">10680</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ab762c9000b796d14c1ce822eefc436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10689">10689</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ab762c9000b796d14c1ce822eefc436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11658">11658</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2025336cecfcf0c5b7cdb30e8056505b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10681">10681</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2025336cecfcf0c5b7cdb30e8056505b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10690">10690</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2025336cecfcf0c5b7cdb30e8056505b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11659">11659</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae54fdee07e5ec098efe6da63f34f2ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10678">10678</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae54fdee07e5ec098efe6da63f34f2ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10687">10687</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae54fdee07e5ec098efe6da63f34f2ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11656">11656</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57ef11c450e1a45e272be2849083977b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10686">10686</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57ef11c450e1a45e272be2849083977b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10695">10695</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57ef11c450e1a45e272be2849083977b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11664">11664</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacca7ae364ed1cf69ce3a13c76691ce63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10684">10684</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacca7ae364ed1cf69ce3a13c76691ce63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10693">10693</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacca7ae364ed1cf69ce3a13c76691ce63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11662">11662</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2be31eae2e6d72caaac8897ed48099f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10685">10685</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2be31eae2e6d72caaac8897ed48099f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10694">10694</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2be31eae2e6d72caaac8897ed48099f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11663">11663</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f132bbe51ac921e48eb67afd580ed34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10683">10683</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f132bbe51ac921e48eb67afd580ed34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10692">10692</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f132bbe51ac921e48eb67afd580ed34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11661">11661</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f6e212d734b440c0b7e16d3389a6687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10691">10691</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f6e212d734b440c0b7e16d3389a6687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10700">10700</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f6e212d734b440c0b7e16d3389a6687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11669">11669</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf895cbc35557f8f25eff12d7e84d582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10692">10692</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf895cbc35557f8f25eff12d7e84d582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10701">10701</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf895cbc35557f8f25eff12d7e84d582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11670">11670</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c02a896d81445dbdea2e8d0d490b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10693">10693</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c02a896d81445dbdea2e8d0d490b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10702">10702</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c02a896d81445dbdea2e8d0d490b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11671">11671</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2419cd7143d831f0a31ac7bda0da7af7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10694">10694</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2419cd7143d831f0a31ac7bda0da7af7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10703">10703</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2419cd7143d831f0a31ac7bda0da7af7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11672">11672</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0621f5a9016db52860125b33dd3519a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10682">10682</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0621f5a9016db52860125b33dd3519a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10691">10691</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0621f5a9016db52860125b33dd3519a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11660">11660</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7b659989db7f592b223186299d8535e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10679">10679</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7b659989db7f592b223186299d8535e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10688">10688</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7b659989db7f592b223186299d8535e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11657">11657</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b7e1c40b7f2d11e956b9814be20261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10687">10687</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b7e1c40b7f2d11e956b9814be20261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10696">10696</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b7e1c40b7f2d11e956b9814be20261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11665">11665</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9011fe0adbd2dce8076c23bbe8aef929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10688">10688</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9011fe0adbd2dce8076c23bbe8aef929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10697">10697</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9011fe0adbd2dce8076c23bbe8aef929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11666">11666</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54c1e67e69fb1a8b1baef7a520df5e39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10689">10689</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54c1e67e69fb1a8b1baef7a520df5e39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10698">10698</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54c1e67e69fb1a8b1baef7a520df5e39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11667">11667</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac353c1ece16b5024b887c728cbe32d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10690">10690</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac353c1ece16b5024b887c728cbe32d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l10699">10699</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac353c1ece16b5024b887c728cbe32d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l11668">11668</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:19:05 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
