# Reading E:/Softwares/Quartues_16.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR ApplyCurrentColumnConfiguration config_name Default not found
# Default Column Data
# 	name AllColumns - name Status Type Order Modified
# Column Data
# 	name AllColumns - name Status Type Order Modified
# do WS2812_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying E:/Softwares/Quartues_16.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code {E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:33:30 on Jan 31,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code" E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v 
# -- Compiling module RZ_Code
# 
# Top level modules:
# 	RZ_Code
# End time: 02:33:30 on Jan 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code {E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:33:30 on Jan 31,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code" E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v 
# -- Compiling module RGB_Control
# 
# Top level modules:
# 	RGB_Control
# End time: 02:33:30 on Jan 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/TestBeach {E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/TestBeach/tb_RZ.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:33:31 on Jan 31,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/TestBeach" E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/TestBeach/tb_RZ.v 
# -- Compiling module tb_RZ
# 
# Top level modules:
# 	tb_RZ
# End time: 02:33:31 on Jan 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_RZ
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_RZ 
# Start time: 02:33:31 on Jan 31,2018
# Loading work.tb_RZ
# Loading work.RGB_Control
# Loading work.RZ_Code
# Loading E:/Softwares/Quartues_16.1/modelsim_ase/win32aloem/convert_hex2ver.dll
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
# Loading E:/Softwares/Quartues_16.1/modelsim_ase/win32aloem/convert_hex2ver.dll
add wave -position insertpoint  \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/tx_done \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/symbol \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/rst_n \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/i \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/done_sig \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/data_out \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/cnt \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/clk \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/RZ_done \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/RZ_data \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/RGB_reg \
sim:/tb_RZ/RGB_Control_inst/RZ_Code_inst/RGB
run -all
# End time: 02:43:37 on Jan 31,2018, Elapsed time: 0:10:06
# Errors: 0, Warnings: 0
