Reducing instruction bit-width for low-power VLIW architectures