/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LE */
#define LE__0__DR CYREG_GPIO_PRT1_DR
#define LE__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LE__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LE__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LE__0__HSIOM_MASK 0x00F00000u
#define LE__0__HSIOM_SHIFT 20u
#define LE__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LE__0__INTR CYREG_GPIO_PRT1_INTR
#define LE__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LE__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LE__0__MASK 0x20u
#define LE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LE__0__PC CYREG_GPIO_PRT1_PC
#define LE__0__PC2 CYREG_GPIO_PRT1_PC2
#define LE__0__PORT 1u
#define LE__0__PS CYREG_GPIO_PRT1_PS
#define LE__0__SHIFT 5u
#define LE__DR CYREG_GPIO_PRT1_DR
#define LE__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LE__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LE__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LE__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LE__INTR CYREG_GPIO_PRT1_INTR
#define LE__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LE__INTSTAT CYREG_GPIO_PRT1_INTR
#define LE__MASK 0x20u
#define LE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LE__PC CYREG_GPIO_PRT1_PC
#define LE__PC2 CYREG_GPIO_PRT1_PC2
#define LE__PORT 1u
#define LE__PS CYREG_GPIO_PRT1_PS
#define LE__SHIFT 5u

/* PWM */
#define PWM__0__DR CYREG_GPIO_PRT0_DR
#define PWM__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__0__HSIOM_MASK 0x0000000Fu
#define PWM__0__HSIOM_SHIFT 0u
#define PWM__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__0__INTR CYREG_GPIO_PRT0_INTR
#define PWM__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__0__MASK 0x01u
#define PWM__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM__0__OUT_SEL_SHIFT 0u
#define PWM__0__OUT_SEL_VAL 0u
#define PWM__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__0__PC CYREG_GPIO_PRT0_PC
#define PWM__0__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__0__PORT 0u
#define PWM__0__PS CYREG_GPIO_PRT0_PS
#define PWM__0__SHIFT 0u
#define PWM__DR CYREG_GPIO_PRT0_DR
#define PWM__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__INTR CYREG_GPIO_PRT0_INTR
#define PWM__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__MASK 0x01u
#define PWM__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__PC CYREG_GPIO_PRT0_PC
#define PWM__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__PORT 0u
#define PWM__PS CYREG_GPIO_PRT0_PS
#define PWM__SHIFT 0u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A12
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D12
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F02
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F12
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A03
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A13
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D03
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D13
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F03
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F13
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* mosi */
#define mosi__0__DR CYREG_GPIO_PRT1_DR
#define mosi__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define mosi__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define mosi__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define mosi__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define mosi__0__HSIOM_GPIO 0u
#define mosi__0__HSIOM_I2C 14u
#define mosi__0__HSIOM_I2C_SDA 14u
#define mosi__0__HSIOM_MASK 0x000F0000u
#define mosi__0__HSIOM_SHIFT 16u
#define mosi__0__HSIOM_SPI 15u
#define mosi__0__HSIOM_SPI_MOSI 15u
#define mosi__0__HSIOM_UART 9u
#define mosi__0__HSIOM_UART_RX 9u
#define mosi__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define mosi__0__INTR CYREG_GPIO_PRT1_INTR
#define mosi__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define mosi__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define mosi__0__MASK 0x10u
#define mosi__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define mosi__0__OUT_SEL_SHIFT 8u
#define mosi__0__OUT_SEL_VAL -1u
#define mosi__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define mosi__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define mosi__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define mosi__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define mosi__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define mosi__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define mosi__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define mosi__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define mosi__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define mosi__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define mosi__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define mosi__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define mosi__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define mosi__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define mosi__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define mosi__0__PC CYREG_GPIO_PRT1_PC
#define mosi__0__PC2 CYREG_GPIO_PRT1_PC2
#define mosi__0__PORT 1u
#define mosi__0__PS CYREG_GPIO_PRT1_PS
#define mosi__0__SHIFT 4u
#define mosi__DR CYREG_GPIO_PRT1_DR
#define mosi__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define mosi__DR_INV CYREG_GPIO_PRT1_DR_INV
#define mosi__DR_SET CYREG_GPIO_PRT1_DR_SET
#define mosi__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define mosi__INTR CYREG_GPIO_PRT1_INTR
#define mosi__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define mosi__INTSTAT CYREG_GPIO_PRT1_INTR
#define mosi__MASK 0x10u
#define mosi__PA__CFG0 CYREG_UDB_PA1_CFG0
#define mosi__PA__CFG1 CYREG_UDB_PA1_CFG1
#define mosi__PA__CFG10 CYREG_UDB_PA1_CFG10
#define mosi__PA__CFG11 CYREG_UDB_PA1_CFG11
#define mosi__PA__CFG12 CYREG_UDB_PA1_CFG12
#define mosi__PA__CFG13 CYREG_UDB_PA1_CFG13
#define mosi__PA__CFG14 CYREG_UDB_PA1_CFG14
#define mosi__PA__CFG2 CYREG_UDB_PA1_CFG2
#define mosi__PA__CFG3 CYREG_UDB_PA1_CFG3
#define mosi__PA__CFG4 CYREG_UDB_PA1_CFG4
#define mosi__PA__CFG5 CYREG_UDB_PA1_CFG5
#define mosi__PA__CFG6 CYREG_UDB_PA1_CFG6
#define mosi__PA__CFG7 CYREG_UDB_PA1_CFG7
#define mosi__PA__CFG8 CYREG_UDB_PA1_CFG8
#define mosi__PA__CFG9 CYREG_UDB_PA1_CFG9
#define mosi__PC CYREG_GPIO_PRT1_PC
#define mosi__PC2 CYREG_GPIO_PRT1_PC2
#define mosi__PORT 1u
#define mosi__PS CYREG_GPIO_PRT1_PS
#define mosi__SHIFT 4u

/* sclk */
#define sclk__0__DR CYREG_GPIO_PRT1_DR
#define sclk__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define sclk__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define sclk__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define sclk__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define sclk__0__HSIOM_GPIO 0u
#define sclk__0__HSIOM_MASK 0xF0000000u
#define sclk__0__HSIOM_SHIFT 28u
#define sclk__0__HSIOM_SPI 15u
#define sclk__0__HSIOM_SPI_CLK 15u
#define sclk__0__HSIOM_UART 9u
#define sclk__0__HSIOM_UART_CTS 9u
#define sclk__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define sclk__0__INTR CYREG_GPIO_PRT1_INTR
#define sclk__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define sclk__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define sclk__0__MASK 0x80u
#define sclk__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define sclk__0__OUT_SEL_SHIFT 14u
#define sclk__0__OUT_SEL_VAL -1u
#define sclk__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define sclk__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define sclk__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define sclk__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define sclk__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define sclk__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define sclk__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define sclk__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define sclk__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define sclk__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define sclk__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define sclk__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define sclk__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define sclk__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define sclk__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define sclk__0__PC CYREG_GPIO_PRT1_PC
#define sclk__0__PC2 CYREG_GPIO_PRT1_PC2
#define sclk__0__PORT 1u
#define sclk__0__PS CYREG_GPIO_PRT1_PS
#define sclk__0__SHIFT 7u
#define sclk__DR CYREG_GPIO_PRT1_DR
#define sclk__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define sclk__DR_INV CYREG_GPIO_PRT1_DR_INV
#define sclk__DR_SET CYREG_GPIO_PRT1_DR_SET
#define sclk__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define sclk__INTR CYREG_GPIO_PRT1_INTR
#define sclk__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define sclk__INTSTAT CYREG_GPIO_PRT1_INTR
#define sclk__MASK 0x80u
#define sclk__PA__CFG0 CYREG_UDB_PA1_CFG0
#define sclk__PA__CFG1 CYREG_UDB_PA1_CFG1
#define sclk__PA__CFG10 CYREG_UDB_PA1_CFG10
#define sclk__PA__CFG11 CYREG_UDB_PA1_CFG11
#define sclk__PA__CFG12 CYREG_UDB_PA1_CFG12
#define sclk__PA__CFG13 CYREG_UDB_PA1_CFG13
#define sclk__PA__CFG14 CYREG_UDB_PA1_CFG14
#define sclk__PA__CFG2 CYREG_UDB_PA1_CFG2
#define sclk__PA__CFG3 CYREG_UDB_PA1_CFG3
#define sclk__PA__CFG4 CYREG_UDB_PA1_CFG4
#define sclk__PA__CFG5 CYREG_UDB_PA1_CFG5
#define sclk__PA__CFG6 CYREG_UDB_PA1_CFG6
#define sclk__PA__CFG7 CYREG_UDB_PA1_CFG7
#define sclk__PA__CFG8 CYREG_UDB_PA1_CFG8
#define sclk__PA__CFG9 CYREG_UDB_PA1_CFG9
#define sclk__PC CYREG_GPIO_PRT1_PC
#define sclk__PC2 CYREG_GPIO_PRT1_PC2
#define sclk__PORT 1u
#define sclk__PS CYREG_GPIO_PRT1_PS
#define sclk__SHIFT 7u

/* SPI_1 */
#define SPI_1_SCB__CTRL CYREG_SCB0_CTRL
#define SPI_1_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define SPI_1_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define SPI_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define SPI_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define SPI_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define SPI_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define SPI_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define SPI_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define SPI_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define SPI_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define SPI_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define SPI_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define SPI_1_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define SPI_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define SPI_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define SPI_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define SPI_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define SPI_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define SPI_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define SPI_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define SPI_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define SPI_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define SPI_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define SPI_1_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define SPI_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define SPI_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define SPI_1_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define SPI_1_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define SPI_1_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define SPI_1_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define SPI_1_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define SPI_1_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define SPI_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define SPI_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define SPI_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define SPI_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define SPI_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define SPI_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define SPI_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define SPI_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define SPI_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define SPI_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define SPI_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define SPI_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define SPI_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define SPI_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define SPI_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define SPI_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define SPI_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define SPI_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define SPI_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define SPI_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define SPI_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define SPI_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define SPI_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define SPI_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define SPI_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define SPI_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define SPI_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define SPI_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define SPI_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define SPI_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define SPI_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define SPI_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define SPI_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define SPI_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define SPI_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define SPI_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define SPI_1_SCB__SS0_POSISTION 0u
#define SPI_1_SCB__SS1_POSISTION 1u
#define SPI_1_SCB__SS2_POSISTION 2u
#define SPI_1_SCB__SS3_POSISTION 3u
#define SPI_1_SCB__STATUS CYREG_SCB0_STATUS
#define SPI_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define SPI_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define SPI_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define SPI_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define SPI_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define SPI_1_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define SPI_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define SPI_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define SPI_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "test-driverLed"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
