Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,603
design__instance__area,7502.54
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008169803186319768
power__switching__total,0.00002069573565677274
power__leakage__total,0.0000013811945791530889
power__total,0.00010377496073488146
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2534793280352749
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2535328685421517
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10755824313418633
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.574549424299386
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107558
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.826559
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2570714547330419
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2571231356162998
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6025913827372972
timing__setup__ws__corner:nom_slow_1p08V_125C,6.62104700917566
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602591
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.170905
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2548419603030865
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25489452936478924
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2874415786750132
timing__setup__ws__corner:nom_typ_1p20V_25C,8.497240485083099
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287442
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.880009
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2534793280352749
clock__skew__worst_setup,0.2535328685421517
timing__hold__ws,0.10755824313418633
timing__setup__ws,6.62104700917566
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107558
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.170905
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,603
design__instance__area__stdcell,7502.54
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.259231
design__instance__utilization__stdcell,0.259231
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,7
design__instance__area__class:inverter,38.1024
design__instance__count__class:sequential_cell,26
design__instance__area__class:sequential_cell,1226.53
design__instance__count__class:multi_input_combinational_cell,481
design__instance__area__class:multi_input_combinational_cell,5105.72
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,82
design__instance__area__class:timing_repair_buffer,1075.94
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11971
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,43
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,646
route__net__special,2
route__drc_errors__iter:0,365
route__wirelength__iter:0,13182
route__drc_errors__iter:1,213
route__wirelength__iter:1,13069
route__drc_errors__iter:2,243
route__wirelength__iter:2,13075
route__drc_errors__iter:3,66
route__wirelength__iter:3,12914
route__drc_errors__iter:4,17
route__wirelength__iter:4,12913
route__drc_errors__iter:5,10
route__wirelength__iter:5,12892
route__drc_errors__iter:6,0
route__wirelength__iter:6,12881
route__drc_errors,0
route__wirelength,12881
route__vias,3867
route__vias__singlecut,3867
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,145.25
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,34
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,34
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,34
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000113403
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000109077
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,8.99251E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000109077
design_powergrid__voltage__worst,0.0000109077
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000113403
design_powergrid__drop__worst__net:VPWR,0.0000113403
design_powergrid__voltage__worst__net:VGND,0.0000109077
design_powergrid__drop__worst__net:VGND,0.0000109077
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001080000000000000035831255497387193287295303889550268650054931640625
ir__drop__worst,0.00001130000000000000022980749248002751983221969567239284515380859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
