<module name="DSI_PHY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSI_PHY_CFG0" acronym="DSI_PHY_CFG0" offset="0x0" width="32" description="Configuration register for HS mode timings">
    <bitfield id="THS_PREPARE" width="8" begin="31" end="24" resetval="0x1A" description="THS-PREPARE timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.Programmed value = CEIL(70 ns/DDR clock period) + 2" range="" rwaccess="RW"/>
    <bitfield id="THS_PREPARE_THS_ZERO" width="8" begin="23" end="16" resetval="0x3c" description="THS-PREPARE + THS-ZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.Programmed value = ceil(175 ns/DDR clock period) + 2" range="" rwaccess="RW"/>
    <bitfield id="THS_TRAIL" width="8" begin="15" end="8" resetval="0x1A" description="THS-TRAIL timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4. Programmed value = ceil(60 ns/DDR clock period) + 5" range="" rwaccess="RW"/>
    <bitfield id="THS_EXIT" width="8" begin="7" end="0" resetval="0x28" description="Ths-exit timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4).Programmed value = ceil(145 ns/DDR clock period)." range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_CFG1" acronym="DSI_PHY_CFG1" offset="0x4" width="32" description="Configuration register for LP mode and HS mode timings">
    <bitfield id="TTA_GO" width="3" begin="31" end="29" resetval="0x2" description="TTA-GO timing in terms of number of TXCLKESC clocksDefault value: 4 cycles ." range="" rwaccess="RW">
      <bitenum value="0" token="TTA_GO_0" description="2 cycles"/>
      <bitenum value="1" token="TTA_GO_1" description="3 cycles"/>
      <bitenum value="2" token="TTA_GO_2" description="4 cycles"/>
      <bitenum value="3" token="TTA_GO_3" description="5 cycles"/>
      <bitenum value="4" token="TTA_GO_4" description="6 cycles"/>
      <bitenum value="5" token="TTA_GO_5" description="7 cycles"/>
      <bitenum value="6" token="TTA_GO_6" description="8 cycles"/>
      <bitenum value="7" token="TTA_GO_7" description="9 cycles"/>
    </bitfield>
    <bitfield id="TTA_SURE" width="2" begin="28" end="27" resetval="0x0" description="TTA-SURE timing in terms of number of TXCLKESC clocksDefault value: 2 cycles ." range="" rwaccess="RW">
      <bitenum value="0" token="TTA_SURE_0" description="2 cycles"/>
      <bitenum value="1" token="TTA_SURE_1" description="1 cycle"/>
      <bitenum value="2" token="TTA_SURE_2" description="3 cycles"/>
      <bitenum value="3" token="TTA_SURE_3" description="4 cycles"/>
    </bitfield>
    <bitfield id="TTA_GET" width="3" begin="26" end="24" resetval="0x2" description="TTA-GET timing in terms of number of TXCLKESC clocksDefault value: 5 cycles ." range="" rwaccess="RW">
      <bitenum value="0" token="TTA_GET_0" description="3 cycles"/>
      <bitenum value="1" token="TTA_GET_1" description="4 cycles"/>
      <bitenum value="2" token="TTA_GET_2" description="5 cycles"/>
      <bitenum value="3" token="TTA_GET_3" description="6 cycles"/>
      <bitenum value="4" token="TTA_GET_4" description="7 cycles"/>
      <bitenum value="5" token="TTA_GET_5" description="8 cycles"/>
      <bitenum value="6" token="TTA_GET_6" description="9 cycles"/>
      <bitenum value="7" token="TTA_GET_7" description="10 cycles"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved. Read returns zero. Write only zero for future compatibility" range="" rwaccess="RW"/>
    <bitfield id="TLPX_HALF" width="5" begin="20" end="16" resetval="0x0A" description="(TLPX)/2 timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN4DDR/4. Programmed value = ceil(25ns/DDR clock period)Default value : 10 (for 400 MHz)Note: TLPX is used to define the length of LP-01 state in HS Start of Transmission sequences on clock and data lanes. For all other purposes TLPX is defined by the period of TxLPEsc clock." range="" rwaccess="RW"/>
    <bitfield id="TCLK_TRAIL" width="8" begin="15" end="8" resetval="0x18" description="TCLK-TRAIL timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN4DDR/4. Programmed value = ceil(60 ns/DDR clock period) + 2" range="" rwaccess="RW"/>
    <bitfield id="TCLK_ZERO" width="8" begin="7" end="0" resetval="0x75" description="TCLK-ZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4. Programmed value = ceil(260 ns/DDR clock period)" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_CFG2" acronym="DSI_PHY_CFG2" offset="0x8" width="32" description="Sync pattern and reserved bits">
    <bitfield id="HS_SYNC" width="8" begin="31" end="24" resetval="0xB8" description="HS sync pattern.Default = 184 (0xB8)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="23" end="8" resetval="0xB80000" description="Reserved. Do not modify the reset value." range="" rwaccess="RW"/>
    <bitfield id="TCLK_PREPARE" width="8" begin="7" end="0" resetval="0x1B" description="TCLK-PREPARE timing parameter in multiples of DDR clock period.DDR clock = CLKIN4DDR/4. Programmed value = ceil(65 ns/DDR clock period)" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_CFG3" acronym="DSI_PHY_CFG3" offset="0xC" width="32" description="TX trigger patterns">
    <bitfield id="TXTRIGGERESC3" width="8" begin="31" end="24" resetval="0x62" description="Transmitted pattern when TXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted)Default: 01100010 ." range="" rwaccess="RW"/>
    <bitfield id="TXTRIGGERESC2" width="8" begin="23" end="16" resetval="0x5D" description="Default: 01011101" range="" rwaccess="RW"/>
    <bitfield id="TXTRIGGERESC1" width="8" begin="15" end="8" resetval="0x21" description="Default: 00100001" range="" rwaccess="RW"/>
    <bitfield id="TXTRIGGERESC0" width="8" begin="7" end="0" resetval="0xA0" description="Default: 10100000" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_CFG4" acronym="DSI_PHY_CFG4" offset="0x10" width="32" description="RX trigger patterns">
    <bitfield id="RXTRIGGERESC3" width="8" begin="31" end="24" resetval="0x62" description="Received pattern for which RXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted)Default: 01100010 ." range="" rwaccess="RW"/>
    <bitfield id="RXTRIGGERESC2" width="8" begin="23" end="16" resetval="0x5D" description="Default: 01011101" range="" rwaccess="RW"/>
    <bitfield id="RXTRIGGERESC1" width="8" begin="15" end="8" resetval="0x21" description="Default: 00100001" range="" rwaccess="RW"/>
    <bitfield id="RXTRIGGERESC0" width="8" begin="7" end="0" resetval="0xA0" description="Default: 10100000" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_CFG5" acronym="DSI_PHY_CFG5" offset="0x14" width="32" description="Reset done bits">
    <bitfield id="RESETDONETXBYTECLK" width="1" begin="31" end="31" resetval="0x0" description="RESETDONETXBYTECLK" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONETXBYTECLK_0" description="No reset"/>
      <bitenum value="1" token="RESETDONETXBYTECLK_1" description="Reset done for the TXBYTECLK domain"/>
    </bitfield>
    <bitfield id="RESETDONESCPCLK" width="1" begin="30" end="30" resetval="0x0" description="RESETDONESCPCLK" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONESCPCLK_0" description="No reset"/>
      <bitenum value="1" token="RESETDONESCPCLK_1" description="Reset done for the SCP clock domain"/>
    </bitfield>
    <bitfield id="RESETDONEPWRCLK" width="1" begin="29" end="29" resetval="0x0" description="RESETDONEPWRCLK" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONEPWRCLK_0" description="No reset"/>
      <bitenum value="1" token="RESETDONEPWRCLK_1" description="Reset done for the PWR clock domain"/>
    </bitfield>
    <bitfield id="RESETDONETXCLKESC0" width="1" begin="28" end="28" resetval="0x0" description="RESETDONETXCLKESC0" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONETXCLKESC0_0" description="No reset"/>
      <bitenum value="1" token="RESETDONETXCLKESC0_1" description="Reset done for the TXCLKESC domain for lane 0"/>
    </bitfield>
    <bitfield id="RESETDONETXCLKESC1" width="1" begin="27" end="27" resetval="0x0" description="RESETDONETXCLKESC1" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONETXCLKESC1_0" description="No reset"/>
      <bitenum value="1" token="RESETDONETXCLKESC1_1" description="Reset done for the TXCLKESC domain for lane 1"/>
    </bitfield>
    <bitfield id="RESETDONETXCLKESC2" width="1" begin="26" end="26" resetval="0x0" description="RESETDONETXCLKESC2" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONETXCLKESC2_0" description="No reset"/>
      <bitenum value="1" token="RESETDONETXCLKESC2_1" description="Reset done for the TXCLKESC domain for lane 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="26" begin="25" end="0" resetval="0x0000000" description="Read-Only register. Read returns zero" range="" rwaccess="R"/>
  </register>
</module>
