// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module uz_NN_acc_Loop_1_proc1_Pipeline_15 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Actions_local_22_out,
        Actions_local_22_out_ap_vld,
        Actions_local_21_out,
        Actions_local_21_out_ap_vld,
        Actions_local_20_out,
        Actions_local_20_out_ap_vld,
        Actions_local_19_out,
        Actions_local_19_out_ap_vld,
        Actions_local_18_out,
        Actions_local_18_out_ap_vld,
        Actions_local_17_out,
        Actions_local_17_out_ap_vld,
        Actions_local_16_out,
        Actions_local_16_out_ap_vld,
        Actions_local_15_out,
        Actions_local_15_out_ap_vld,
        Actions_local_14_out,
        Actions_local_14_out_ap_vld,
        Actions_local_13_out,
        Actions_local_13_out_ap_vld,
        Actions_local_12_out,
        Actions_local_12_out_ap_vld,
        Actions_local_11_out,
        Actions_local_11_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] Actions_local_22_out;
output   Actions_local_22_out_ap_vld;
output  [31:0] Actions_local_21_out;
output   Actions_local_21_out_ap_vld;
output  [31:0] Actions_local_20_out;
output   Actions_local_20_out_ap_vld;
output  [31:0] Actions_local_19_out;
output   Actions_local_19_out_ap_vld;
output  [31:0] Actions_local_18_out;
output   Actions_local_18_out_ap_vld;
output  [31:0] Actions_local_17_out;
output   Actions_local_17_out_ap_vld;
output  [31:0] Actions_local_16_out;
output   Actions_local_16_out_ap_vld;
output  [31:0] Actions_local_15_out;
output   Actions_local_15_out_ap_vld;
output  [31:0] Actions_local_14_out;
output   Actions_local_14_out_ap_vld;
output  [31:0] Actions_local_13_out;
output   Actions_local_13_out_ap_vld;
output  [31:0] Actions_local_12_out;
output   Actions_local_12_out_ap_vld;
output  [31:0] Actions_local_11_out;
output   Actions_local_11_out_ap_vld;

reg ap_idle;
reg Actions_local_22_out_ap_vld;
reg Actions_local_21_out_ap_vld;
reg Actions_local_20_out_ap_vld;
reg Actions_local_19_out_ap_vld;
reg Actions_local_18_out_ap_vld;
reg Actions_local_17_out_ap_vld;
reg Actions_local_16_out_ap_vld;
reg Actions_local_15_out_ap_vld;
reg Actions_local_14_out_ap_vld;
reg Actions_local_13_out_ap_vld;
reg Actions_local_12_out_ap_vld;
reg Actions_local_11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] exitcond18246_fu_150_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_loop_init;
wire   [3:0] p_load_load_fu_147_p1;
reg   [3:0] empty_fu_66;
wire   [3:0] empty_173_fu_156_p2;
reg   [3:0] ap_sig_allocacmp_p_load;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

uz_NN_acc_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((exitcond18246_fu_150_p2 == 1'd0)) begin
            empty_fu_66 <= empty_173_fu_156_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            empty_fu_66 <= 4'd0;
        end
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd10) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_11_out_ap_vld = 1'b1;
    end else begin
        Actions_local_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd9) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_12_out_ap_vld = 1'b1;
    end else begin
        Actions_local_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd8) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_13_out_ap_vld = 1'b1;
    end else begin
        Actions_local_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd7) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_14_out_ap_vld = 1'b1;
    end else begin
        Actions_local_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd6) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_15_out_ap_vld = 1'b1;
    end else begin
        Actions_local_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd5) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_16_out_ap_vld = 1'b1;
    end else begin
        Actions_local_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd4) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_17_out_ap_vld = 1'b1;
    end else begin
        Actions_local_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd3) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_18_out_ap_vld = 1'b1;
    end else begin
        Actions_local_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((p_load_load_fu_147_p1 == 4'd2) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_19_out_ap_vld = 1'b1;
    end else begin
        Actions_local_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((p_load_load_fu_147_p1 == 4'd1) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_20_out_ap_vld = 1'b1;
    end else begin
        Actions_local_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((p_load_load_fu_147_p1 == 4'd0) & (exitcond18246_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        Actions_local_21_out_ap_vld = 1'b1;
    end else begin
        Actions_local_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & ((((((p_load_load_fu_147_p1 == 4'd14) & (exitcond18246_fu_150_p2 == 1'd0)) | ((p_load_load_fu_147_p1 == 4'd15) & (exitcond18246_fu_150_p2 == 1'd0))) | ((p_load_load_fu_147_p1 == 4'd13) & (exitcond18246_fu_150_p2 == 1'd0))) | ((p_load_load_fu_147_p1 == 4'd12) & (exitcond18246_fu_150_p2 == 1'd0))) | ((p_load_load_fu_147_p1 == 4'd11) & (exitcond18246_fu_150_p2 == 1'd0)))))) begin
        Actions_local_22_out_ap_vld = 1'b1;
    end else begin
        Actions_local_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond18246_fu_150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_p_load = 4'd0;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_66;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Actions_local_11_out = 32'd0;

assign Actions_local_12_out = 32'd0;

assign Actions_local_13_out = 32'd0;

assign Actions_local_14_out = 32'd0;

assign Actions_local_15_out = 32'd0;

assign Actions_local_16_out = 32'd0;

assign Actions_local_17_out = 32'd0;

assign Actions_local_18_out = 32'd0;

assign Actions_local_19_out = 32'd0;

assign Actions_local_20_out = 32'd0;

assign Actions_local_21_out = 32'd0;

assign Actions_local_22_out = 32'd0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_173_fu_156_p2 = (ap_sig_allocacmp_p_load + 4'd1);

assign exitcond18246_fu_150_p2 = ((ap_sig_allocacmp_p_load == 4'd12) ? 1'b1 : 1'b0);

assign p_load_load_fu_147_p1 = ap_sig_allocacmp_p_load;

endmodule //uz_NN_acc_Loop_1_proc1_Pipeline_15
