* ******************************************************************************

* iCEcube Placer

* Version:            2013.12.25022

* Build Date:         Dec 18 2013 15:21:06

* File Generated:     Mar 6 2014 12:13:14

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2013.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\netlist\oadb-sdram_controller --outdir G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2013.12\sbt_backend\devices\ICE40P08.dev --package CM225 --deviceMarketName iCE40LP8K --sdc-file G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2013.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\outputs\placer\sdram_controller_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2013.12\sbt_backend\devices\ICE40P08.dev
Package              - CM225
Design database      - G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\netlist\oadb-sdram_controller
SDC file             - G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2013.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: G:/VEERAJ/RD/WORKING/RD1174/project/sdr_sdram_controller/sdr_sdram_controller_Implmnt\sbt\netlist\oadb-sdram_controller/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2013.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	188
    Number of DFFs          	:	141
    Number of Carrys        	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	128
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2736: The terminal io_sdram_dq_iobuf_4:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[4]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_2:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[2]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_11:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[11]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_6:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[6]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_15:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[15]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_14:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[14]' pin is infeasible. Ignoring the constraint
W2736: The terminal o_data_obuf_8:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'o_data[8]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_10:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[10]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_12:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[12]' pin is infeasible. Ignoring the constraint
W2736: The terminal o_data_obuf_9:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'o_data[9]' pin is infeasible. Ignoring the constraint
W2736: The terminal o_data_obuf_7:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'o_data[7]' pin is infeasible. Ignoring the constraint
W2736: The terminal o_data_obuf_0:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'o_data[0]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_5:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[5]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_3:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[3]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_1:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[1]' pin is infeasible. Ignoring the constraint
W2736: The terminal io_sdram_dq_iobuf_13:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'io_sdram_dq[13]' pin is infeasible. Ignoring the constraint

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	39
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs          	:	230
    Number of DFFs          	:	125
    Number of Carrys        	:	9

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	116
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	105
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	230/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	130/178
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.9 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 67.4 (sec)

Final Design Statistics
    Number of LUTs          	:	230
    Number of DFFs          	:	125
    Number of Carrys        	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	128
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	230/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	130/178
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: i_cpu_clk | Frequency: N/A | Target: 100.00 MHz
Clock: sdram_controller|i_clk | Frequency: 124.92 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.8 sec.

