weight_mem_gen_00.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/weight_mem_gen_00/sim/weight_mem_gen_00.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
