# ComputerArchitecture

Almost Based On Following Courses:

[**CMU CSAPP**](http://csapp.cs.cmu.edu/3e/labs.html)

[**Digital Design and Computer Architecture**](https://safari.ethz.ch/digitaltechnik/spring2021/doku.php) 

[**Berkley CS61C**](https://cs61c.org/fa21/)

[**CA:AQA**](https://www.coursera.org/learn/comparch/home/welcome)

[**StandordCS107**](https://web.stanford.edu/class/archive/cs/cs107/cs107.1222/)


# Lab

I would almost focus on making experiments of **CSAPP** and **Digital Design and Computer Architecture**. 

## Digital Design and Computer Architecture

I would do this part by ```Verilog``` HDL.

|Lab|Solution|
|:--:|:--:|
|warmUp|[WU](https://github.com/PeterWrighten/ComputerSystem/tree/main/DigitalDesign/WarmUp)|


## CSAPP  

I would do this part by ```C```.

|Lab|Solution|
|:--:|:--:|
|Data Lab|[Data]()|
|Bomb Lab|[Bomb]()|
|Attack Lab|[Attack]()|



# Lecture Note: CSAPP

## Lecture 1: Overview

**Great Reality**

1. 2's Completement: lldb/gdb
2. Memory Layout About Program
3. Performance Engineering

## Lecture 2: Bits, Bytes, and Integers

- ENIAC: Decimal --> Binary
- Big endians, Little endians(<-- Main)


# Lecture Note: Digital Design and Computer Architecture