Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bd03463c2446169ce5b200ffa04bf6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_tb_behav xil_defaultlib.Pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in2' [C:/Users/eburgadonovan7961/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/TopModule.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'dataOut' [C:/Users/eburgadonovan7961/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/TopModule.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
