// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vgacontroller")
  (DATE "10/21/2017 15:04:48")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2749:2749:2749) (2669:2669:2669))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3732:3732:3732) (3755:3755:3755))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3036:3036:3036) (3040:3040:3040))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2109:2109:2109) (2208:2208:2208))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3218:3218:3218) (3190:3190:3190))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2539:2539:2539) (2626:2626:2626))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2595:2595:2595) (2544:2544:2544))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3235:3235:3235) (3290:3290:3290))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2081:2081:2081) (2067:2067:2067))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_BLANK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4347:4347:4347) (4193:4193:4193))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3254:3254:3254) (3131:3131:3131))
        (IOPATH i o (2656:2656:2656) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5059:5059:5059) (5178:5178:5178))
        (IOPATH i o (2706:2706:2706) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (302:302:302))
        (PORT datad (743:743:743) (751:751:751))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:6\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i\|add_bits\:7\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (598:598:598))
        (PORT datab (342:342:342) (451:451:451))
        (PORT datac (221:221:221) (265:265:265))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (459:459:459))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (302:302:302) (390:390:390))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:8\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (948:948:948))
        (PORT datab (871:871:871) (921:921:921))
        (PORT datad (722:722:722) (732:732:732))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:0\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (411:411:411))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:1\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (547:547:547))
        (PORT datab (311:311:311) (408:408:408))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:2\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i\|add_bits\:3\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (312:312:312) (410:410:410))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (919:919:919))
        (PORT datab (402:402:402) (417:417:417))
        (PORT datac (845:845:845) (904:904:904))
        (PORT datad (722:722:722) (732:732:732))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:3\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (389:389:389))
        (PORT datab (309:309:309) (405:405:405))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (803:803:803))
        (PORT datab (339:339:339) (451:451:451))
        (PORT datad (984:984:984) (963:963:963))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:5\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (601:601:601))
        (PORT datab (332:332:332) (440:440:440))
        (PORT datac (291:291:291) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (458:458:458))
        (PORT datab (246:246:246) (287:287:287))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:9\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (920:920:920))
        (PORT datac (839:839:839) (898:898:898))
        (PORT datad (724:724:724) (734:734:734))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (800:800:800))
        (PORT datad (978:978:978) (957:957:957))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:4\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i\|add_bits\:5\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (447:447:447))
        (PORT datac (290:290:290) (391:391:391))
        (PORT datad (981:981:981) (959:959:959))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_row_add\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (307:307:307))
        (PORT datab (342:342:342) (452:452:452))
        (PORT datad (739:739:739) (747:747:747))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM3\:7\:FSM_dff3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5227:5227:5227) (4961:4961:4961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (555:555:555))
        (PORT datab (544:544:544) (606:606:606))
        (PORT datac (4329:4329:4329) (4574:4574:4574))
        (PORT datad (494:494:494) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (553:553:553))
        (PORT datab (544:544:544) (606:606:606))
        (PORT datad (493:493:493) (553:553:553))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (469:469:469))
        (PORT datab (335:335:335) (445:445:445))
        (PORT datac (295:295:295) (397:397:397))
        (PORT datad (303:303:303) (403:403:403))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (470:470:470))
        (PORT datab (335:335:335) (445:445:445))
        (PORT datac (295:295:295) (397:397:397))
        (PORT datad (304:304:304) (404:404:404))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (458:458:458))
        (PORT datab (335:335:335) (430:430:430))
        (PORT datac (490:490:490) (554:554:554))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (486:486:486))
        (PORT datab (436:436:436) (464:464:464))
        (PORT datac (424:424:424) (440:440:440))
        (PORT datad (427:427:427) (443:443:443))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (489:489:489))
        (PORT datab (435:435:435) (463:463:463))
        (PORT datac (423:423:423) (438:438:438))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM\:2\:FSM_dff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4985:4985:4985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (441:441:441))
        (PORT datad (429:429:429) (445:445:445))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (487:487:487))
        (PORT datab (399:399:399) (414:414:414))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM\:0\:FSM_dff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4985:4985:4985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (488:488:488))
        (PORT datac (401:401:401) (427:427:427))
        (PORT datad (425:425:425) (441:441:441))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (441:441:441))
        (PORT datab (336:336:336) (445:445:445))
        (PORT datac (298:298:298) (409:409:409))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM\:1\:FSM_dff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4985:4985:4985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (598:598:598))
        (PORT datab (335:335:335) (445:445:445))
        (PORT datac (296:296:296) (398:398:398))
        (PORT datad (305:305:305) (405:405:405))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (333:333:333) (428:428:428))
        (PORT datac (4304:4304:4304) (4555:4555:4555))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|comb\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (490:490:490))
        (PORT datab (435:435:435) (463:463:463))
        (PORT datac (422:422:422) (438:438:438))
        (PORT datad (423:423:423) (438:438:438))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_logic_inst\|next_state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (429:429:429))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM\:3\:FSM_dff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4985:4985:4985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (747:747:747))
        (PORT datab (715:715:715) (742:742:742))
        (PORT datac (436:436:436) (490:490:490))
        (PORT datad (675:675:675) (694:694:694))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3152:3152:3152) (3072:3072:3072))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1008:1008:1008))
        (PORT datab (331:331:331) (426:426:426))
        (PORT datac (299:299:299) (409:409:409))
        (PORT datad (308:308:308) (393:393:393))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:2\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (424:424:424))
        (PORT datac (296:296:296) (398:398:398))
        (PORT datad (308:308:308) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:4\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (487:487:487))
        (PORT datab (302:302:302) (355:355:355))
        (PORT datad (247:247:247) (277:277:277))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:4\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:4\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (489:489:489))
        (PORT datad (305:305:305) (387:387:387))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:5\:FSM_dff4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (306:306:306))
        (PORT datab (302:302:302) (355:355:355))
        (PORT datad (248:248:248) (278:278:278))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:5\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:6\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (488:488:488))
        (PORT datab (322:322:322) (423:423:423))
        (PORT datac (286:286:286) (381:381:381))
        (PORT datad (303:303:303) (385:385:385))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:6\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (456:456:456))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (269:269:269) (313:313:313))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:6\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:8\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (417:417:417))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (286:286:286) (382:382:382))
        (PORT datad (396:396:396) (399:399:399))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:8\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (553:553:553))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (267:267:267) (311:311:311))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:8\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:9\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (301:301:301) (389:389:389))
        (PORT datac (274:274:274) (370:370:370))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:9\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (300:300:300) (353:353:353))
        (PORT datad (243:243:243) (273:273:273))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:9\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:5\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (764:764:764))
        (PORT datab (270:270:270) (310:310:310))
        (PORT datac (696:696:696) (698:698:698))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:2\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (496:496:496) (508:508:508))
        (PORT datad (428:428:428) (440:440:440))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:2\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (561:561:561))
        (PORT datab (515:515:515) (558:558:558))
        (PORT datac (276:276:276) (371:371:371))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (315:315:315) (416:416:416))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (297:297:297) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (762:762:762))
        (PORT datab (268:268:268) (308:308:308))
        (PORT datac (694:694:694) (697:697:697))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (465:465:465))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:0\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (PORT ena (1173:1173:1173) (1158:1158:1158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|count_in_vertical_add\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (436:436:436))
        (PORT datad (450:450:450) (465:465:465))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:1\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (PORT ena (1173:1173:1173) (1158:1158:1158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:3\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (582:582:582))
        (PORT datab (319:319:319) (421:421:421))
        (PORT datac (293:293:293) (394:394:394))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:3\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (496:496:496) (507:507:507))
        (PORT datad (423:423:423) (434:434:434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:3\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5304:5304:5304) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|ten_bit_adder_i2\|add_bits\:3\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (582:582:582))
        (PORT datab (320:320:320) (422:422:422))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (307:307:307) (392:392:392))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:7\:FSM_dff4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (487:487:487))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (285:285:285) (381:381:381))
        (PORT datad (299:299:299) (381:381:381))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM4\:7\:FSM_dff4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datab (336:336:336) (429:429:429))
        (PORT datad (267:267:267) (311:311:311))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM4\:7\:FSM_dff4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5258:5258:5258) (4976:4976:4976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (416:416:416))
        (PORT datab (316:316:316) (417:417:417))
        (PORT datac (284:284:284) (380:380:380))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (578:578:578))
        (PORT datab (315:315:315) (416:416:416))
        (PORT datac (289:289:289) (389:389:389))
        (PORT datad (311:311:311) (396:396:396))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (693:693:693))
        (PORT datab (820:820:820) (863:863:863))
        (PORT datac (702:702:702) (742:742:742))
        (PORT datad (613:613:613) (599:599:599))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (692:692:692))
        (PORT datab (820:820:820) (863:863:863))
        (PORT datac (3780:3780:3780) (4069:4069:4069))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (695:695:695))
        (PORT datab (820:820:820) (863:863:863))
        (PORT datac (629:629:629) (624:624:624))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|comb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (PORT datab (278:278:278) (332:332:332))
        (PORT datac (228:228:228) (278:278:278))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (425:425:425))
        (PORT datac (239:239:239) (292:292:292))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM2\:1\:FSM_dff2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4743:4743:4743) (4431:4431:4431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|comb\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (690:690:690))
        (PORT datab (660:660:660) (656:656:656))
        (PORT datac (3779:3779:3779) (4067:4067:4067))
        (PORT datad (775:775:775) (821:821:821))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (330:330:330))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM2\:0\:FSM_dff2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4743:4743:4743) (4431:4431:4431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (584:584:584))
        (PORT datab (323:323:323) (426:426:426))
        (PORT datac (298:298:298) (399:399:399))
        (PORT datad (304:304:304) (389:389:389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (693:693:693))
        (PORT datab (623:623:623) (611:611:611))
        (PORT datac (701:701:701) (742:742:742))
        (PORT datad (774:774:774) (820:820:820))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|comb\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (316:316:316))
        (PORT datab (259:259:259) (306:306:306))
        (PORT datac (242:242:242) (295:295:295))
        (PORT datad (244:244:244) (288:288:288))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (331:331:331))
        (PORT datac (244:244:244) (298:298:298))
        (PORT datad (230:230:230) (269:269:269))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (426:426:426))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM2\:2\:FSM_dff2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4743:4743:4743) (4431:4431:4431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|comb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (321:321:321))
        (PORT datab (262:262:262) (310:310:310))
        (PORT datac (246:246:246) (299:299:299))
        (PORT datad (246:246:246) (291:291:291))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|comb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (322:322:322))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datac (246:246:246) (300:300:300))
        (PORT datad (247:247:247) (292:292:292))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|next_state_vertical_inst\|V_next_state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM2\:3\:FSM_dff2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4743:4743:4743) (4431:4431:4431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|blank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (537:537:537))
        (PORT datab (713:713:713) (746:746:746))
        (PORT datac (650:650:650) (681:681:681))
        (PORT datad (664:664:664) (693:693:693))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|FSM5\:3\:FSM_dff5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3111:3111:3111) (3012:3012:3012))
        (PORT datac (2286:2286:2286) (2260:2260:2260))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:0\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (409:409:409))
        (PORT datad (3158:3158:3158) (3079:3079:3079))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:1\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3218:3218:3218) (3138:3138:3138))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datad (284:284:284) (371:371:371))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:2\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:3\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (309:309:309) (404:404:404))
        (PORT datac (798:798:798) (870:870:870))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datad (3160:3160:3160) (3082:3082:3082))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:3\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:3\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (308:308:308) (403:403:403))
        (PORT datac (797:797:797) (868:868:868))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (555:555:555))
        (PORT datad (3374:3374:3374) (3253:3253:3253))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:4\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (556:556:556))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datad (3377:3377:3377) (3256:3256:3256))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:5\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:6\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (554:554:554))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (501:501:501) (579:579:579))
        (PORT datad (501:501:501) (565:565:565))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (3077:3077:3077) (2978:2978:2978))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:6\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:6\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (553:553:553))
        (PORT datab (334:334:334) (432:432:432))
        (PORT datac (501:501:501) (579:579:579))
        (PORT datad (500:500:500) (564:564:564))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datad (3376:3376:3376) (3254:3254:3254))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:7\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (303:303:303))
        (PORT datab (353:353:353) (442:442:442))
        (PORT datad (3370:3370:3370) (3248:3248:3248))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:8\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:9\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (306:306:306))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (506:506:506) (577:577:577))
        (PORT datad (317:317:317) (396:396:396))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3078:3078:3078) (2979:2979:2979))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:9\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5843:5843:5843) (5517:5517:5517))
        (PORT ena (1368:1368:1368) (1307:1307:1307))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:9\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (612:612:612))
        (PORT datab (332:332:332) (430:430:430))
        (PORT datac (496:496:496) (574:574:574))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:9\:one_bit_adder_i\|cout\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (553:553:553))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (318:318:318) (397:397:397))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (543:543:543))
        (PORT datad (3158:3158:3158) (3080:3080:3080))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:10\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3217:3217:3217) (3137:3137:3137))
        (PORT datab (518:518:518) (545:545:545))
        (PORT datad (295:295:295) (378:378:378))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:11\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:12\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (476:476:476) (508:508:508))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (3153:3153:3153) (3073:3073:3073))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:12\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:12\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (475:475:475) (508:508:508))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3207:3207:3207) (3125:3125:3125))
        (PORT datad (407:407:407) (412:412:412))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:13\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3217:3217:3217) (3136:3136:3136))
        (PORT datab (330:330:330) (420:420:420))
        (PORT datad (403:403:403) (408:408:408))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:14\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:15\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3153:3153:3153) (3073:3073:3073))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:15\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5529:5529:5529) (5202:5202:5202))
        (PORT ena (1384:1384:1384) (1327:1327:1327))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:15\:one_bit_adder_i\|cout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (480:480:480))
        (PORT datad (3376:3376:3376) (3253:3253:3253))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:16\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5571:5571:5571) (5229:5229:5229))
        (PORT ena (1418:1418:1418) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[17\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3430:3430:3430) (3306:3306:3306))
        (PORT datab (468:468:468) (481:481:481))
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:17\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5571:5571:5571) (5229:5229:5229))
        (PORT ena (1418:1418:1418) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|twenty_bit_adder_i2\|add_bits\:18\:one_bit_adder_i\|sum\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (445:445:445))
        (PORT datab (337:337:337) (445:445:445))
        (PORT datac (429:429:429) (448:448:448))
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|countAddress_add\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3353:3353:3353) (3222:3222:3222))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|FSM5\:18\:FSM_dff5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5571:5571:5571) (5229:5229:5229))
        (PORT ena (1418:1418:1418) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|rden_decode\|w_anode214w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (444:444:444))
        (PORT datac (298:298:298) (405:405:405))
        (PORT datad (301:301:301) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3903:3903:3903))
        (PORT d[1] (1602:1602:1602) (1642:1642:1642))
        (PORT d[2] (1711:1711:1711) (1790:1790:1790))
        (PORT d[3] (1907:1907:1907) (1954:1954:1954))
        (PORT d[4] (1609:1609:1609) (1661:1661:1661))
        (PORT d[5] (2216:2216:2216) (2268:2268:2268))
        (PORT d[6] (1736:1736:1736) (1817:1817:1817))
        (PORT d[7] (1449:1449:1449) (1480:1480:1480))
        (PORT d[8] (2183:2183:2183) (2226:2226:2226))
        (PORT d[9] (2145:2145:2145) (2172:2172:2172))
        (PORT d[10] (2725:2725:2725) (2721:2721:2721))
        (PORT d[11] (1767:1767:1767) (1811:1811:1811))
        (PORT d[12] (2352:2352:2352) (2369:2369:2369))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (1196:1196:1196) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|rden_decode\|w_anode214w\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (441:441:441))
        (PORT datac (298:298:298) (405:405:405))
        (PORT datad (299:299:299) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2104:2104:2104))
        (PORT d[1] (2047:2047:2047) (2161:2161:2161))
        (PORT d[2] (2182:2182:2182) (2312:2312:2312))
        (PORT d[3] (2332:2332:2332) (2468:2468:2468))
        (PORT d[4] (2969:2969:2969) (3050:3050:3050))
        (PORT d[5] (3269:3269:3269) (3285:3285:3285))
        (PORT d[6] (2852:2852:2852) (2974:2974:2974))
        (PORT d[7] (2890:2890:2890) (2940:2940:2940))
        (PORT d[8] (2595:2595:2595) (2684:2684:2684))
        (PORT d[9] (2841:2841:2841) (2840:2840:2840))
        (PORT d[10] (2859:2859:2859) (2836:2836:2836))
        (PORT d[11] (2926:2926:2926) (2931:2931:2931))
        (PORT d[12] (3192:3192:3192) (3234:3234:3234))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (PORT d[0] (2561:2561:2561) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT asdata (717:717:717) (813:813:813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|rden_decode\|w_anode196w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (562:562:562))
        (PORT datab (335:335:335) (443:443:443))
        (PORT datad (300:300:300) (393:393:393))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2325:2325:2325))
        (PORT d[1] (1680:1680:1680) (1777:1777:1777))
        (PORT d[2] (2850:2850:2850) (2988:2988:2988))
        (PORT d[3] (2239:2239:2239) (2337:2337:2337))
        (PORT d[4] (3690:3690:3690) (3760:3760:3760))
        (PORT d[5] (4008:4008:4008) (4026:4026:4026))
        (PORT d[6] (3555:3555:3555) (3669:3669:3669))
        (PORT d[7] (3342:3342:3342) (3404:3404:3404))
        (PORT d[8] (2247:2247:2247) (2339:2339:2339))
        (PORT d[9] (3546:3546:3546) (3543:3543:3543))
        (PORT d[10] (3532:3532:3532) (3502:3502:3502))
        (PORT d[11] (3621:3621:3621) (3622:3622:3622))
        (PORT d[12] (3547:3547:3547) (3589:3589:3589))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2611:2611:2611) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT asdata (707:707:707) (810:810:810))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs602w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1840:1840:1840))
        (PORT datab (1245:1245:1245) (1288:1288:1288))
        (PORT datac (1463:1463:1463) (1400:1400:1400))
        (PORT datad (1293:1293:1293) (1330:1330:1330))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|rden_decode\|w_anode214w\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (441:441:441))
        (PORT datac (298:298:298) (405:405:405))
        (PORT datad (299:299:299) (393:393:393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1555:1555:1555))
        (PORT d[1] (1976:1976:1976) (2067:2067:2067))
        (PORT d[2] (2415:2415:2415) (2495:2495:2495))
        (PORT d[3] (1576:1576:1576) (1636:1636:1636))
        (PORT d[4] (1808:1808:1808) (1848:1848:1848))
        (PORT d[5] (1534:1534:1534) (1596:1596:1596))
        (PORT d[6] (3243:3243:3243) (3390:3390:3390))
        (PORT d[7] (3121:3121:3121) (3116:3116:3116))
        (PORT d[8] (1551:1551:1551) (1610:1610:1610))
        (PORT d[9] (1653:1653:1653) (1664:1664:1664))
        (PORT d[10] (1391:1391:1391) (1431:1431:1431))
        (PORT d[11] (2518:2518:2518) (2558:2558:2558))
        (PORT d[12] (3084:3084:3084) (3131:3131:3131))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (PORT d[0] (1195:1195:1195) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs602w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1171:1171:1171))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1189:1189:1189) (1146:1146:1146))
        (PORT datad (1293:1293:1293) (1329:1329:1329))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|rden_decode\|w_anode247w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (299:299:299) (406:406:406))
        (PORT datad (301:301:301) (395:395:395))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1215:1215:1215))
        (PORT d[1] (1947:1947:1947) (1993:1993:1993))
        (PORT d[2] (2054:2054:2054) (2143:2143:2143))
        (PORT d[3] (1187:1187:1187) (1248:1248:1248))
        (PORT d[4] (1199:1199:1199) (1246:1246:1246))
        (PORT d[5] (1219:1219:1219) (1288:1288:1288))
        (PORT d[6] (2417:2417:2417) (2483:2483:2483))
        (PORT d[7] (1810:1810:1810) (1831:1831:1831))
        (PORT d[8] (2555:2555:2555) (2595:2595:2595))
        (PORT d[9] (2481:2481:2481) (2504:2504:2504))
        (PORT d[10] (1713:1713:1713) (1742:1742:1742))
        (PORT d[11] (2861:2861:2861) (2894:2894:2894))
        (PORT d[12] (3026:3026:3026) (3034:3034:3034))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (1995:1995:1995) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (398:398:398))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (649:649:649) (686:686:686))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result6w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (853:853:853) (823:823:823))
        (PORT datad (1014:1014:1014) (1066:1066:1066))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3243:3243:3243))
        (PORT d[1] (1914:1914:1914) (1965:1965:1965))
        (PORT d[2] (2044:2044:2044) (2126:2126:2126))
        (PORT d[3] (2283:2283:2283) (2322:2322:2322))
        (PORT d[4] (1947:1947:1947) (1999:1999:1999))
        (PORT d[5] (1850:1850:1850) (1906:1906:1906))
        (PORT d[6] (3226:3226:3226) (3333:3333:3333))
        (PORT d[7] (1871:1871:1871) (1900:1900:1900))
        (PORT d[8] (2082:2082:2082) (2122:2122:2122))
        (PORT d[9] (2093:2093:2093) (2112:2112:2112))
        (PORT d[10] (2358:2358:2358) (2361:2361:2361))
        (PORT d[11] (2767:2767:2767) (2788:2788:2788))
        (PORT d[12] (2349:2349:2349) (2365:2365:2365))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (1501:1501:1501) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1497:1497:1497))
        (PORT d[1] (1543:1543:1543) (1573:1573:1573))
        (PORT d[2] (1807:1807:1807) (1838:1838:1838))
        (PORT d[3] (3668:3668:3668) (3809:3809:3809))
        (PORT d[4] (1782:1782:1782) (1789:1789:1789))
        (PORT d[5] (1547:1547:1547) (1586:1586:1586))
        (PORT d[6] (2793:2793:2793) (2794:2794:2794))
        (PORT d[7] (1764:1764:1764) (1774:1774:1774))
        (PORT d[8] (1503:1503:1503) (1540:1540:1540))
        (PORT d[9] (1734:1734:1734) (1739:1739:1739))
        (PORT d[10] (1989:1989:1989) (1988:1988:1988))
        (PORT d[11] (1829:1829:1829) (1842:1842:1842))
        (PORT d[12] (2751:2751:2751) (2744:2744:2744))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (PORT d[0] (2006:2006:2006) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1563:1563:1563))
        (PORT d[1] (1525:1525:1525) (1554:1554:1554))
        (PORT d[2] (2474:2474:2474) (2485:2485:2485))
        (PORT d[3] (3694:3694:3694) (3837:3837:3837))
        (PORT d[4] (1798:1798:1798) (1804:1804:1804))
        (PORT d[5] (1524:1524:1524) (1560:1560:1560))
        (PORT d[6] (2786:2786:2786) (2786:2786:2786))
        (PORT d[7] (1798:1798:1798) (1810:1810:1810))
        (PORT d[8] (1511:1511:1511) (1548:1548:1548))
        (PORT d[9] (1743:1743:1743) (1749:1749:1749))
        (PORT d[10] (1792:1792:1792) (1804:1804:1804))
        (PORT d[11] (1907:1907:1907) (1918:1918:1918))
        (PORT d[12] (2405:2405:2405) (2410:2410:2410))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (1168:1168:1168) (1073:1073:1073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs650w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1424:1424:1424))
        (PORT datab (1516:1516:1516) (1470:1470:1470))
        (PORT datac (1292:1292:1292) (1322:1322:1322))
        (PORT datad (1117:1117:1117) (1072:1072:1072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1823:1823:1823))
        (PORT d[1] (1868:1868:1868) (1894:1894:1894))
        (PORT d[2] (3307:3307:3307) (3476:3476:3476))
        (PORT d[3] (1761:1761:1761) (1785:1785:1785))
        (PORT d[4] (2610:2610:2610) (2585:2585:2585))
        (PORT d[5] (2154:2154:2154) (2164:2164:2164))
        (PORT d[6] (1915:1915:1915) (1945:1945:1945))
        (PORT d[7] (2049:2049:2049) (2044:2044:2044))
        (PORT d[8] (2095:2095:2095) (2108:2108:2108))
        (PORT d[9] (2361:2361:2361) (2332:2332:2332))
        (PORT d[10] (2043:2043:2043) (2041:2041:2041))
        (PORT d[11] (2177:2177:2177) (2186:2186:2186))
        (PORT d[12] (3448:3448:3448) (3528:3528:3528))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (PORT d[0] (1921:1921:1921) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs650w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1122:1122:1122))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1346:1346:1346) (1383:1383:1383))
        (PORT datad (1761:1761:1761) (1806:1806:1806))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1960:1960:1960))
        (PORT d[1] (1915:1915:1915) (1959:1959:1959))
        (PORT d[2] (1623:1623:1623) (1687:1687:1687))
        (PORT d[3] (1579:1579:1579) (1634:1634:1634))
        (PORT d[4] (1899:1899:1899) (1937:1937:1937))
        (PORT d[5] (1812:1812:1812) (1869:1869:1869))
        (PORT d[6] (2101:2101:2101) (2180:2180:2180))
        (PORT d[7] (1840:1840:1840) (1866:1866:1866))
        (PORT d[8] (2523:2523:2523) (2561:2561:2561))
        (PORT d[9] (2512:2512:2512) (2536:2536:2536))
        (PORT d[10] (1713:1713:1713) (1743:1743:1743))
        (PORT d[11] (2875:2875:2875) (2910:2910:2910))
        (PORT d[12] (3044:3044:3044) (3053:3053:3053))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (1996:1996:1996) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result7w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (1303:1303:1303) (1332:1332:1332))
        (PORT datad (1049:1049:1049) (1032:1032:1032))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2511:2511:2511))
        (PORT d[1] (2054:2054:2054) (2169:2169:2169))
        (PORT d[2] (2436:2436:2436) (2548:2548:2548))
        (PORT d[3] (2268:2268:2268) (2405:2405:2405))
        (PORT d[4] (3010:3010:3010) (3093:3093:3093))
        (PORT d[5] (3252:3252:3252) (3265:3265:3265))
        (PORT d[6] (2833:2833:2833) (2951:2951:2951))
        (PORT d[7] (2517:2517:2517) (2573:2573:2573))
        (PORT d[8] (2602:2602:2602) (2691:2691:2691))
        (PORT d[9] (2820:2820:2820) (2814:2814:2814))
        (PORT d[10] (2846:2846:2846) (2821:2821:2821))
        (PORT d[11] (2911:2911:2911) (2915:2915:2915))
        (PORT d[12] (2836:2836:2836) (2886:2886:2886))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (2230:2230:2230) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1990:1990:1990))
        (PORT d[1] (1521:1521:1521) (1572:1572:1572))
        (PORT d[2] (2047:2047:2047) (2135:2135:2135))
        (PORT d[3] (1567:1567:1567) (1623:1623:1623))
        (PORT d[4] (1600:1600:1600) (1651:1651:1651))
        (PORT d[5] (1800:1800:1800) (1856:1856:1856))
        (PORT d[6] (2088:2088:2088) (2164:2164:2164))
        (PORT d[7] (1832:1832:1832) (1857:1857:1857))
        (PORT d[8] (2166:2166:2166) (2208:2208:2208))
        (PORT d[9] (2473:2473:2473) (2496:2496:2496))
        (PORT d[10] (2764:2764:2764) (2764:2764:2764))
        (PORT d[11] (2876:2876:2876) (2909:2909:2909))
        (PORT d[12] (2716:2716:2716) (2732:2732:2732))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (1521:1521:1521) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs698w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1785:1785:1785))
        (PORT datab (1247:1247:1247) (1290:1290:1290))
        (PORT datac (1240:1240:1240) (1209:1209:1209))
        (PORT datad (1298:1298:1298) (1335:1335:1335))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2014:2014:2014))
        (PORT d[1] (1718:1718:1718) (1834:1834:1834))
        (PORT d[2] (2548:2548:2548) (2716:2716:2716))
        (PORT d[3] (2598:2598:2598) (2692:2692:2692))
        (PORT d[4] (3676:3676:3676) (3783:3783:3783))
        (PORT d[5] (4327:4327:4327) (4341:4341:4341))
        (PORT d[6] (3551:3551:3551) (3668:3668:3668))
        (PORT d[7] (3674:3674:3674) (3729:3729:3729))
        (PORT d[8] (2239:2239:2239) (2329:2329:2329))
        (PORT d[9] (3596:3596:3596) (3598:3598:3598))
        (PORT d[10] (3587:3587:3587) (3562:3562:3562))
        (PORT d[11] (3675:3675:3675) (3683:3683:3683))
        (PORT d[12] (4150:4150:4150) (4160:4160:4160))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT d[0] (2544:2544:2544) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2154:2154:2154))
        (PORT d[1] (2053:2053:2053) (2168:2168:2168))
        (PORT d[2] (2172:2172:2172) (2288:2288:2288))
        (PORT d[3] (2306:2306:2306) (2441:2441:2441))
        (PORT d[4] (2909:2909:2909) (2997:2997:2997))
        (PORT d[5] (2628:2628:2628) (2652:2652:2652))
        (PORT d[6] (2469:2469:2469) (2593:2593:2593))
        (PORT d[7] (2570:2570:2570) (2628:2628:2628))
        (PORT d[8] (2603:2603:2603) (2692:2692:2692))
        (PORT d[9] (2461:2461:2461) (2461:2461:2461))
        (PORT d[10] (2483:2483:2483) (2467:2467:2467))
        (PORT d[11] (2615:2615:2615) (2621:2621:2621))
        (PORT d[12] (2809:2809:2809) (2876:2876:2876))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (2344:2344:2344) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs698w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1612:1612:1612) (1543:1543:1543))
        (PORT datac (1599:1599:1599) (1580:1580:1580))
        (PORT datad (1300:1300:1300) (1338:1338:1338))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1625:1625:1625))
        (PORT d[1] (1665:1665:1665) (1781:1781:1781))
        (PORT d[2] (3545:3545:3545) (3738:3738:3738))
        (PORT d[3] (1569:1569:1569) (1627:1627:1627))
        (PORT d[4] (1835:1835:1835) (1876:1876:1876))
        (PORT d[5] (1528:1528:1528) (1590:1590:1590))
        (PORT d[6] (3244:3244:3244) (3391:3391:3391))
        (PORT d[7] (3127:3127:3127) (3122:3122:3122))
        (PORT d[8] (1512:1512:1512) (1565:1565:1565))
        (PORT d[9] (1688:1688:1688) (1700:1700:1700))
        (PORT d[10] (1694:1694:1694) (1722:1722:1722))
        (PORT d[11] (2521:2521:2521) (2558:2558:2558))
        (PORT d[12] (3065:3065:3065) (3076:3076:3076))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (1974:1974:1974) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result8w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1218:1218:1218) (1178:1178:1178))
        (PORT datad (1014:1014:1014) (1066:1066:1066))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1622:1622:1622))
        (PORT d[1] (2022:2022:2022) (2131:2131:2131))
        (PORT d[2] (2876:2876:2876) (3071:3071:3071))
        (PORT d[3] (1862:1862:1862) (1911:1911:1911))
        (PORT d[4] (1866:1866:1866) (1906:1906:1906))
        (PORT d[5] (1838:1838:1838) (1892:1892:1892))
        (PORT d[6] (3210:3210:3210) (3356:3356:3356))
        (PORT d[7] (3109:3109:3109) (3103:3103:3103))
        (PORT d[8] (1552:1552:1552) (1611:1611:1611))
        (PORT d[9] (2017:2017:2017) (2023:2023:2023))
        (PORT d[10] (1737:1737:1737) (1764:1764:1764))
        (PORT d[11] (2503:2503:2503) (2540:2540:2540))
        (PORT d[12] (3117:3117:3117) (3165:3165:3165))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (1990:1990:1990) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3127:3127:3127))
        (PORT d[1] (1686:1686:1686) (1802:1802:1802))
        (PORT d[2] (2521:2521:2521) (2664:2664:2664))
        (PORT d[3] (1931:1931:1931) (2035:2035:2035))
        (PORT d[4] (3316:3316:3316) (3395:3395:3395))
        (PORT d[5] (3664:3664:3664) (3684:3684:3684))
        (PORT d[6] (3213:3213:3213) (3334:3334:3334))
        (PORT d[7] (3260:3260:3260) (3312:3312:3312))
        (PORT d[8] (2235:2235:2235) (2325:2325:2325))
        (PORT d[9] (3199:3199:3199) (3198:3198:3198))
        (PORT d[10] (3260:3260:3260) (3245:3245:3245))
        (PORT d[11] (3280:3280:3280) (3285:3285:3285))
        (PORT d[12] (3550:3550:3550) (3591:3591:3591))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (2935:2935:2935) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2827:2827:2827))
        (PORT d[1] (1697:1697:1697) (1811:1811:1811))
        (PORT d[2] (2527:2527:2527) (2671:2671:2671))
        (PORT d[3] (2209:2209:2209) (2286:2286:2286))
        (PORT d[4] (3585:3585:3585) (3639:3639:3639))
        (PORT d[5] (4244:4244:4244) (4259:4259:4259))
        (PORT d[6] (3189:3189:3189) (3306:3306:3306))
        (PORT d[7] (3276:3276:3276) (3330:3330:3330))
        (PORT d[8] (2276:2276:2276) (2371:2371:2371))
        (PORT d[9] (3233:3233:3233) (3234:3234:3234))
        (PORT d[10] (3236:3236:3236) (3217:3217:3217))
        (PORT d[11] (3288:3288:3288) (3293:3293:3293))
        (PORT d[12] (3539:3539:3539) (3581:3581:3581))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT d[0] (3329:3329:3329) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1165:1165:1165))
        (PORT d[1] (1201:1201:1201) (1239:1239:1239))
        (PORT d[2] (1142:1142:1142) (1189:1189:1189))
        (PORT d[3] (4015:4015:4015) (4151:4151:4151))
        (PORT d[4] (1115:1115:1115) (1126:1126:1126))
        (PORT d[5] (1204:1204:1204) (1242:1242:1242))
        (PORT d[6] (1182:1182:1182) (1224:1224:1224))
        (PORT d[7] (1392:1392:1392) (1401:1401:1401))
        (PORT d[8] (1210:1210:1210) (1238:1238:1238))
        (PORT d[9] (1369:1369:1369) (1375:1375:1375))
        (PORT d[10] (1384:1384:1384) (1393:1393:1393))
        (PORT d[11] (1219:1219:1219) (1252:1252:1252))
        (PORT d[12] (1149:1149:1149) (1179:1179:1179))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (2370:2370:2370) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs458w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1504:1504:1504))
        (PORT datab (1243:1243:1243) (1285:1285:1285))
        (PORT datac (1651:1651:1651) (1591:1591:1591))
        (PORT datad (1289:1289:1289) (1325:1325:1325))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2286:2286:2286))
        (PORT d[1] (1656:1656:1656) (1768:1768:1768))
        (PORT d[2] (2568:2568:2568) (2736:2736:2736))
        (PORT d[3] (2275:2275:2275) (2377:2377:2377))
        (PORT d[4] (3647:3647:3647) (3718:3718:3718))
        (PORT d[5] (4039:4039:4039) (4063:4063:4063))
        (PORT d[6] (3574:3574:3574) (3694:3694:3694))
        (PORT d[7] (3625:3625:3625) (3677:3677:3677))
        (PORT d[8] (2231:2231:2231) (2320:2320:2320))
        (PORT d[9] (3561:3561:3561) (3560:3560:3560))
        (PORT d[10] (3544:3544:3544) (3517:3517:3517))
        (PORT d[11] (3635:3635:3635) (3638:3638:3638))
        (PORT d[12] (3896:3896:3896) (3933:3933:3933))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT d[0] (2570:2570:2570) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs458w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1512:1512:1512))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1509:1509:1509) (1458:1458:1458))
        (PORT datad (1210:1210:1210) (1245:1245:1245))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result3w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1244:1244:1244))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1011:1011:1011) (1062:1062:1062))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2479:2479:2479))
        (PORT d[1] (2059:2059:2059) (2172:2172:2172))
        (PORT d[2] (2169:2169:2169) (2297:2297:2297))
        (PORT d[3] (2297:2297:2297) (2433:2433:2433))
        (PORT d[4] (3281:3281:3281) (3344:3344:3344))
        (PORT d[5] (3871:3871:3871) (3884:3884:3884))
        (PORT d[6] (2828:2828:2828) (2946:2946:2946))
        (PORT d[7] (2905:2905:2905) (2958:2958:2958))
        (PORT d[8] (2638:2638:2638) (2730:2730:2730))
        (PORT d[9] (2875:2875:2875) (2876:2876:2876))
        (PORT d[10] (2829:2829:2829) (2813:2813:2813))
        (PORT d[11] (2933:2933:2933) (2940:2940:2940))
        (PORT d[12] (3180:3180:3180) (3223:3223:3223))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT d[0] (2583:2583:2583) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2861:2861:2861))
        (PORT d[1] (1694:1694:1694) (1811:1811:1811))
        (PORT d[2] (2504:2504:2504) (2644:2644:2644))
        (PORT d[3] (1912:1912:1912) (2015:2015:2015))
        (PORT d[4] (3624:3624:3624) (3688:3688:3688))
        (PORT d[5] (3632:3632:3632) (3647:3647:3647))
        (PORT d[6] (3193:3193:3193) (3309:3309:3309))
        (PORT d[7] (2972:2972:2972) (3032:3032:3032))
        (PORT d[8] (2242:2242:2242) (2334:2334:2334))
        (PORT d[9] (3179:3179:3179) (3172:3172:3172))
        (PORT d[10] (3240:3240:3240) (3220:3220:3220))
        (PORT d[11] (3266:3266:3266) (3268:3268:3268))
        (PORT d[12] (3189:3189:3189) (3232:3232:3232))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (1961:1961:1961) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs506w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1655:1655:1655))
        (PORT datab (1246:1246:1246) (1289:1289:1289))
        (PORT datac (1543:1543:1543) (1477:1477:1477))
        (PORT datad (1296:1296:1296) (1334:1334:1334))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2480:2480:2480))
        (PORT d[1] (1694:1694:1694) (1809:1809:1809))
        (PORT d[2] (2155:2155:2155) (2298:2298:2298))
        (PORT d[3] (2337:2337:2337) (2475:2475:2475))
        (PORT d[4] (3029:3029:3029) (3113:3113:3113))
        (PORT d[5] (3598:3598:3598) (3610:3610:3610))
        (PORT d[6] (2178:2178:2178) (2305:2305:2305))
        (PORT d[7] (2940:2940:2940) (2995:2995:2995))
        (PORT d[8] (2243:2243:2243) (2335:2335:2335))
        (PORT d[9] (2876:2876:2876) (2877:2877:2877))
        (PORT d[10] (2910:2910:2910) (2894:2894:2894))
        (PORT d[11] (2965:2965:2965) (2976:2976:2976))
        (PORT d[12] (3188:3188:3188) (3232:3232:3232))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3009:3009:3009) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2343:2343:2343))
        (PORT d[1] (2048:2048:2048) (2152:2152:2152))
        (PORT d[2] (2805:2805:2805) (2964:2964:2964))
        (PORT d[3] (2569:2569:2569) (2662:2662:2662))
        (PORT d[4] (3353:3353:3353) (3467:3467:3467))
        (PORT d[5] (4360:4360:4360) (4375:4375:4375))
        (PORT d[6] (3884:3884:3884) (3995:3995:3995))
        (PORT d[7] (3706:3706:3706) (3766:3766:3766))
        (PORT d[8] (2579:2579:2579) (2663:2663:2663))
        (PORT d[9] (3867:3867:3867) (3857:3857:3857))
        (PORT d[10] (3832:3832:3832) (3805:3805:3805))
        (PORT d[11] (3944:3944:3944) (3940:3940:3940))
        (PORT d[12] (3888:3888:3888) (3924:3924:3924))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (PORT d[0] (2304:2304:2304) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs506w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1617:1617:1617) (1552:1552:1552))
        (PORT datac (1716:1716:1716) (1669:1669:1669))
        (PORT datad (1296:1296:1296) (1333:1333:1333))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1897:1897:1897))
        (PORT d[1] (1998:1998:1998) (2110:2110:2110))
        (PORT d[2] (3255:3255:3255) (3452:3452:3452))
        (PORT d[3] (1913:1913:1913) (1967:1967:1967))
        (PORT d[4] (2168:2168:2168) (2190:2190:2190))
        (PORT d[5] (1782:1782:1782) (1856:1856:1856))
        (PORT d[6] (2858:2858:2858) (3012:3012:3012))
        (PORT d[7] (2830:2830:2830) (2828:2828:2828))
        (PORT d[8] (1848:1848:1848) (1899:1899:1899))
        (PORT d[9] (2027:2027:2027) (2034:2034:2034))
        (PORT d[10] (1767:1767:1767) (1797:1797:1797))
        (PORT d[11] (2097:2097:2097) (2137:2137:2137))
        (PORT d[12] (3104:3104:3104) (3153:3153:3153))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (2006:2006:2006) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result4w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1531:1531:1531) (1485:1485:1485))
        (PORT datad (1011:1011:1011) (1063:1063:1063))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1876:1876:1876))
        (PORT d[1] (1853:1853:1853) (1875:1875:1875))
        (PORT d[2] (1813:1813:1813) (1851:1851:1851))
        (PORT d[3] (3391:3391:3391) (3531:3531:3531))
        (PORT d[4] (2125:2125:2125) (2127:2127:2127))
        (PORT d[5] (1850:1850:1850) (1879:1879:1879))
        (PORT d[6] (2446:2446:2446) (2452:2452:2452))
        (PORT d[7] (2086:2086:2086) (2086:2086:2086))
        (PORT d[8] (1871:1871:1871) (1903:1903:1903))
        (PORT d[9] (2131:2131:2131) (2133:2133:2133))
        (PORT d[10] (2082:2082:2082) (2082:2082:2082))
        (PORT d[11] (2231:2231:2231) (2236:2236:2236))
        (PORT d[12] (2461:2461:2461) (2460:2460:2460))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (1439:1439:1439) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2466:2466:2466))
        (PORT d[1] (1899:1899:1899) (1924:1924:1924))
        (PORT d[2] (1831:1831:1831) (1869:1869:1869))
        (PORT d[3] (2709:2709:2709) (2879:2879:2879))
        (PORT d[4] (2184:2184:2184) (2187:2187:2187))
        (PORT d[5] (1858:1858:1858) (1890:1890:1890))
        (PORT d[6] (2118:2118:2118) (2124:2124:2124))
        (PORT d[7] (2135:2135:2135) (2139:2139:2139))
        (PORT d[8] (1859:1859:1859) (1891:1891:1891))
        (PORT d[9] (2114:2114:2114) (2119:2119:2119))
        (PORT d[10] (2099:2099:2099) (2102:2102:2102))
        (PORT d[11] (2208:2208:2208) (2220:2220:2220))
        (PORT d[12] (1789:1789:1789) (1802:1802:1802))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
        (PORT d[0] (1919:1919:1919) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs554w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1365:1365:1365))
        (PORT datab (1503:1503:1503) (1458:1458:1458))
        (PORT datac (1345:1345:1345) (1381:1381:1381))
        (PORT datad (1816:1816:1816) (1759:1759:1759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3556:3556:3556))
        (PORT d[1] (1907:1907:1907) (1955:1955:1955))
        (PORT d[2] (2106:2106:2106) (2187:2187:2187))
        (PORT d[3] (1954:1954:1954) (2004:2004:2004))
        (PORT d[4] (1941:1941:1941) (1990:1990:1990))
        (PORT d[5] (2210:2210:2210) (2262:2262:2262))
        (PORT d[6] (3264:3264:3264) (3375:3375:3375))
        (PORT d[7] (1833:1833:1833) (1856:1856:1856))
        (PORT d[8] (1819:1819:1819) (1868:1868:1868))
        (PORT d[9] (1737:1737:1737) (1768:1768:1768))
        (PORT d[10] (2365:2365:2365) (2369:2369:2369))
        (PORT d[11] (2774:2774:2774) (2795:2795:2795))
        (PORT d[12] (2343:2343:2343) (2359:2359:2359))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (1494:1494:1494) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1933:1933:1933))
        (PORT d[1] (2304:2304:2304) (2389:2389:2389))
        (PORT d[2] (3246:3246:3246) (3447:3447:3447))
        (PORT d[3] (1907:1907:1907) (1961:1961:1961))
        (PORT d[4] (2388:2388:2388) (2399:2399:2399))
        (PORT d[5] (2438:2438:2438) (2490:2490:2490))
        (PORT d[6] (3227:3227:3227) (3375:3375:3375))
        (PORT d[7] (2821:2821:2821) (2821:2821:2821))
        (PORT d[8] (2189:2189:2189) (2231:2231:2231))
        (PORT d[9] (1981:1981:1981) (1986:1986:1986))
        (PORT d[10] (1813:1813:1813) (1839:1839:1839))
        (PORT d[11] (2163:2163:2163) (2202:2202:2202))
        (PORT d[12] (3071:3071:3071) (3118:3118:3118))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (1558:1558:1558) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs554w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1081:1081:1081) (1059:1059:1059))
        (PORT datac (1345:1345:1345) (1382:1382:1382))
        (PORT datad (1660:1660:1660) (1627:1627:1627))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1920:1920:1920))
        (PORT d[1] (1949:1949:1949) (2049:2049:2049))
        (PORT d[2] (2435:2435:2435) (2516:2516:2516))
        (PORT d[3] (1870:1870:1870) (1915:1915:1915))
        (PORT d[4] (1796:1796:1796) (1821:1821:1821))
        (PORT d[5] (1547:1547:1547) (1610:1610:1610))
        (PORT d[6] (2429:2429:2429) (2497:2497:2497))
        (PORT d[7] (2130:2130:2130) (2146:2146:2146))
        (PORT d[8] (1529:1529:1529) (1584:1584:1584))
        (PORT d[9] (1641:1641:1641) (1649:1649:1649))
        (PORT d[10] (1738:1738:1738) (1770:1770:1770))
        (PORT d[11] (2522:2522:2522) (2559:2559:2559))
        (PORT d[12] (3032:3032:3032) (3041:3041:3041))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (1989:1989:1989) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result5w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1381:1381:1381))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (1093:1093:1093) (1071:1071:1071))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2828:2828:2828))
        (PORT d[1] (1612:1612:1612) (1730:1730:1730))
        (PORT d[2] (2541:2541:2541) (2671:2671:2671))
        (PORT d[3] (1846:1846:1846) (1937:1937:1937))
        (PORT d[4] (3376:3376:3376) (3459:3459:3459))
        (PORT d[5] (3999:3999:3999) (4016:4016:4016))
        (PORT d[6] (3190:3190:3190) (3307:3307:3307))
        (PORT d[7] (3310:3310:3310) (3366:3366:3366))
        (PORT d[8] (2184:2184:2184) (2278:2278:2278))
        (PORT d[9] (3234:3234:3234) (3235:3235:3235))
        (PORT d[10] (3268:3268:3268) (3254:3254:3254))
        (PORT d[11] (3320:3320:3320) (3329:3329:3329))
        (PORT d[12] (4112:4112:4112) (4131:4131:4131))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (3330:3330:3330) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1506:1506:1506))
        (PORT d[1] (1503:1503:1503) (1529:1529:1529))
        (PORT d[2] (1471:1471:1471) (1511:1511:1511))
        (PORT d[3] (4322:4322:4322) (4449:4449:4449))
        (PORT d[4] (1766:1766:1766) (1771:1771:1771))
        (PORT d[5] (2171:2171:2171) (2169:2169:2169))
        (PORT d[6] (2825:2825:2825) (2829:2829:2829))
        (PORT d[7] (1718:1718:1718) (1719:1719:1719))
        (PORT d[8] (1878:1878:1878) (1911:1911:1911))
        (PORT d[9] (1749:1749:1749) (1757:1757:1757))
        (PORT d[10] (2322:2322:2322) (2308:2308:2308))
        (PORT d[11] (1887:1887:1887) (1894:1894:1894))
        (PORT d[12] (2743:2743:2743) (2742:2742:2742))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (3107:3107:3107) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3225:3225:3225))
        (PORT d[1] (1939:1939:1939) (1986:1986:1986))
        (PORT d[2] (2060:2060:2060) (2142:2142:2142))
        (PORT d[3] (1974:1974:1974) (2026:2026:2026))
        (PORT d[4] (1940:1940:1940) (1991:1991:1991))
        (PORT d[5] (2216:2216:2216) (2267:2267:2267))
        (PORT d[6] (3233:3233:3233) (3341:3341:3341))
        (PORT d[7] (1818:1818:1818) (1839:1839:1839))
        (PORT d[8] (2173:2173:2173) (2217:2217:2217))
        (PORT d[9] (2176:2176:2176) (2206:2206:2206))
        (PORT d[10] (2397:2397:2397) (2405:2405:2405))
        (PORT d[11] (2774:2774:2774) (2796:2796:2796))
        (PORT d[12] (2381:2381:2381) (2406:2406:2406))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (1496:1496:1496) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs314w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1934:1934:1934))
        (PORT datab (1246:1246:1246) (1289:1289:1289))
        (PORT datac (1560:1560:1560) (1507:1507:1507))
        (PORT datad (1297:1297:1297) (1335:1335:1335))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2028:2028:2028))
        (PORT d[1] (1664:1664:1664) (1777:1777:1777))
        (PORT d[2] (2811:2811:2811) (2966:2966:2966))
        (PORT d[3] (2229:2229:2229) (2331:2331:2331))
        (PORT d[4] (3661:3661:3661) (3767:3767:3767))
        (PORT d[5] (4600:4600:4600) (4611:4611:4611))
        (PORT d[6] (3551:3551:3551) (3667:3667:3667))
        (PORT d[7] (3640:3640:3640) (3694:3694:3694))
        (PORT d[8] (2269:2269:2269) (2364:2364:2364))
        (PORT d[9] (3596:3596:3596) (3597:3597:3597))
        (PORT d[10] (3514:3514:3514) (3493:3493:3493))
        (PORT d[11] (3643:3643:3643) (3646:3646:3646))
        (PORT d[12] (3882:3882:3882) (3918:3918:3918))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (2902:2902:2902) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs314w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (981:981:981))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1461:1461:1461) (1503:1503:1503))
        (PORT datad (1290:1290:1290) (1326:1326:1326))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1571:1571:1571))
        (PORT d[1] (1532:1532:1532) (1562:1562:1562))
        (PORT d[2] (1814:1814:1814) (1849:1849:1849))
        (PORT d[3] (1449:1449:1449) (1480:1480:1480))
        (PORT d[4] (2021:2021:2021) (1993:1993:1993))
        (PORT d[5] (1807:1807:1807) (1826:1826:1826))
        (PORT d[6] (1584:1584:1584) (1623:1623:1623))
        (PORT d[7] (1761:1761:1761) (1769:1769:1769))
        (PORT d[8] (2417:2417:2417) (2422:2422:2422))
        (PORT d[9] (1729:1729:1729) (1732:1732:1732))
        (PORT d[10] (1798:1798:1798) (1810:1810:1810))
        (PORT d[11] (1843:1843:1843) (1859:1859:1859))
        (PORT d[12] (3463:3463:3463) (3544:3544:3544))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (1252:1252:1252) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result0w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (564:564:564))
        (PORT datac (957:957:957) (924:924:924))
        (PORT datad (1467:1467:1467) (1419:1419:1419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3573:3573:3573))
        (PORT d[1] (1558:1558:1558) (1609:1609:1609))
        (PORT d[2] (2059:2059:2059) (2146:2146:2146))
        (PORT d[3] (1572:1572:1572) (1628:1628:1628))
        (PORT d[4] (1896:1896:1896) (1938:1938:1938))
        (PORT d[5] (1507:1507:1507) (1575:1575:1575))
        (PORT d[6] (2074:2074:2074) (2147:2147:2147))
        (PORT d[7] (1812:1812:1812) (1832:1832:1832))
        (PORT d[8] (2196:2196:2196) (2243:2243:2243))
        (PORT d[9] (2451:2451:2451) (2467:2467:2467))
        (PORT d[10] (2731:2731:2731) (2728:2728:2728))
        (PORT d[11] (2851:2851:2851) (2883:2883:2883))
        (PORT d[12] (2683:2683:2683) (2697:2697:2697))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (1157:1157:1157) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2508:2508:2508))
        (PORT d[1] (2237:2237:2237) (2278:2278:2278))
        (PORT d[2] (2115:2115:2115) (2201:2201:2201))
        (PORT d[3] (2323:2323:2323) (2365:2365:2365))
        (PORT d[4] (1949:1949:1949) (1998:1998:1998))
        (PORT d[5] (1914:1914:1914) (1980:1980:1980))
        (PORT d[6] (2845:2845:2845) (2959:2959:2959))
        (PORT d[7] (1841:1841:1841) (1865:1865:1865))
        (PORT d[8] (2135:2135:2135) (2169:2169:2169))
        (PORT d[9] (1802:1802:1802) (1837:1837:1837))
        (PORT d[10] (1706:1706:1706) (1733:1733:1733))
        (PORT d[11] (2375:2375:2375) (2394:2394:2394))
        (PORT d[12] (1963:1963:1963) (1976:1976:1976))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (1534:1534:1534) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs362w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1427:1427:1427))
        (PORT datab (799:799:799) (783:783:783))
        (PORT datac (1294:1294:1294) (1324:1324:1324))
        (PORT datad (1320:1320:1320) (1294:1294:1294))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1542:1542:1542))
        (PORT d[1] (1560:1560:1560) (1593:1593:1593))
        (PORT d[2] (2843:2843:2843) (3036:3036:3036))
        (PORT d[3] (1725:1725:1725) (1746:1746:1746))
        (PORT d[4] (2010:2010:2010) (1995:1995:1995))
        (PORT d[5] (1811:1811:1811) (1830:1830:1830))
        (PORT d[6] (1871:1871:1871) (1899:1899:1899))
        (PORT d[7] (1731:1731:1731) (1734:1734:1734))
        (PORT d[8] (2434:2434:2434) (2441:2441:2441))
        (PORT d[9] (2041:2041:2041) (2035:2035:2035))
        (PORT d[10] (1768:1768:1768) (1775:1775:1775))
        (PORT d[11] (2123:2123:2123) (2130:2130:2130))
        (PORT d[12] (3068:3068:3068) (3062:3062:3062))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (2211:2211:2211) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1912:1912:1912))
        (PORT d[1] (1873:1873:1873) (1897:1897:1897))
        (PORT d[2] (1818:1818:1818) (1852:1852:1852))
        (PORT d[3] (3363:3363:3363) (3503:3503:3503))
        (PORT d[4] (2155:2155:2155) (2158:2158:2158))
        (PORT d[5] (1857:1857:1857) (1889:1889:1889))
        (PORT d[6] (2424:2424:2424) (2426:2426:2426))
        (PORT d[7] (2139:2139:2139) (2147:2147:2147))
        (PORT d[8] (1858:1858:1858) (1890:1890:1890))
        (PORT d[9] (2082:2082:2082) (2084:2084:2084))
        (PORT d[10] (2105:2105:2105) (2109:2109:2109))
        (PORT d[11] (2276:2276:2276) (2282:2282:2282))
        (PORT d[12] (1841:1841:1841) (1861:1861:1861))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (PORT d[0] (2230:2230:2230) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs362w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1867:1867:1867) (1833:1833:1833))
        (PORT datac (1347:1347:1347) (1384:1384:1384))
        (PORT datad (1431:1431:1431) (1387:1387:1387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1802:1802:1802))
        (PORT d[1] (2153:2153:2153) (2198:2198:2198))
        (PORT d[2] (1845:1845:1845) (1829:1829:1829))
        (PORT d[3] (1648:1648:1648) (1749:1749:1749))
        (PORT d[4] (1900:1900:1900) (1850:1850:1850))
        (PORT d[5] (2110:2110:2110) (2154:2154:2154))
        (PORT d[6] (2226:2226:2226) (2180:2180:2180))
        (PORT d[7] (2209:2209:2209) (2155:2155:2155))
        (PORT d[8] (2173:2173:2173) (2129:2129:2129))
        (PORT d[9] (2152:2152:2152) (2102:2102:2102))
        (PORT d[10] (2172:2172:2172) (2127:2127:2127))
        (PORT d[11] (1915:1915:1915) (1976:1976:1976))
        (PORT d[12] (1567:1567:1567) (1636:1636:1636))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (1562:1562:1562) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result1w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (1310:1310:1310) (1340:1340:1340))
        (PORT datad (2521:2521:2521) (2425:2425:2425))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1940:1940:1940))
        (PORT d[1] (1892:1892:1892) (1917:1917:1917))
        (PORT d[2] (2149:2149:2149) (2170:2170:2170))
        (PORT d[3] (3364:3364:3364) (3504:3504:3504))
        (PORT d[4] (2140:2140:2140) (2143:2143:2143))
        (PORT d[5] (1883:1883:1883) (1915:1915:1915))
        (PORT d[6] (2438:2438:2438) (2443:2443:2443))
        (PORT d[7] (2416:2416:2416) (2414:2414:2414))
        (PORT d[8] (1852:1852:1852) (1883:1883:1883))
        (PORT d[9] (2105:2105:2105) (2107:2107:2107))
        (PORT d[10] (2066:2066:2066) (2069:2069:2069))
        (PORT d[11] (2199:2199:2199) (2210:2210:2210))
        (PORT d[12] (1923:1923:1923) (2036:2036:2036))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (2833:2833:2833) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1535:1535:1535))
        (PORT d[1] (1551:1551:1551) (1582:1582:1582))
        (PORT d[2] (1493:1493:1493) (1537:1537:1537))
        (PORT d[3] (3659:3659:3659) (3799:3799:3799))
        (PORT d[4] (1827:1827:1827) (1833:1833:1833))
        (PORT d[5] (1525:1525:1525) (1561:1561:1561))
        (PORT d[6] (2478:2478:2478) (2488:2488:2488))
        (PORT d[7] (1769:1769:1769) (1775:1775:1775))
        (PORT d[8] (1511:1511:1511) (1549:1549:1549))
        (PORT d[9] (1775:1775:1775) (1786:1786:1786))
        (PORT d[10] (1762:1762:1762) (1770:1770:1770))
        (PORT d[11] (1866:1866:1866) (1881:1881:1881))
        (PORT d[12] (2449:2449:2449) (2452:2452:2452))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (1986:1986:1986) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs410w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1366:1366:1366))
        (PORT datab (1807:1807:1807) (1744:1744:1744))
        (PORT datac (1345:1345:1345) (1382:1382:1382))
        (PORT datad (1455:1455:1455) (1405:1405:1405))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2864:2864:2864))
        (PORT d[1] (2266:2266:2266) (2307:2307:2307))
        (PORT d[2] (2400:2400:2400) (2474:2474:2474))
        (PORT d[3] (2327:2327:2327) (2370:2370:2370))
        (PORT d[4] (2266:2266:2266) (2307:2307:2307))
        (PORT d[5] (2519:2519:2519) (2556:2556:2556))
        (PORT d[6] (2894:2894:2894) (3011:3011:3011))
        (PORT d[7] (2155:2155:2155) (2174:2174:2174))
        (PORT d[8] (2409:2409:2409) (2443:2443:2443))
        (PORT d[9] (2106:2106:2106) (2125:2125:2125))
        (PORT d[10] (2064:2064:2064) (2071:2071:2071))
        (PORT d[11] (2412:2412:2412) (2440:2440:2440))
        (PORT d[12] (2116:2116:2116) (2136:2136:2136))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (1893:1893:1893) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1489:1489:1489))
        (PORT d[1] (1509:1509:1509) (1536:1536:1536))
        (PORT d[2] (3577:3577:3577) (3751:3751:3751))
        (PORT d[3] (4049:4049:4049) (4188:4188:4188))
        (PORT d[4] (1987:1987:1987) (1970:1970:1970))
        (PORT d[5] (1829:1829:1829) (1837:1837:1837))
        (PORT d[6] (1878:1878:1878) (1910:1910:1910))
        (PORT d[7] (1734:1734:1734) (1736:1736:1736))
        (PORT d[8] (2456:2456:2456) (2465:2465:2465))
        (PORT d[9] (1709:1709:1709) (1709:1709:1709))
        (PORT d[10] (1718:1718:1718) (1721:1721:1721))
        (PORT d[11] (2550:2550:2550) (2553:2553:2553))
        (PORT d[12] (2782:2782:2782) (2785:2785:2785))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (2227:2227:2227) (2159:2159:2159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs410w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1366:1366:1366))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1395:1395:1395) (1372:1372:1372))
        (PORT datad (1704:1704:1704) (1713:1713:1713))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1533:1533:1533))
        (PORT d[1] (1562:1562:1562) (1580:1580:1580))
        (PORT d[2] (3604:3604:3604) (3779:3779:3779))
        (PORT d[3] (4023:4023:4023) (4160:4160:4160))
        (PORT d[4] (2319:2319:2319) (2293:2293:2293))
        (PORT d[5] (1806:1806:1806) (1810:1810:1810))
        (PORT d[6] (1546:1546:1546) (1581:1581:1581))
        (PORT d[7] (1780:1780:1780) (1789:1789:1789))
        (PORT d[8] (2481:2481:2481) (2491:2491:2491))
        (PORT d[9] (1723:1723:1723) (1725:1725:1725))
        (PORT d[10] (1759:1759:1759) (1765:1765:1765))
        (PORT d[11] (2523:2523:2523) (2525:2525:2525))
        (PORT d[12] (3467:3467:3467) (3540:3540:3540))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (1175:1175:1175) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|vmem0\|altsyncram_component\|auto_generated\|mux2\|muxlut_result2w\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1374:1374:1374))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1770:1770:1770) (1726:1726:1726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|blank\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3108:3108:3108) (3010:3010:3010))
        (PORT datac (2285:2285:2285) (2259:2259:2259))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (753:753:753))
        (PORT datab (712:712:712) (738:738:738))
        (PORT datac (431:431:431) (485:485:485))
        (PORT datad (672:672:672) (691:691:691))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (537:537:537))
        (PORT datab (713:713:713) (746:746:746))
        (PORT datac (650:650:650) (680:680:680))
        (PORT datad (664:664:664) (693:693:693))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
