cocci_test_suite() {
	void __exit cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 752 */;
	int __init cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 745 */;
	struct platform_driver *const cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 740 */[];
	struct platform_driver cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 731 */;
	struct device *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 718 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 671 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 66 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 66 */;
	const struct soc_device_attribute *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 559 */;
	const struct soc_device_attribute cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 549 */[];
	struct drm_driver cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 522 */;
	const struct file_operations cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 510 */;
	unsigned int cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 51 */;
	const struct vm_operations_struct cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 504 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 50 */;
	struct drm_file *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 495 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 495 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 495 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 49 */;
	const struct drm_ioctl_desc cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 474 */[DRM_COMMAND_END - DRM_COMMAND_BASE];
	struct drm_gem_object *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 457 */;
	struct drm_omap_gem_info *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 456 */;
	void *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 453 */;
	u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 444 */;
	struct drm_omap_gem_new *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 443 */;
	struct drm_omap_param *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 422 */;
	struct omap_drm_private *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 421 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 330 */;
	enum omap_channel cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 319 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 274 */;
	enum drm_plane_type cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 271 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 218 */;
	struct device_node *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 209 */;
	const struct omap_drm_pipeline *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 184 */;
	const void *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 182 */;
	struct omap_drm_pipeline *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 166 */;
	struct omap_dss_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 154 */;
	const struct drm_mode_config_funcs cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 122 */;
	const struct drm_mode_config_helper_funcs cocci_id/* drivers/gpu/drm/omapdrm/omap_drv.c 118 */;
}
