--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26109494 paths analyzed, 937 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.747ns.
--------------------------------------------------------------------------------
Slack:                  76.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.712ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X15Y45.A4      net (fanout=9)        0.769   decoder/Maddsub_n0039_3
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.712ns (4.575ns logic, 19.137ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  76.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.530ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.B1      net (fanout=9)        1.027   Maddsub_n0039_4
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.530ns (4.400ns logic, 19.130ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  76.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.429ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X15Y45.A4      net (fanout=9)        0.769   decoder/Maddsub_n0039_3
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.429ns (4.551ns logic, 18.878ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  76.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.421ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C6      net (fanout=9)        0.404   decoder/Maddsub_n0039_3
    SLICE_X12Y45.C       Tilo                  0.255   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y45.B3      net (fanout=3)        0.621   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.421ns (4.571ns logic, 18.850ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  76.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.301ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.D6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.D       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW2
    SLICE_X14Y45.C5      net (fanout=1)        0.528   decoder/N144
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.301ns (4.401ns logic, 18.900ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  76.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.267ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.391   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.B1      net (fanout=9)        1.027   Maddsub_n0039_4
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.267ns (4.415ns logic, 18.852ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  76.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.265ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.A4      net (fanout=9)        0.771   Maddsub_n0039_4
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.265ns (4.401ns logic, 18.864ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  76.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.247ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.B1      net (fanout=9)        1.027   Maddsub_n0039_4
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.247ns (4.376ns logic, 18.871ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  76.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.179ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.D2      net (fanout=9)        1.057   decoder/Maddsub_n0039_3
    SLICE_X14Y46.D       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW2
    SLICE_X14Y45.C5      net (fanout=1)        0.528   decoder/N144
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.179ns (4.317ns logic, 18.862ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  76.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.138ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C6      net (fanout=9)        0.404   decoder/Maddsub_n0039_3
    SLICE_X12Y45.C       Tilo                  0.255   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y45.B3      net (fanout=3)        0.621   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.138ns (4.547ns logic, 18.591ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  76.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.135ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.A1      net (fanout=9)        1.003   decoder/Maddsub_n0039_3
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.135ns (4.317ns logic, 18.818ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  76.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.100ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.C6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.C       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW1
    SLICE_X14Y45.C6      net (fanout=1)        0.327   decoder/N143
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.100ns (4.401ns logic, 18.699ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  76.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.038ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.391   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.D6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.D       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW2
    SLICE_X14Y45.C5      net (fanout=1)        0.528   decoder/N144
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.038ns (4.416ns logic, 18.622ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  76.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.027ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X15Y45.A4      net (fanout=9)        0.769   decoder/Maddsub_n0039_3
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     23.027ns (4.575ns logic, 18.452ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  76.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.018ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.D6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.D       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW2
    SLICE_X14Y45.C5      net (fanout=1)        0.528   decoder/N144
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.018ns (4.377ns logic, 18.641ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  76.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      23.002ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.391   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.A4      net (fanout=9)        0.771   Maddsub_n0039_4
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     23.002ns (4.416ns logic, 18.586ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  76.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.984ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.391   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.B1      net (fanout=9)        1.027   Maddsub_n0039_4
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.984ns (4.391ns logic, 18.593ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  76.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.982ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.A4      net (fanout=9)        0.771   Maddsub_n0039_4
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.982ns (4.377ns logic, 18.605ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  77.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.935ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y43.A5      net (fanout=8)        1.431   M_ctrl_sel_new_pos[1]
    SLICE_X12Y43.AMUX    Topaa                 0.456   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<2>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X13Y45.B1      net (fanout=8)        0.936   decoder/Maddsub_n0039_2
    SLICE_X13Y45.B       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y45.A5      net (fanout=2)        0.654   decoder/N79
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.935ns (4.481ns logic, 18.454ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  77.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.927ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.C2      net (fanout=9)        1.006   decoder/Maddsub_n0039_3
    SLICE_X14Y46.C       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW1
    SLICE_X14Y45.C6      net (fanout=1)        0.327   decoder/N143
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.927ns (4.317ns logic, 18.610ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  77.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.926ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y43.A5      net (fanout=8)        1.431   M_ctrl_sel_new_pos[1]
    SLICE_X12Y43.AMUX    Topaa                 0.456   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<2>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C1      net (fanout=8)        0.955   decoder/Maddsub_n0039_2
    SLICE_X12Y45.C       Tilo                  0.255   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y45.B3      net (fanout=3)        0.621   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.926ns (4.476ns logic, 18.450ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  77.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.896ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.D2      net (fanout=9)        1.057   decoder/Maddsub_n0039_3
    SLICE_X14Y46.D       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW2
    SLICE_X14Y45.C5      net (fanout=1)        0.528   decoder/N144
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.896ns (4.293ns logic, 18.603ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  77.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.871ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X11Y46.D4      net (fanout=8)        0.738   M_ctrl_sel_new_pos[1]
    SLICE_X11Y46.D       Tilo                  0.259   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y45.D6      net (fanout=3)        0.635   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y45.D       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0039_Madd_lut<1>1
    SLICE_X15Y45.A2      net (fanout=7)        0.970   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.871ns (4.542ns logic, 18.329ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  77.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.852ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.A1      net (fanout=9)        1.003   decoder/Maddsub_n0039_3
    SLICE_X14Y45.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y45.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.852ns (4.293ns logic, 18.559ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  77.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.845ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y45.B1      net (fanout=9)        1.027   Maddsub_n0039_4
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     22.845ns (4.400ns logic, 18.445ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  77.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.844ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X13Y45.A6      net (fanout=9)        0.410   Maddsub_n0039_4
    SLICE_X13Y45.A       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1778
    SLICE_X14Y45.D5      net (fanout=1)        0.455   decoder/Sh1778
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.844ns (4.424ns logic, 18.420ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  77.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.837ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.391   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.C6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.C       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW1
    SLICE_X14Y45.C6      net (fanout=1)        0.327   decoder/N143
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.837ns (4.416ns logic, 18.421ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  77.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.817ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.BX      net (fanout=5)        1.023   decoder/temp_pos[1]
    SLICE_X12Y43.CMUX    Taxc                  0.376   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X14Y46.C6      net (fanout=9)        0.817   Maddsub_n0039_4
    SLICE_X14Y46.C       Tilo                  0.235   decoder/N144
                                                       decoder/Sh1775_SW1
    SLICE_X14Y45.C6      net (fanout=1)        0.327   decoder/N143
    SLICE_X14Y45.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X10Y49.A2      net (fanout=4)        1.433   alu/N146
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       alu/Mmux_alu313_SW8
    SLICE_X10Y49.B6      net (fanout=1)        0.143   N76
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.817ns (4.377ns logic, 18.440ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  77.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.777ns (Levels of Logic = 16)
  Clock Path Skew:      -0.026ns (0.314 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.D2      net (fanout=8)        1.637   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.D       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_xor<1>11
    SLICE_X12Y43.AX      net (fanout=5)        0.745   decoder/temp_pos[1]
    SLICE_X12Y43.BMUX    Taxb                  0.292   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X15Y45.A4      net (fanout=9)        0.769   decoder/Maddsub_n0039_3
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X12Y58.B6      net (fanout=4)        0.642   alu/N146
    SLICE_X12Y58.B       Tilo                  0.254   M_ctrl_alufn[0]
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.D4       net (fanout=1)        0.924   N69
    SLICE_X9Y54.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     22.777ns (4.594ns logic, 18.183ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  77.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.778ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D3       net (fanout=13)       3.363   M_state_q_FSM_FFd4_1
    SLICE_X7Y24.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A5      net (fanout=1)        2.344   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y43.A5      net (fanout=8)        1.431   M_ctrl_sel_new_pos[1]
    SLICE_X12Y43.AMUX    Topaa                 0.456   Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<2>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X15Y45.A3      net (fanout=8)        0.881   decoder/Maddsub_n0039_2
    SLICE_X15Y45.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y45.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y45.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y45.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y45.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X15Y53.B1      net (fanout=17)       1.535   Sh1779
    SLICE_X15Y53.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X12Y52.AX      net (fanout=7)        1.534   M_alu_a[0]
    SLICE_X12Y52.COUT    Taxcy                 0.248   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X12Y53.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X12Y54.COUT    Tbyp                  0.093   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X12Y55.DMUX    Tcind                 0.320   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y44.A4      net (fanout=2)        1.227   alu/M_cmp_call_n
    SLICE_X12Y44.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X13Y54.A4      net (fanout=6)        2.363   alu/Mmux_alu31
    SLICE_X13Y54.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X13Y54.C2      net (fanout=4)        0.551   alu/N146
    SLICE_X13Y54.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X10Y49.B4      net (fanout=1)        1.284   N77
    SLICE_X10Y49.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X10Y49.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd4-In
    SLICE_X10Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     22.778ns (4.480ns logic, 18.298ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.747|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26109494 paths, 0 nets, and 1638 connections

Design statistics:
   Minimum period:  23.747ns{1}   (Maximum frequency:  42.111MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  7 02:00:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



