<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2520pt" height="684pt"
 viewBox="0.00 0.00 2520.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2516,-680 2516,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2492,-8 2492,-8 2498,-8 2504,-14 2504,-20 2504,-20 2504,-656 2504,-656 2504,-662 2498,-668 2492,-668 2492,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1256" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1256" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2484,-16 2484,-16 2490,-16 2496,-22 2496,-28 2496,-28 2496,-610 2496,-610 2496,-616 2490,-622 2484,-622 2484,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1256" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1256" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1611,-24C1611,-24 2476,-24 2476,-24 2482,-24 2488,-30 2488,-36 2488,-36 2488,-380 2488,-380 2488,-386 2482,-392 2476,-392 2476,-392 1611,-392 1611,-392 1605,-392 1599,-386 1599,-380 1599,-380 1599,-36 1599,-36 1599,-30 1605,-24 1611,-24"/>
<text text-anchor="middle" x="2043.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2043.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2134,-147C2134,-147 2468,-147 2468,-147 2474,-147 2480,-153 2480,-159 2480,-159 2480,-334 2480,-334 2480,-340 2474,-346 2468,-346 2468,-346 2134,-346 2134,-346 2128,-346 2122,-340 2122,-334 2122,-334 2122,-159 2122,-159 2122,-153 2128,-147 2134,-147"/>
<text text-anchor="middle" x="2301" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2301" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2142,-155C2142,-155 2285,-155 2285,-155 2291,-155 2297,-161 2297,-167 2297,-167 2297,-288 2297,-288 2297,-294 2291,-300 2285,-300 2285,-300 2142,-300 2142,-300 2136,-300 2130,-294 2130,-288 2130,-288 2130,-167 2130,-167 2130,-161 2136,-155 2142,-155"/>
<text text-anchor="middle" x="2213.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2213.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2150,-163C2150,-163 2277,-163 2277,-163 2283,-163 2289,-169 2289,-175 2289,-175 2289,-242 2289,-242 2289,-248 2283,-254 2277,-254 2277,-254 2150,-254 2150,-254 2144,-254 2138,-248 2138,-242 2138,-242 2138,-175 2138,-175 2138,-169 2144,-163 2150,-163"/>
<text text-anchor="middle" x="2213.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2213.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2317,-155C2317,-155 2460,-155 2460,-155 2466,-155 2472,-161 2472,-167 2472,-167 2472,-288 2472,-288 2472,-294 2466,-300 2460,-300 2460,-300 2317,-300 2317,-300 2311,-300 2305,-294 2305,-288 2305,-288 2305,-167 2305,-167 2305,-161 2311,-155 2317,-155"/>
<text text-anchor="middle" x="2388.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2388.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2325,-163C2325,-163 2452,-163 2452,-163 2458,-163 2464,-169 2464,-175 2464,-175 2464,-242 2464,-242 2464,-248 2458,-254 2452,-254 2452,-254 2325,-254 2325,-254 2319,-254 2313,-248 2313,-242 2313,-242 2313,-175 2313,-175 2313,-169 2319,-163 2325,-163"/>
<text text-anchor="middle" x="2388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1813,-32C1813,-32 1975,-32 1975,-32 1981,-32 1987,-38 1987,-44 1987,-44 1987,-111 1987,-111 1987,-117 1981,-123 1975,-123 1975,-123 1813,-123 1813,-123 1807,-123 1801,-117 1801,-111 1801,-111 1801,-44 1801,-44 1801,-38 1807,-32 1813,-32"/>
<text text-anchor="middle" x="1894" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1894" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1619,-32C1619,-32 1781,-32 1781,-32 1787,-32 1793,-38 1793,-44 1793,-44 1793,-111 1793,-111 1793,-117 1787,-123 1781,-123 1781,-123 1619,-123 1619,-123 1613,-123 1607,-117 1607,-111 1607,-111 1607,-44 1607,-44 1607,-38 1613,-32 1619,-32"/>
<text text-anchor="middle" x="1700" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1700" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2015,-32C2015,-32 2177,-32 2177,-32 2183,-32 2189,-38 2189,-44 2189,-44 2189,-111 2189,-111 2189,-117 2183,-123 2177,-123 2177,-123 2015,-123 2015,-123 2009,-123 2003,-117 2003,-111 2003,-111 2003,-44 2003,-44 2003,-38 2009,-32 2015,-32"/>
<text text-anchor="middle" x="2096" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2096" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2213,-32C2213,-32 2375,-32 2375,-32 2381,-32 2387,-38 2387,-44 2387,-44 2387,-111 2387,-111 2387,-117 2381,-123 2375,-123 2375,-123 2213,-123 2213,-123 2207,-123 2201,-117 2201,-111 2201,-111 2201,-44 2201,-44 2201,-38 2207,-32 2213,-32"/>
<text text-anchor="middle" x="2294" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2294" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1825,-163C1825,-163 2102,-163 2102,-163 2108,-163 2114,-169 2114,-175 2114,-175 2114,-242 2114,-242 2114,-248 2108,-254 2102,-254 2102,-254 1825,-254 1825,-254 1819,-254 1813,-248 1813,-242 1813,-242 1813,-175 1813,-175 1813,-169 1819,-163 1825,-163"/>
<text text-anchor="middle" x="1963.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1963.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M236,-24C236,-24 1101,-24 1101,-24 1107,-24 1113,-30 1113,-36 1113,-36 1113,-380 1113,-380 1113,-386 1107,-392 1101,-392 1101,-392 236,-392 236,-392 230,-392 224,-386 224,-380 224,-380 224,-36 224,-36 224,-30 230,-24 236,-24"/>
<text text-anchor="middle" x="668.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="668.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M759,-147C759,-147 1093,-147 1093,-147 1099,-147 1105,-153 1105,-159 1105,-159 1105,-334 1105,-334 1105,-340 1099,-346 1093,-346 1093,-346 759,-346 759,-346 753,-346 747,-340 747,-334 747,-334 747,-159 747,-159 747,-153 753,-147 759,-147"/>
<text text-anchor="middle" x="926" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="926" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M767,-155C767,-155 910,-155 910,-155 916,-155 922,-161 922,-167 922,-167 922,-288 922,-288 922,-294 916,-300 910,-300 910,-300 767,-300 767,-300 761,-300 755,-294 755,-288 755,-288 755,-167 755,-167 755,-161 761,-155 767,-155"/>
<text text-anchor="middle" x="838.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="838.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M775,-163C775,-163 902,-163 902,-163 908,-163 914,-169 914,-175 914,-175 914,-242 914,-242 914,-248 908,-254 902,-254 902,-254 775,-254 775,-254 769,-254 763,-248 763,-242 763,-242 763,-175 763,-175 763,-169 769,-163 775,-163"/>
<text text-anchor="middle" x="838.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="838.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M942,-155C942,-155 1085,-155 1085,-155 1091,-155 1097,-161 1097,-167 1097,-167 1097,-288 1097,-288 1097,-294 1091,-300 1085,-300 1085,-300 942,-300 942,-300 936,-300 930,-294 930,-288 930,-288 930,-167 930,-167 930,-161 936,-155 942,-155"/>
<text text-anchor="middle" x="1013.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1013.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M950,-163C950,-163 1077,-163 1077,-163 1083,-163 1089,-169 1089,-175 1089,-175 1089,-242 1089,-242 1089,-248 1083,-254 1077,-254 1077,-254 950,-254 950,-254 944,-254 938,-248 938,-242 938,-242 938,-175 938,-175 938,-169 944,-163 950,-163"/>
<text text-anchor="middle" x="1013.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1013.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M492,-32C492,-32 654,-32 654,-32 660,-32 666,-38 666,-44 666,-44 666,-111 666,-111 666,-117 660,-123 654,-123 654,-123 492,-123 492,-123 486,-123 480,-117 480,-111 480,-111 480,-44 480,-44 480,-38 486,-32 492,-32"/>
<text text-anchor="middle" x="573" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="573" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M272,-32C272,-32 434,-32 434,-32 440,-32 446,-38 446,-44 446,-44 446,-111 446,-111 446,-117 440,-123 434,-123 434,-123 272,-123 272,-123 266,-123 260,-117 260,-111 260,-111 260,-44 260,-44 260,-38 266,-32 272,-32"/>
<text text-anchor="middle" x="353" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="353" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M737,-32C737,-32 899,-32 899,-32 905,-32 911,-38 911,-44 911,-44 911,-111 911,-111 911,-117 905,-123 899,-123 899,-123 737,-123 737,-123 731,-123 725,-117 725,-111 725,-111 725,-44 725,-44 725,-38 731,-32 737,-32"/>
<text text-anchor="middle" x="818" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="818" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M931,-32C931,-32 1093,-32 1093,-32 1099,-32 1105,-38 1105,-44 1105,-44 1105,-111 1105,-111 1105,-117 1099,-123 1093,-123 1093,-123 931,-123 931,-123 925,-123 919,-117 919,-111 919,-111 919,-44 919,-44 919,-38 925,-32 931,-32"/>
<text text-anchor="middle" x="1012" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1012" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M450,-163C450,-163 727,-163 727,-163 733,-163 739,-169 739,-175 739,-175 739,-242 739,-242 739,-248 733,-254 727,-254 727,-254 450,-254 450,-254 444,-254 438,-248 438,-242 438,-242 438,-175 438,-175 438,-169 444,-163 450,-163"/>
<text text-anchor="middle" x="588.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="588.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust205"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M936,-400C936,-400 1172,-400 1172,-400 1178,-400 1184,-406 1184,-412 1184,-412 1184,-479 1184,-479 1184,-485 1178,-491 1172,-491 1172,-491 936,-491 936,-491 930,-491 924,-485 924,-479 924,-479 924,-412 924,-412 924,-406 930,-400 936,-400"/>
<text text-anchor="middle" x="1054" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1054" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1200,-32C1200,-32 1362,-32 1362,-32 1368,-32 1374,-38 1374,-44 1374,-44 1374,-111 1374,-111 1374,-117 1368,-123 1362,-123 1362,-123 1200,-123 1200,-123 1194,-123 1188,-117 1188,-111 1188,-111 1188,-44 1188,-44 1188,-38 1194,-32 1200,-32"/>
<text text-anchor="middle" x="1281" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1281" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1343,-163C1343,-163 1579,-163 1579,-163 1585,-163 1591,-169 1591,-175 1591,-175 1591,-242 1591,-242 1591,-248 1585,-254 1579,-254 1579,-254 1343,-254 1343,-254 1337,-254 1331,-248 1331,-242 1331,-242 1331,-175 1331,-175 1331,-169 1337,-163 1343,-163"/>
<text text-anchor="middle" x="1461" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1461" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1143,-163C1143,-163 1211,-163 1211,-163 1217,-163 1223,-169 1223,-175 1223,-175 1223,-242 1223,-242 1223,-248 1217,-254 1211,-254 1211,-254 1143,-254 1143,-254 1137,-254 1131,-248 1131,-242 1131,-242 1131,-175 1131,-175 1131,-169 1137,-163 1143,-163"/>
<text text-anchor="middle" x="1177" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="1177" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust221"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1243,-163C1243,-163 1311,-163 1311,-163 1317,-163 1323,-169 1323,-175 1323,-175 1323,-242 1323,-242 1323,-248 1317,-254 1311,-254 1311,-254 1243,-254 1243,-254 1237,-254 1231,-248 1231,-242 1231,-242 1231,-175 1231,-175 1231,-169 1237,-163 1243,-163"/>
<text text-anchor="middle" x="1277" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="1277" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 104,-163 104,-163 110,-163 116,-169 116,-175 116,-175 116,-242 116,-242 116,-248 110,-254 104,-254 104,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="70" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="70" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust229" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust229"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M136,-163C136,-163 204,-163 204,-163 210,-163 216,-169 216,-175 216,-175 216,-242 216,-242 216,-248 210,-254 204,-254 204,-254 136,-254 136,-254 130,-254 124,-248 124,-242 124,-242 124,-175 124,-175 124,-169 130,-163 136,-163"/>
<text text-anchor="middle" x="170" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="170" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1088.5,-539.5C1088.5,-539.5 1155.5,-539.5 1155.5,-539.5 1161.5,-539.5 1167.5,-545.5 1167.5,-551.5 1167.5,-551.5 1167.5,-563.5 1167.5,-563.5 1167.5,-569.5 1161.5,-575.5 1155.5,-575.5 1155.5,-575.5 1088.5,-575.5 1088.5,-575.5 1082.5,-575.5 1076.5,-569.5 1076.5,-563.5 1076.5,-563.5 1076.5,-551.5 1076.5,-551.5 1076.5,-545.5 1082.5,-539.5 1088.5,-539.5"/>
<text text-anchor="middle" x="1122" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1080,-408.5C1080,-408.5 1164,-408.5 1164,-408.5 1170,-408.5 1176,-414.5 1176,-420.5 1176,-420.5 1176,-432.5 1176,-432.5 1176,-438.5 1170,-444.5 1164,-444.5 1164,-444.5 1080,-444.5 1080,-444.5 1074,-444.5 1068,-438.5 1068,-432.5 1068,-432.5 1068,-420.5 1068,-420.5 1068,-414.5 1074,-408.5 1080,-408.5"/>
<text text-anchor="middle" x="1122" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1122,-539.37C1122,-517.78 1122,-480.41 1122,-454.85"/>
<polygon fill="black" stroke="black" points="1125.5,-454.7 1122,-444.7 1118.5,-454.7 1125.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1729,-171.5C1729,-171.5 1791,-171.5 1791,-171.5 1797,-171.5 1803,-177.5 1803,-183.5 1803,-183.5 1803,-195.5 1803,-195.5 1803,-201.5 1797,-207.5 1791,-207.5 1791,-207.5 1729,-207.5 1729,-207.5 1723,-207.5 1717,-201.5 1717,-195.5 1717,-195.5 1717,-183.5 1717,-183.5 1717,-177.5 1723,-171.5 1729,-171.5"/>
<text text-anchor="middle" x="1760" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1919.5,-40.5C1919.5,-40.5 1966.5,-40.5 1966.5,-40.5 1972.5,-40.5 1978.5,-46.5 1978.5,-52.5 1978.5,-52.5 1978.5,-64.5 1978.5,-64.5 1978.5,-70.5 1972.5,-76.5 1966.5,-76.5 1966.5,-76.5 1919.5,-76.5 1919.5,-76.5 1913.5,-76.5 1907.5,-70.5 1907.5,-64.5 1907.5,-64.5 1907.5,-52.5 1907.5,-52.5 1907.5,-46.5 1913.5,-40.5 1919.5,-40.5"/>
<text text-anchor="middle" x="1943" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1776.32,-171.48C1785.26,-163.04 1796.96,-153.32 1809,-147 1845.28,-127.97 1864.39,-146.43 1898,-123 1911.56,-113.55 1922.43,-98.63 1930.09,-85.63"/>
<polygon fill="black" stroke="black" points="1933.31,-87.05 1935.1,-76.61 1927.19,-83.66 1933.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1619.5,-171.5C1619.5,-171.5 1686.5,-171.5 1686.5,-171.5 1692.5,-171.5 1698.5,-177.5 1698.5,-183.5 1698.5,-183.5 1698.5,-195.5 1698.5,-195.5 1698.5,-201.5 1692.5,-207.5 1686.5,-207.5 1686.5,-207.5 1619.5,-207.5 1619.5,-207.5 1613.5,-207.5 1607.5,-201.5 1607.5,-195.5 1607.5,-195.5 1607.5,-183.5 1607.5,-183.5 1607.5,-177.5 1613.5,-171.5 1619.5,-171.5"/>
<text text-anchor="middle" x="1653" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1725.5,-40.5C1725.5,-40.5 1772.5,-40.5 1772.5,-40.5 1778.5,-40.5 1784.5,-46.5 1784.5,-52.5 1784.5,-52.5 1784.5,-64.5 1784.5,-64.5 1784.5,-70.5 1778.5,-76.5 1772.5,-76.5 1772.5,-76.5 1725.5,-76.5 1725.5,-76.5 1719.5,-76.5 1713.5,-70.5 1713.5,-64.5 1713.5,-64.5 1713.5,-52.5 1713.5,-52.5 1713.5,-46.5 1719.5,-40.5 1725.5,-40.5"/>
<text text-anchor="middle" x="1749" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1666.64,-171.42C1677.03,-158.3 1691.62,-139.66 1704,-123 1713.18,-110.64 1723.11,-96.7 1731.29,-85.04"/>
<polygon fill="black" stroke="black" points="1734.31,-86.83 1737.17,-76.63 1728.58,-82.82 1734.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2158,-171.5C2158,-171.5 2188,-171.5 2188,-171.5 2194,-171.5 2200,-177.5 2200,-183.5 2200,-183.5 2200,-195.5 2200,-195.5 2200,-201.5 2194,-207.5 2188,-207.5 2188,-207.5 2158,-207.5 2158,-207.5 2152,-207.5 2146,-201.5 2146,-195.5 2146,-195.5 2146,-183.5 2146,-183.5 2146,-177.5 2152,-171.5 2158,-171.5"/>
<text text-anchor="middle" x="2173" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2121.5,-40.5C2121.5,-40.5 2168.5,-40.5 2168.5,-40.5 2174.5,-40.5 2180.5,-46.5 2180.5,-52.5 2180.5,-52.5 2180.5,-64.5 2180.5,-64.5 2180.5,-70.5 2174.5,-76.5 2168.5,-76.5 2168.5,-76.5 2121.5,-76.5 2121.5,-76.5 2115.5,-76.5 2109.5,-70.5 2109.5,-64.5 2109.5,-64.5 2109.5,-52.5 2109.5,-52.5 2109.5,-46.5 2115.5,-40.5 2121.5,-40.5"/>
<text text-anchor="middle" x="2145" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2169.28,-171.37C2164.57,-149.68 2156.41,-112.08 2150.86,-86.51"/>
<polygon fill="black" stroke="black" points="2154.28,-85.73 2148.73,-76.7 2147.43,-87.22 2154.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2333,-171.5C2333,-171.5 2363,-171.5 2363,-171.5 2369,-171.5 2375,-177.5 2375,-183.5 2375,-183.5 2375,-195.5 2375,-195.5 2375,-201.5 2369,-207.5 2363,-207.5 2363,-207.5 2333,-207.5 2333,-207.5 2327,-207.5 2321,-201.5 2321,-195.5 2321,-195.5 2321,-183.5 2321,-183.5 2321,-177.5 2327,-171.5 2333,-171.5"/>
<text text-anchor="middle" x="2348" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2319.5,-40.5C2319.5,-40.5 2366.5,-40.5 2366.5,-40.5 2372.5,-40.5 2378.5,-46.5 2378.5,-52.5 2378.5,-52.5 2378.5,-64.5 2378.5,-64.5 2378.5,-70.5 2372.5,-76.5 2366.5,-76.5 2366.5,-76.5 2319.5,-76.5 2319.5,-76.5 2313.5,-76.5 2307.5,-70.5 2307.5,-64.5 2307.5,-64.5 2307.5,-52.5 2307.5,-52.5 2307.5,-46.5 2313.5,-40.5 2319.5,-40.5"/>
<text text-anchor="middle" x="2343" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2347.34,-171.37C2346.5,-149.78 2345.05,-112.41 2344.06,-86.85"/>
<polygon fill="black" stroke="black" points="2347.55,-86.56 2343.67,-76.7 2340.56,-86.83 2347.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1821,-40.5C1821,-40.5 1877,-40.5 1877,-40.5 1883,-40.5 1889,-46.5 1889,-52.5 1889,-52.5 1889,-64.5 1889,-64.5 1889,-70.5 1883,-76.5 1877,-76.5 1877,-76.5 1821,-76.5 1821,-76.5 1815,-76.5 1809,-70.5 1809,-64.5 1809,-64.5 1809,-52.5 1809,-52.5 1809,-46.5 1815,-40.5 1821,-40.5"/>
<text text-anchor="middle" x="1849" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1627,-40.5C1627,-40.5 1683,-40.5 1683,-40.5 1689,-40.5 1695,-46.5 1695,-52.5 1695,-52.5 1695,-64.5 1695,-64.5 1695,-70.5 1689,-76.5 1683,-76.5 1683,-76.5 1627,-76.5 1627,-76.5 1621,-76.5 1615,-70.5 1615,-64.5 1615,-64.5 1615,-52.5 1615,-52.5 1615,-46.5 1621,-40.5 1627,-40.5"/>
<text text-anchor="middle" x="1655" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2023,-40.5C2023,-40.5 2079,-40.5 2079,-40.5 2085,-40.5 2091,-46.5 2091,-52.5 2091,-52.5 2091,-64.5 2091,-64.5 2091,-70.5 2085,-76.5 2079,-76.5 2079,-76.5 2023,-76.5 2023,-76.5 2017,-76.5 2011,-70.5 2011,-64.5 2011,-64.5 2011,-52.5 2011,-52.5 2011,-46.5 2017,-40.5 2023,-40.5"/>
<text text-anchor="middle" x="2051" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2221,-40.5C2221,-40.5 2277,-40.5 2277,-40.5 2283,-40.5 2289,-46.5 2289,-52.5 2289,-52.5 2289,-64.5 2289,-64.5 2289,-70.5 2283,-76.5 2277,-76.5 2277,-76.5 2221,-76.5 2221,-76.5 2215,-76.5 2209,-70.5 2209,-64.5 2209,-64.5 2209,-52.5 2209,-52.5 2209,-46.5 2215,-40.5 2221,-40.5"/>
<text text-anchor="middle" x="2249" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2022.5,-171.5C2022.5,-171.5 2093.5,-171.5 2093.5,-171.5 2099.5,-171.5 2105.5,-177.5 2105.5,-183.5 2105.5,-183.5 2105.5,-195.5 2105.5,-195.5 2105.5,-201.5 2099.5,-207.5 2093.5,-207.5 2093.5,-207.5 2022.5,-207.5 2022.5,-207.5 2016.5,-207.5 2010.5,-201.5 2010.5,-195.5 2010.5,-195.5 2010.5,-183.5 2010.5,-183.5 2010.5,-177.5 2016.5,-171.5 2022.5,-171.5"/>
<text text-anchor="middle" x="2058" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1905.5,-171.5C1905.5,-171.5 1980.5,-171.5 1980.5,-171.5 1986.5,-171.5 1992.5,-177.5 1992.5,-183.5 1992.5,-183.5 1992.5,-195.5 1992.5,-195.5 1992.5,-201.5 1986.5,-207.5 1980.5,-207.5 1980.5,-207.5 1905.5,-207.5 1905.5,-207.5 1899.5,-207.5 1893.5,-201.5 1893.5,-195.5 1893.5,-195.5 1893.5,-183.5 1893.5,-183.5 1893.5,-177.5 1899.5,-171.5 1905.5,-171.5"/>
<text text-anchor="middle" x="1943" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1833,-171.5C1833,-171.5 1863,-171.5 1863,-171.5 1869,-171.5 1875,-177.5 1875,-183.5 1875,-183.5 1875,-195.5 1875,-195.5 1875,-201.5 1869,-207.5 1863,-207.5 1863,-207.5 1833,-207.5 1833,-207.5 1827,-207.5 1821,-201.5 1821,-195.5 1821,-195.5 1821,-183.5 1821,-183.5 1821,-177.5 1827,-171.5 1833,-171.5"/>
<text text-anchor="middle" x="1848" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M354,-171.5C354,-171.5 416,-171.5 416,-171.5 422,-171.5 428,-177.5 428,-183.5 428,-183.5 428,-195.5 428,-195.5 428,-201.5 422,-207.5 416,-207.5 416,-207.5 354,-207.5 354,-207.5 348,-207.5 342,-201.5 342,-195.5 342,-195.5 342,-183.5 342,-183.5 342,-177.5 348,-171.5 354,-171.5"/>
<text text-anchor="middle" x="385" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M500.5,-40.5C500.5,-40.5 547.5,-40.5 547.5,-40.5 553.5,-40.5 559.5,-46.5 559.5,-52.5 559.5,-52.5 559.5,-64.5 559.5,-64.5 559.5,-70.5 553.5,-76.5 547.5,-76.5 547.5,-76.5 500.5,-76.5 500.5,-76.5 494.5,-76.5 488.5,-70.5 488.5,-64.5 488.5,-64.5 488.5,-52.5 488.5,-52.5 488.5,-46.5 494.5,-40.5 500.5,-40.5"/>
<text text-anchor="middle" x="524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M403.46,-171.37C427.66,-148.91 470.25,-109.38 497.78,-83.83"/>
<polygon fill="black" stroke="black" points="500.52,-86.07 505.47,-76.7 495.75,-80.94 500.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M244.5,-171.5C244.5,-171.5 311.5,-171.5 311.5,-171.5 317.5,-171.5 323.5,-177.5 323.5,-183.5 323.5,-183.5 323.5,-195.5 323.5,-195.5 323.5,-201.5 317.5,-207.5 311.5,-207.5 311.5,-207.5 244.5,-207.5 244.5,-207.5 238.5,-207.5 232.5,-201.5 232.5,-195.5 232.5,-195.5 232.5,-183.5 232.5,-183.5 232.5,-177.5 238.5,-171.5 244.5,-171.5"/>
<text text-anchor="middle" x="278" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M280.5,-40.5C280.5,-40.5 327.5,-40.5 327.5,-40.5 333.5,-40.5 339.5,-46.5 339.5,-52.5 339.5,-52.5 339.5,-64.5 339.5,-64.5 339.5,-70.5 333.5,-76.5 327.5,-76.5 327.5,-76.5 280.5,-76.5 280.5,-76.5 274.5,-76.5 268.5,-70.5 268.5,-64.5 268.5,-64.5 268.5,-52.5 268.5,-52.5 268.5,-46.5 274.5,-40.5 280.5,-40.5"/>
<text text-anchor="middle" x="304" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M281.45,-171.37C285.82,-149.68 293.4,-112.08 298.56,-86.51"/>
<polygon fill="black" stroke="black" points="301.99,-87.2 300.53,-76.7 295.13,-85.81 301.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M783,-171.5C783,-171.5 813,-171.5 813,-171.5 819,-171.5 825,-177.5 825,-183.5 825,-183.5 825,-195.5 825,-195.5 825,-201.5 819,-207.5 813,-207.5 813,-207.5 783,-207.5 783,-207.5 777,-207.5 771,-201.5 771,-195.5 771,-195.5 771,-183.5 771,-183.5 771,-177.5 777,-171.5 783,-171.5"/>
<text text-anchor="middle" x="798" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M745.5,-40.5C745.5,-40.5 792.5,-40.5 792.5,-40.5 798.5,-40.5 804.5,-46.5 804.5,-52.5 804.5,-52.5 804.5,-64.5 804.5,-64.5 804.5,-70.5 798.5,-76.5 792.5,-76.5 792.5,-76.5 745.5,-76.5 745.5,-76.5 739.5,-76.5 733.5,-70.5 733.5,-64.5 733.5,-64.5 733.5,-52.5 733.5,-52.5 733.5,-46.5 739.5,-40.5 745.5,-40.5"/>
<text text-anchor="middle" x="769" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M794.15,-171.37C789.27,-149.68 780.82,-112.08 775.07,-86.51"/>
<polygon fill="black" stroke="black" points="778.48,-85.69 772.87,-76.7 771.65,-87.23 778.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M958,-171.5C958,-171.5 988,-171.5 988,-171.5 994,-171.5 1000,-177.5 1000,-183.5 1000,-183.5 1000,-195.5 1000,-195.5 1000,-201.5 994,-207.5 988,-207.5 988,-207.5 958,-207.5 958,-207.5 952,-207.5 946,-201.5 946,-195.5 946,-195.5 946,-183.5 946,-183.5 946,-177.5 952,-171.5 958,-171.5"/>
<text text-anchor="middle" x="973" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M939.5,-40.5C939.5,-40.5 986.5,-40.5 986.5,-40.5 992.5,-40.5 998.5,-46.5 998.5,-52.5 998.5,-52.5 998.5,-64.5 998.5,-64.5 998.5,-70.5 992.5,-76.5 986.5,-76.5 986.5,-76.5 939.5,-76.5 939.5,-76.5 933.5,-76.5 927.5,-70.5 927.5,-64.5 927.5,-64.5 927.5,-52.5 927.5,-52.5 927.5,-46.5 933.5,-40.5 939.5,-40.5"/>
<text text-anchor="middle" x="963" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M971.67,-171.37C970,-149.78 967.1,-112.41 965.12,-86.85"/>
<polygon fill="black" stroke="black" points="968.6,-86.4 964.33,-76.7 961.62,-86.94 968.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M590,-40.5C590,-40.5 646,-40.5 646,-40.5 652,-40.5 658,-46.5 658,-52.5 658,-52.5 658,-64.5 658,-64.5 658,-70.5 652,-76.5 646,-76.5 646,-76.5 590,-76.5 590,-76.5 584,-76.5 578,-70.5 578,-64.5 578,-64.5 578,-52.5 578,-52.5 578,-46.5 584,-40.5 590,-40.5"/>
<text text-anchor="middle" x="618" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M370,-40.5C370,-40.5 426,-40.5 426,-40.5 432,-40.5 438,-46.5 438,-52.5 438,-52.5 438,-64.5 438,-64.5 438,-70.5 432,-76.5 426,-76.5 426,-76.5 370,-76.5 370,-76.5 364,-76.5 358,-70.5 358,-64.5 358,-64.5 358,-52.5 358,-52.5 358,-46.5 364,-40.5 370,-40.5"/>
<text text-anchor="middle" x="398" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M835,-40.5C835,-40.5 891,-40.5 891,-40.5 897,-40.5 903,-46.5 903,-52.5 903,-52.5 903,-64.5 903,-64.5 903,-70.5 897,-76.5 891,-76.5 891,-76.5 835,-76.5 835,-76.5 829,-76.5 823,-70.5 823,-64.5 823,-64.5 823,-52.5 823,-52.5 823,-46.5 829,-40.5 835,-40.5"/>
<text text-anchor="middle" x="863" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1029,-40.5C1029,-40.5 1085,-40.5 1085,-40.5 1091,-40.5 1097,-46.5 1097,-52.5 1097,-52.5 1097,-64.5 1097,-64.5 1097,-70.5 1091,-76.5 1085,-76.5 1085,-76.5 1029,-76.5 1029,-76.5 1023,-76.5 1017,-70.5 1017,-64.5 1017,-64.5 1017,-52.5 1017,-52.5 1017,-46.5 1023,-40.5 1029,-40.5"/>
<text text-anchor="middle" x="1057" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M647.5,-171.5C647.5,-171.5 718.5,-171.5 718.5,-171.5 724.5,-171.5 730.5,-177.5 730.5,-183.5 730.5,-183.5 730.5,-195.5 730.5,-195.5 730.5,-201.5 724.5,-207.5 718.5,-207.5 718.5,-207.5 647.5,-207.5 647.5,-207.5 641.5,-207.5 635.5,-201.5 635.5,-195.5 635.5,-195.5 635.5,-183.5 635.5,-183.5 635.5,-177.5 641.5,-171.5 647.5,-171.5"/>
<text text-anchor="middle" x="683" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M530.5,-171.5C530.5,-171.5 605.5,-171.5 605.5,-171.5 611.5,-171.5 617.5,-177.5 617.5,-183.5 617.5,-183.5 617.5,-195.5 617.5,-195.5 617.5,-201.5 611.5,-207.5 605.5,-207.5 605.5,-207.5 530.5,-207.5 530.5,-207.5 524.5,-207.5 518.5,-201.5 518.5,-195.5 518.5,-195.5 518.5,-183.5 518.5,-183.5 518.5,-177.5 524.5,-171.5 530.5,-171.5"/>
<text text-anchor="middle" x="568" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M458,-171.5C458,-171.5 488,-171.5 488,-171.5 494,-171.5 500,-177.5 500,-183.5 500,-183.5 500,-195.5 500,-195.5 500,-201.5 494,-207.5 488,-207.5 488,-207.5 458,-207.5 458,-207.5 452,-207.5 446,-201.5 446,-195.5 446,-195.5 446,-183.5 446,-183.5 446,-177.5 452,-171.5 458,-171.5"/>
<text text-anchor="middle" x="473" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1186.29,-425.11C1383.76,-423.65 1970.11,-417.21 2002,-392 2059.54,-346.52 2061.14,-247.35 2059.26,-207.54"/>
<polygon fill="black" stroke="black" points="1186.04,-421.61 1176.07,-425.19 1186.09,-428.61 1186.04,-421.61"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1076.48,-404.87C1070.69,-402.91 1064.77,-401.2 1059,-400 1042.68,-396.6 772.59,-401.67 759,-392 697.46,-348.22 685.72,-248.07 683.5,-207.77"/>
<polygon fill="black" stroke="black" points="1075.46,-408.23 1086.05,-408.38 1077.87,-401.66 1075.46,-408.23"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1208,-40.5C1208,-40.5 1264,-40.5 1264,-40.5 1270,-40.5 1276,-46.5 1276,-52.5 1276,-52.5 1276,-64.5 1276,-64.5 1276,-70.5 1270,-76.5 1264,-76.5 1264,-76.5 1208,-76.5 1208,-76.5 1202,-76.5 1196,-70.5 1196,-64.5 1196,-64.5 1196,-52.5 1196,-52.5 1196,-46.5 1202,-40.5 1208,-40.5"/>
<text text-anchor="middle" x="1236" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M1115.32,-398.58C1103.96,-346.76 1085.85,-230.87 1127,-147 1142.55,-115.3 1175.64,-91.37 1201.3,-76.62"/>
<polygon fill="black" stroke="black" points="1111.92,-399.38 1117.55,-408.34 1118.74,-397.82 1111.92,-399.38"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M944,-408.5C944,-408.5 1038,-408.5 1038,-408.5 1044,-408.5 1050,-414.5 1050,-420.5 1050,-420.5 1050,-432.5 1050,-432.5 1050,-438.5 1044,-444.5 1038,-444.5 1038,-444.5 944,-444.5 944,-444.5 938,-444.5 932,-438.5 932,-432.5 932,-432.5 932,-420.5 932,-420.5 932,-414.5 938,-408.5 944,-408.5"/>
<text text-anchor="middle" x="991" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1029.53,-408.4C1038.98,-404.95 1049.21,-401.82 1059,-400 1081.53,-395.8 1865.73,-405.83 1884,-392 1938.24,-350.95 1944.75,-262.68 1944.3,-217.84"/>
<polygon fill="black" stroke="black" points="1947.8,-217.6 1944.07,-207.68 1940.8,-217.76 1947.8,-217.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1029.53,-408.41C1038.98,-404.96 1049.21,-401.83 1059,-400 1079.7,-396.13 1801.09,-405.79 1817,-392 1866.78,-348.84 1860.56,-261.9 1853.45,-217.68"/>
<polygon fill="black" stroke="black" points="1856.87,-216.91 1851.71,-207.66 1849.98,-218.11 1856.87,-216.91"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M931.69,-423.65C834.55,-420.09 649.96,-410.91 627,-392 574.62,-348.87 567.22,-261.92 567.08,-217.68"/>
<polygon fill="black" stroke="black" points="570.58,-217.69 567.17,-207.66 563.58,-217.63 570.58,-217.69"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M931.95,-425.37C810.37,-424.53 540.82,-419.54 510,-392 460.63,-347.88 463.5,-261.38 468.74,-217.46"/>
<polygon fill="black" stroke="black" points="472.21,-217.89 470.05,-207.52 465.27,-216.97 472.21,-217.89"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node38" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M1153,-171.5C1153,-171.5 1183,-171.5 1183,-171.5 1189,-171.5 1195,-177.5 1195,-183.5 1195,-183.5 1195,-195.5 1195,-195.5 1195,-201.5 1189,-207.5 1183,-207.5 1183,-207.5 1153,-207.5 1153,-207.5 1147,-207.5 1141,-201.5 1141,-195.5 1141,-195.5 1141,-183.5 1141,-183.5 1141,-177.5 1147,-171.5 1153,-171.5"/>
<text text-anchor="middle" x="1168" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M1033.88,-408.47C1042.15,-405.46 1050.8,-402.49 1059,-400 1073.85,-395.49 1081.36,-402.27 1093,-392 1144.87,-346.25 1160.95,-261.16 1165.87,-217.65"/>
<polygon fill="black" stroke="black" points="1169.37,-217.84 1166.89,-207.53 1162.4,-217.13 1169.37,-217.84"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node39" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M1251,-171.5C1251,-171.5 1281,-171.5 1281,-171.5 1287,-171.5 1293,-177.5 1293,-183.5 1293,-183.5 1293,-195.5 1293,-195.5 1293,-201.5 1287,-207.5 1281,-207.5 1281,-207.5 1251,-207.5 1251,-207.5 1245,-207.5 1239,-201.5 1239,-195.5 1239,-195.5 1239,-183.5 1239,-183.5 1239,-177.5 1245,-171.5 1251,-171.5"/>
<text text-anchor="middle" x="1266" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge18" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M1030.3,-408.41C1039.55,-405.05 1049.49,-401.96 1059,-400 1077.3,-396.23 1212.87,-404.23 1227,-392 1277.15,-348.58 1274.99,-261.76 1270.07,-217.62"/>
<polygon fill="black" stroke="black" points="1273.54,-217.11 1268.83,-207.62 1266.59,-217.97 1273.54,-217.11"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node40" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M66,-171.5C66,-171.5 96,-171.5 96,-171.5 102,-171.5 108,-177.5 108,-183.5 108,-183.5 108,-195.5 108,-195.5 108,-201.5 102,-207.5 96,-207.5 96,-207.5 66,-207.5 66,-207.5 60,-207.5 54,-201.5 54,-195.5 54,-195.5 54,-183.5 54,-183.5 54,-177.5 60,-171.5 66,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge19" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M931.85,-425.23C740.79,-424.08 150.78,-418.4 120,-392 69.66,-348.81 71.91,-261.89 76.88,-217.67"/>
<polygon fill="black" stroke="black" points="80.37,-218.01 78.14,-207.65 73.42,-217.14 80.37,-218.01"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node41" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M166,-171.5C166,-171.5 196,-171.5 196,-171.5 202,-171.5 208,-177.5 208,-183.5 208,-183.5 208,-195.5 208,-195.5 208,-201.5 202,-207.5 196,-207.5 196,-207.5 166,-207.5 166,-207.5 160,-207.5 154,-201.5 154,-195.5 154,-195.5 154,-183.5 154,-183.5 154,-177.5 160,-171.5 166,-171.5"/>
<text text-anchor="middle" x="181" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge20" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M931.95,-424.92C756.18,-422.92 246.84,-415.14 220,-392 169.76,-348.69 171.97,-261.82 176.91,-217.64"/>
<polygon fill="black" stroke="black" points="180.39,-217.99 178.16,-207.63 173.44,-217.12 180.39,-217.99"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1306.5,-40.5C1306.5,-40.5 1353.5,-40.5 1353.5,-40.5 1359.5,-40.5 1365.5,-46.5 1365.5,-52.5 1365.5,-52.5 1365.5,-64.5 1365.5,-64.5 1365.5,-70.5 1359.5,-76.5 1353.5,-76.5 1353.5,-76.5 1306.5,-76.5 1306.5,-76.5 1300.5,-76.5 1294.5,-70.5 1294.5,-64.5 1294.5,-64.5 1294.5,-52.5 1294.5,-52.5 1294.5,-46.5 1300.5,-40.5 1306.5,-40.5"/>
<text text-anchor="middle" x="1330" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1487,-171.5C1487,-171.5 1571,-171.5 1571,-171.5 1577,-171.5 1583,-177.5 1583,-183.5 1583,-183.5 1583,-195.5 1583,-195.5 1583,-201.5 1577,-207.5 1571,-207.5 1571,-207.5 1487,-207.5 1487,-207.5 1481,-207.5 1475,-201.5 1475,-195.5 1475,-195.5 1475,-183.5 1475,-183.5 1475,-177.5 1481,-171.5 1487,-171.5"/>
<text text-anchor="middle" x="1529" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1558.89,-165.78C1569.73,-158.63 1582.41,-151.45 1595,-147 1680.24,-116.87 1717.72,-166.46 1797,-123 1816.24,-112.45 1831.15,-91.62 1839.98,-76.69"/>
<polygon fill="black" stroke="black" points="1556.89,-162.9 1550.63,-171.45 1560.85,-168.67 1556.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1553.01,-163.92C1577.95,-138.39 1616.32,-99.1 1638.2,-76.7"/>
<polygon fill="black" stroke="black" points="1550.22,-161.77 1545.73,-171.37 1555.22,-166.66 1550.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1558.49,-165.54C1569.37,-158.3 1582.19,-151.12 1595,-147 1678.93,-120.03 1911.13,-160.32 1991,-123 2012.3,-113.05 2029.8,-91.87 2040.3,-76.71"/>
<polygon fill="black" stroke="black" points="1556.42,-162.71 1550.21,-171.3 1560.42,-168.46 1556.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1558.18,-165.56C1569.12,-158.25 1582.04,-151.02 1595,-147 1722.03,-107.61 2072.9,-180.14 2193,-123 2213.57,-113.21 2229.76,-92 2239.33,-76.78"/>
<polygon fill="black" stroke="black" points="1556.06,-162.78 1549.88,-171.39 1560.08,-168.51 1556.06,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1500.99,-165.29C1490.63,-158.05 1478.39,-150.93 1466,-147 1308.12,-96.89 879.61,-170.74 721,-123 689.62,-113.56 658.24,-92.04 638.51,-76.67"/>
<polygon fill="black" stroke="black" points="1499.08,-168.23 1509.21,-171.34 1503.23,-162.59 1499.08,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1501.01,-165.24C1490.65,-157.99 1478.4,-150.88 1466,-147 1360.99,-114.13 579.22,-161.12 476,-123 450.45,-113.56 427.07,-92.05 412.71,-76.68"/>
<polygon fill="black" stroke="black" points="1499.1,-168.18 1509.22,-171.29 1503.25,-162.54 1499.1,-168.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1500.97,-165.37C1490.61,-158.14 1478.36,-151 1466,-147 1349.39,-109.26 1024.6,-177.86 915,-123 895.25,-113.11 880.35,-91.92 871.67,-76.74"/>
<polygon fill="black" stroke="black" points="1499.05,-168.31 1509.19,-171.41 1503.2,-162.67 1499.05,-168.31"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge28" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1500.62,-165.49C1490.31,-158.33 1478.18,-151.22 1466,-147 1347.15,-105.8 1305.08,-157.07 1184,-123 1147.22,-112.65 1108.42,-91.56 1083.53,-76.52"/>
<polygon fill="black" stroke="black" points="1498.68,-168.4 1508.82,-171.45 1502.79,-162.74 1498.68,-168.4"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1351,-171.5C1351,-171.5 1445,-171.5 1445,-171.5 1451,-171.5 1457,-177.5 1457,-183.5 1457,-183.5 1457,-195.5 1457,-195.5 1457,-201.5 1451,-207.5 1445,-207.5 1445,-207.5 1351,-207.5 1351,-207.5 1345,-207.5 1339,-201.5 1339,-195.5 1339,-195.5 1339,-183.5 1339,-183.5 1339,-177.5 1345,-171.5 1351,-171.5"/>
<text text-anchor="middle" x="1398" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge29" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1388.97,-171.37C1377.44,-149.49 1357.36,-111.41 1343.88,-85.83"/>
<polygon fill="black" stroke="black" points="1346.83,-83.92 1339.07,-76.7 1340.63,-87.18 1346.83,-83.92"/>
</g>
</g>
</svg>
