// Seed: 224622258
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout supply1 id_1;
  assign module_1.id_1 = 0;
  assign id_1 = (-1);
  parameter id_4 = 1, id_5 = id_4;
  logic id_6 = 1;
  rtran (.id_0(id_4), .id_1(1'h0), .id_2(id_5));
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd6,
    parameter id_5 = 32'd10,
    parameter id_6 = 32'd16
) (
    input supply1 id_0,
    output wire _id_1[id_5 : id_2],
    output supply1 _id_2[-1 : id_1],
    input supply0 id_3,
    input tri1 id_4,
    output supply0 _id_5,
    input wor _id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wand id_9
);
  wire ["" : !  id_6] id_11, id_12;
  logic [1 : -1  -  -1] id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11
  );
  wire id_14;
endmodule
