#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\v2009.vpi";
S_000001f96799d100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f96799d290 .scope module, "activate_tb" "activate_tb" 3 3;
 .timescale -12 -12;
v000001f9679ad470_0 .var "clk", 0 0;
v000001f9679adb50_0 .var/s "in", 16 0;
v000001f9679add30_0 .net/s "out", 16 0, L_000001f96799e8d0;  1 drivers
v000001f9679adf10_0 .var "rst_n", 0 0;
v000001f9679ae050_0 .var/i "tests_passed", 31 0;
v000001f9679ad290_0 .var/i "total_tests", 31 0;
S_000001f967980b50 .scope module, "dut" "activate" 3 16, 4 27 0, S_000001f96799d290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 17 "in";
    .port_info 3 /OUTPUT 17 "out";
L_000001f96799e8d0 .functor BUFZ 17, v000001f9679adab0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v000001f9679adc90_0 .net "clk", 0 0, v000001f9679ad470_0;  1 drivers
v000001f9679ad650_0 .net/s "in", 16 0, v000001f9679adb50_0;  1 drivers
v000001f9679ada10_0 .var/s "in_ext", 16 0;
v000001f9679addd0_0 .net/s "out", 16 0, L_000001f96799e8d0;  alias, 1 drivers
v000001f9679ad6f0_0 .net "rst_n", 0 0, v000001f9679adf10_0;  1 drivers
v000001f9679adab0_0 .var/s "temp", 16 0;
E_000001f967996a00 .event posedge, v000001f9679adc90_0;
S_000001f96795e170 .scope autotask, "test" "test" 3 30, 3 30 0, S_000001f96799d290;
 .timescale -12 -12;
v000001f9679adbf0_0 .var/s "a", 7 0;
v000001f9679ad1f0_0 .var/s "expected", 16 0;
TD_activate_tb.test ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f9679ad290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f9679ad290_0, 0, 32;
    %load/vec4 v000001f9679adbf0_0;
    %pad/s 17;
    %store/vec4 v000001f9679ad1f0_0, 0, 17;
    %load/vec4 v000001f9679adbf0_0;
    %pad/s 17;
    %store/vec4 v000001f9679adb50_0, 0, 17;
    %wait E_000001f967996a00;
    %delay 1, 0;
    %load/vec4 v000001f9679add30_0;
    %load/vec4 v000001f9679ad1f0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 50 "$display", "  [PASS] in=%0d out=%0d", v000001f9679adbf0_0, v000001f9679add30_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f9679ae050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f9679ae050_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 53 "$display", "  [FAIL] in=%0d out=%0d (expected %0d)", v000001f9679adbf0_0, v000001f9679add30_0, v000001f9679ad1f0_0 {0 0 0};
T_0.1 ;
    %end;
S_000001f9679b0840 .scope module, "adder_tb" "adder_tb" 5 3;
 .timescale -9 -12;
v000001f967a08250_0 .net "carry", 0 0, L_000001f967a91cc0;  1 drivers
v000001f967a096f0_0 .var "clk", 0 0;
v000001f967a09b50_0 .var "expected_carry", 0 0;
v000001f967a08610_0 .var/s "expected_sum", 15 0;
v000001f967a09d30_0 .var/s "in1", 15 0;
v000001f967a09290_0 .var/s "in2", 7 0;
v000001f967a09470_0 .var/i "passed_tests", 31 0;
v000001f967a09f10_0 .var "rst_n", 0 0;
v000001f967a09bf0_0 .net/s "sum", 15 0, L_000001f967a91ea0;  1 drivers
v000001f967a09650_0 .var/i "total_tests", 31 0;
S_000001f96795e300 .scope module, "dut" "adder" 5 22, 6 2 0, S_000001f9679b0840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /OUTPUT 16 "sum";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 17 "total";
v000001f9679ad3d0_0 .net *"_ivl_1", 0 0, L_000001f967a0b2a0;  1 drivers
v000001f967a08d90_0 .net *"_ivl_11", 0 0, L_000001f967a92ee0;  1 drivers
v000001f967a08e30_0 .net *"_ivl_13", 15 0, L_000001f967a91ae0;  1 drivers
v000001f967a09c90_0 .net *"_ivl_2", 7 0, L_000001f967a0b5c0;  1 drivers
v000001f967a09ab0_0 .net "carry", 0 0, L_000001f967a91cc0;  alias, 1 drivers
v000001f967a09a10_0 .net "clk", 0 0, v000001f967a096f0_0;  1 drivers
v000001f967a08390_0 .net/s "in1", 15 0, v000001f967a09d30_0;  1 drivers
v000001f967a08a70_0 .net/s "in2", 7 0, v000001f967a09290_0;  1 drivers
v000001f967a095b0_0 .net "rst_n", 0 0, v000001f967a09f10_0;  1 drivers
v000001f967a09330_0 .net/s "sign_ext", 15 0, L_000001f967a92d00;  1 drivers
v000001f967a084d0_0 .net/s "sum", 15 0, L_000001f967a91ea0;  alias, 1 drivers
v000001f967a09830_0 .var/s "temp", 16 0;
v000001f967a08890_0 .net/s "total", 16 0, L_000001f967a92580;  1 drivers
E_000001f967996cc0/0 .event negedge, v000001f967a095b0_0;
E_000001f967996cc0/1 .event posedge, v000001f967a09a10_0;
E_000001f967996cc0 .event/or E_000001f967996cc0/0, E_000001f967996cc0/1;
L_000001f967a0b2a0 .part v000001f967a09290_0, 7, 1;
LS_000001f967a0b5c0_0_0 .concat [ 1 1 1 1], L_000001f967a0b2a0, L_000001f967a0b2a0, L_000001f967a0b2a0, L_000001f967a0b2a0;
LS_000001f967a0b5c0_0_4 .concat [ 1 1 1 1], L_000001f967a0b2a0, L_000001f967a0b2a0, L_000001f967a0b2a0, L_000001f967a0b2a0;
L_000001f967a0b5c0 .concat [ 4 4 0 0], LS_000001f967a0b5c0_0_0, LS_000001f967a0b5c0_0_4;
L_000001f967a92d00 .concat [ 8 8 0 0], v000001f967a09290_0, L_000001f967a0b5c0;
L_000001f967a91ea0 .part v000001f967a09830_0, 0, 16;
L_000001f967a91cc0 .part v000001f967a09830_0, 16, 1;
L_000001f967a92ee0 .part v000001f967a09830_0, 16, 1;
L_000001f967a91ae0 .part v000001f967a09830_0, 0, 16;
L_000001f967a92580 .concat [ 16 1 0 0], L_000001f967a91ae0, L_000001f967a92ee0;
S_000001f96797aef0 .scope autotask, "run_test" "run_test" 5 35, 5 35 0, S_000001f9679b0840;
 .timescale -9 -12;
v000001f967a09510_0 .var/s "a", 15 0;
v000001f967a09010_0 .var/s "b", 7 0;
v000001f967a08750_0 .var/s "temp", 16 0;
E_000001f967996d80 .event posedge, v000001f967a09a10_0;
TD_adder_tb.run_test ;
    %load/vec4 v000001f967a09510_0;
    %store/vec4 v000001f967a09d30_0, 0, 16;
    %load/vec4 v000001f967a09010_0;
    %store/vec4 v000001f967a09290_0, 0, 8;
    %load/vec4 v000001f967a09510_0;
    %pad/s 17;
    %load/vec4 v000001f967a09010_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v000001f967a09010_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 17;
    %add;
    %store/vec4 v000001f967a08750_0, 0, 17;
    %load/vec4 v000001f967a08750_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001f967a08610_0, 0, 16;
    %load/vec4 v000001f967a08750_0;
    %parti/s 1, 16, 6;
    %store/vec4 v000001f967a09b50_0, 0, 1;
    %wait E_000001f967996d80;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a09650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a09650_0, 0, 32;
    %load/vec4 v000001f967a09bf0_0;
    %load/vec4 v000001f967a08610_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_1.4, 6;
    %load/vec4 v000001f967a08250_0;
    %load/vec4 v000001f967a09b50_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call/w 5 51 "$display", "Passed: %0d + %0d = %0d, carry = %0b", v000001f967a09510_0, v000001f967a09010_0, v000001f967a09bf0_0, v000001f967a08250_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a09470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a09470_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 5 54 "$display", " Failed: %0d + %0d", v000001f967a09510_0, v000001f967a09010_0 {0 0 0};
    %vpi_call/w 5 55 "$display", "   Expected sum = %0d, carry = %0b", v000001f967a08610_0, v000001f967a09b50_0 {0 0 0};
    %vpi_call/w 5 56 "$display", "   Got      sum = %0d, carry = %0b", v000001f967a09bf0_0, v000001f967a08250_0 {0 0 0};
T_1.3 ;
    %end;
S_000001f9679b09d0 .scope module, "mac_tb" "mac_tb" 7 3;
 .timescale -9 -12;
v000001f967a08110_0 .var "clk", 0 0;
v000001f967a08b10_0 .var/s "expected", 15 0;
v000001f967a08f70_0 .var/s "in", 7 0;
v000001f967a090b0_0 .net/s "out", 15 0, L_000001f96799f4a0;  1 drivers
v000001f967a081b0_0 .var "rst_n", 0 0;
v000001f967a082f0_0 .var/i "test_num", 31 0;
v000001f967a09150_0 .var/i "total_tests", 31 0;
v000001f967a08570_0 .var/s "weight", 7 0;
S_000001f96797b080 .scope module, "dut" "mac" 7 11, 8 2 0, S_000001f9679b09d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /INPUT 8 "weight";
    .port_info 4 /OUTPUT 16 "out";
L_000001f96799f4a0 .functor BUFZ 16, v000001f967a098d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f967a098d0_0 .var/s "accumulator", 15 0;
v000001f967a09970_0 .net "clk", 0 0, v000001f967a08110_0;  1 drivers
v000001f967a093d0_0 .net/s "out", 15 0, L_000001f96799f4a0;  alias, 1 drivers
v000001f967a09dd0_0 .net "rst_n", 0 0, v000001f967a081b0_0;  1 drivers
v000001f967a09e70_0 .net/s "weight", 7 0, v000001f967a08570_0;  1 drivers
v000001f967a08ed0_0 .net/s "x", 7 0, v000001f967a08f70_0;  1 drivers
E_000001f967997500/0 .event negedge, v000001f967a09dd0_0;
E_000001f967997500/1 .event posedge, v000001f967a09970_0;
E_000001f967997500 .event/or E_000001f967997500/0, E_000001f967997500/1;
S_000001f96795abf0 .scope task, "test" "test" 7 25, 7 25 0, S_000001f9679b09d0;
 .timescale -9 -12;
v000001f967a09fb0_0 .var/s "a", 7 0;
v000001f967a08bb0_0 .var/s "b", 7 0;
E_000001f967996fc0 .event posedge, v000001f967a09970_0;
TD_mac_tb.test ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a082f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a082f0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a09150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a09150_0, 0, 32;
    %load/vec4 v000001f967a09fb0_0;
    %store/vec4 v000001f967a08f70_0, 0, 8;
    %load/vec4 v000001f967a08bb0_0;
    %store/vec4 v000001f967a08570_0, 0, 8;
    %wait E_000001f967996fc0;
    %delay 1000, 0;
    %load/vec4 v000001f967a09fb0_0;
    %pad/s 16;
    %load/vec4 v000001f967a08bb0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v000001f967a08b10_0;
    %add;
    %store/vec4 v000001f967a08b10_0, 0, 16;
    %load/vec4 v000001f967a090b0_0;
    %load/vec4 v000001f967a08b10_0;
    %cmp/ne;
    %jmp/0xz  T_2.5, 6;
    %vpi_call/w 7 41 "$display", "Testcase Failed (%0d/%0d) \012 Expected: %0d*%0d = %0d\012 Obtained: %0d*%0d = %0d", v000001f967a082f0_0, v000001f967a09150_0, v000001f967a09fb0_0, v000001f967a08bb0_0, v000001f967a08b10_0, v000001f967a08570_0, v000001f967a08f70_0, v000001f967a090b0_0 {0 0 0};
    %jmp T_2.6;
T_2.5 ;
    %vpi_call/w 7 44 "$display", "Testcase Passed (%0d/%0d)\012 Expected: %0d*%0d+%0d = %0d\012 Obtained: %0d*%0d+%0d = %0d", v000001f967a082f0_0, v000001f967a09150_0, v000001f967a09fb0_0, v000001f967a08bb0_0, v000001f967a08b10_0, v000001f967a08b10_0, v000001f967a08570_0, v000001f967a08f70_0, v000001f967a090b0_0, v000001f967a090b0_0 {0 0 0};
T_2.6 ;
    %end;
S_000001f9679809c0 .scope module, "neuron_tb" "neuron_tb" 9 3;
 .timescale -12 -12;
P_000001f967997480 .param/l "PIPELINE_STAGES" 1 9 6, +C4<00000000000000000000000000000011>;
v000001f967a0b0c0_0 .var/s "bias", 7 0;
v000001f967a0bc00_0 .var "clk", 0 0;
v000001f967a0a760_0 .var "rst_n", 0 0;
v000001f967a0bca0_0 .var/i "tests_passed", 31 0;
v000001f967a0a800_0 .var/i "total_tests", 31 0;
v000001f967a0a8a0_0 .var/s "w", 7 0;
v000001f967a0b160_0 .var/s "x", 7 0;
v000001f967a0b200_0 .net/s "y", 16 0, L_000001f96799f270;  1 drivers
E_000001f967998240 .event posedge, v000001f967a0ad00_0;
S_000001f96795ad80 .scope module, "dut" "neuron" 9 21, 10 36 0, S_000001f9679809c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /INPUT 8 "w";
    .port_info 4 /INPUT 8 "bias";
    .port_info 5 /OUTPUT 17 "y";
L_000001f96799f270 .functor BUFZ 17, v000001f967a0a1c0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v000001f967a0a580_0 .net/s "accumulated", 15 0, L_000001f96799eda0;  1 drivers
v000001f967a0bde0_0 .var/s "accumulated_reg", 15 0;
v000001f967a0a620_0 .net/s "activated_output", 16 0, L_000001f96799f6d0;  1 drivers
v000001f967a0a1c0_0 .var/s "activated_output_reg", 16 0;
v000001f967a0b980_0 .net/s "bias", 7 0, v000001f967a0b0c0_0;  1 drivers
v000001f967a0a120_0 .net "clk", 0 0, v000001f967a0bc00_0;  1 drivers
v000001f967a0bd40_0 .net/s "partial_output", 16 0, L_000001f967a926c0;  1 drivers
v000001f967a0ac60_0 .var/s "partial_output_reg", 16 0;
v000001f967a0ad00_0 .net "rst", 0 0, v000001f967a0a760_0;  1 drivers
v000001f967a0a260_0 .net/s "w", 7 0, v000001f967a0a8a0_0;  1 drivers
v000001f967a0bb60_0 .net/s "x", 7 0, v000001f967a0b160_0;  1 drivers
v000001f967a0a3a0_0 .net/s "y", 16 0, L_000001f96799f270;  alias, 1 drivers
E_000001f967997d40/0 .event negedge, v000001f967a0ad00_0;
E_000001f967997d40/1 .event posedge, v000001f967a0a120_0;
E_000001f967997d40 .event/or E_000001f967997d40/0, E_000001f967997d40/1;
S_000001f96796f5c0 .scope module, "act_u" "activate" 10 68, 4 27 0, S_000001f96795ad80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 17 "in";
    .port_info 3 /OUTPUT 17 "out";
L_000001f96799f6d0 .functor BUFZ 17, v000001f967a09790_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
o000001f9679b1a98 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a08430_0 .net "clk", 0 0, o000001f9679b1a98;  0 drivers
v000001f967a087f0_0 .net/s "in", 16 0, v000001f967a0ac60_0;  1 drivers
v000001f967a08c50_0 .var/s "in_ext", 16 0;
v000001f967a091f0_0 .net/s "out", 16 0, L_000001f96799f6d0;  alias, 1 drivers
o000001f9679b1b58 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a086b0_0 .net "rst_n", 0 0, o000001f9679b1b58;  0 drivers
v000001f967a09790_0 .var/s "temp", 16 0;
E_000001f9679981c0 .event posedge, v000001f967a08430_0;
S_000001f96796f750 .scope module, "add_u" "adder" 10 62, 6 2 0, S_000001f96795ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /OUTPUT 16 "sum";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 17 "total";
v000001f967a08930_0 .net *"_ivl_1", 0 0, L_000001f967a91180;  1 drivers
v000001f967a089d0_0 .net *"_ivl_11", 0 0, L_000001f967a91360;  1 drivers
v000001f967a08cf0_0 .net *"_ivl_13", 15 0, L_000001f967a92620;  1 drivers
v000001f967a0b340_0 .net *"_ivl_2", 7 0, L_000001f967a91680;  1 drivers
v000001f967a0b700_0 .net "carry", 0 0, L_000001f967a91fe0;  1 drivers
o000001f9679b1d68 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a0bac0_0 .net "clk", 0 0, o000001f9679b1d68;  0 drivers
v000001f967a0ba20_0 .net/s "in1", 15 0, v000001f967a0bde0_0;  1 drivers
v000001f967a0a440_0 .net/s "in2", 7 0, v000001f967a0b0c0_0;  alias, 1 drivers
o000001f9679b1df8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a0ab20_0 .net "rst_n", 0 0, o000001f9679b1df8;  0 drivers
v000001f967a0a940_0 .net/s "sign_ext", 15 0, L_000001f967a91540;  1 drivers
v000001f967a0aa80_0 .net/s "sum", 15 0, L_000001f967a92080;  1 drivers
v000001f967a0b480_0 .var/s "temp", 16 0;
v000001f967a0b660_0 .net/s "total", 16 0, L_000001f967a926c0;  alias, 1 drivers
E_000001f967997780/0 .event negedge, v000001f967a0ab20_0;
E_000001f967997780/1 .event posedge, v000001f967a0bac0_0;
E_000001f967997780 .event/or E_000001f967997780/0, E_000001f967997780/1;
L_000001f967a91180 .part v000001f967a0b0c0_0, 7, 1;
LS_000001f967a91680_0_0 .concat [ 1 1 1 1], L_000001f967a91180, L_000001f967a91180, L_000001f967a91180, L_000001f967a91180;
LS_000001f967a91680_0_4 .concat [ 1 1 1 1], L_000001f967a91180, L_000001f967a91180, L_000001f967a91180, L_000001f967a91180;
L_000001f967a91680 .concat [ 4 4 0 0], LS_000001f967a91680_0_0, LS_000001f967a91680_0_4;
L_000001f967a91540 .concat [ 8 8 0 0], v000001f967a0b0c0_0, L_000001f967a91680;
L_000001f967a92080 .part v000001f967a0b480_0, 0, 16;
L_000001f967a91fe0 .part v000001f967a0b480_0, 16, 1;
L_000001f967a91360 .part v000001f967a0b480_0, 16, 1;
L_000001f967a92620 .part v000001f967a0b480_0, 0, 16;
L_000001f967a926c0 .concat [ 16 1 0 0], L_000001f967a92620, L_000001f967a91360;
S_000001f967967320 .scope module, "mac_u" "mac" 10 55, 8 2 0, S_000001f96795ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /INPUT 8 "weight";
    .port_info 4 /OUTPUT 16 "out";
L_000001f96799eda0 .functor BUFZ 16, v000001f967a0ae40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f967a0ae40_0 .var/s "accumulator", 15 0;
o000001f9679b2068 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a0a9e0_0 .net "clk", 0 0, o000001f9679b2068;  0 drivers
v000001f967a0a4e0_0 .net/s "out", 15 0, L_000001f96799eda0;  alias, 1 drivers
o000001f9679b20c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f967a0abc0_0 .net "rst_n", 0 0, o000001f9679b20c8;  0 drivers
v000001f967a0b7a0_0 .net/s "weight", 7 0, v000001f967a0a8a0_0;  alias, 1 drivers
v000001f967a0bfc0_0 .net/s "x", 7 0, v000001f967a0b160_0;  alias, 1 drivers
E_000001f967998200/0 .event negedge, v000001f967a0abc0_0;
E_000001f967998200/1 .event posedge, v000001f967a0a9e0_0;
E_000001f967998200 .event/or E_000001f967998200/0, E_000001f967998200/1;
S_000001f9679674b0 .scope autofunction.vec4.u16, "golden_temp" "golden_temp" 9 44, 9 44 0, S_000001f9679809c0;
 .timescale -12 -12;
v000001f967a0ada0_0 .var/s "b", 7 0;
; Variable golden_temp is vec4 return value of scope S_000001f9679674b0
v000001f967a0b840_0 .var/s "wi", 7 0;
v000001f967a0b520_0 .var/s "xi", 7 0;
TD_neuron_tb.golden_temp ;
    %load/vec4 v000001f967a0b520_0;
    %pad/s 16;
    %load/vec4 v000001f967a0b840_0;
    %pad/s 16;
    %mul;
    %load/vec4 v000001f967a0ada0_0;
    %pad/s 16;
    %add;
    %ret/vec4 0, 0, 16;  Assign to golden_temp (store_vec4_to_lval)
    %end;
S_000001f967a86700 .scope autofunction.vec4.u17, "golden_y" "golden_y" 9 53, 9 53 0, S_000001f9679809c0;
 .timescale -12 -12;
; Variable golden_y is vec4 return value of scope S_000001f967a86700
v000001f967a0b8e0_0 .var/s "t", 15 0;
TD_neuron_tb.golden_y ;
    %load/vec4 v000001f967a0b8e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 17;
    %ret/vec4 0, 0, 17;  Assign to golden_y (store_vec4_to_lval)
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001f967a0b8e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001f967a0b8e0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 17;  Assign to golden_y (store_vec4_to_lval)
T_4.8 ;
    %end;
S_000001f967a90bc0 .scope autotask, "run_test" "run_test" 9 63, 9 63 0, S_000001f9679809c0;
 .timescale -12 -12;
v000001f967a0bf20_0 .var/s "exp_temp", 15 0;
v000001f967a0be80_0 .var/s "exp_y", 16 0;
v000001f967a0a6c0_0 .var/i "i", 31 0;
v000001f967a0aee0_0 .var/s "tbias", 7 0;
v000001f967a0af80_0 .var/s "tw", 7 0;
v000001f967a0a300_0 .var/s "tx", 7 0;
E_000001f967997b80 .event posedge, v000001f967a0a120_0;
TD_neuron_tb.run_test ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a0a800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a0a800_0, 0, 32;
    %load/vec4 v000001f967a0a300_0;
    %store/vec4 v000001f967a0b160_0, 0, 8;
    %load/vec4 v000001f967a0af80_0;
    %store/vec4 v000001f967a0a8a0_0, 0, 8;
    %load/vec4 v000001f967a0aee0_0;
    %store/vec4 v000001f967a0b0c0_0, 0, 8;
    %alloc S_000001f9679674b0;
    %load/vec4 v000001f967a0a300_0;
    %load/vec4 v000001f967a0af80_0;
    %load/vec4 v000001f967a0aee0_0;
    %store/vec4 v000001f967a0ada0_0, 0, 8;
    %store/vec4 v000001f967a0b840_0, 0, 8;
    %store/vec4 v000001f967a0b520_0, 0, 8;
    %callf/vec4 TD_neuron_tb.golden_temp, S_000001f9679674b0;
    %free S_000001f9679674b0;
    %store/vec4 v000001f967a0bf20_0, 0, 16;
    %alloc S_000001f967a86700;
    %load/vec4 v000001f967a0bf20_0;
    %store/vec4 v000001f967a0b8e0_0, 0, 16;
    %callf/vec4 TD_neuron_tb.golden_y, S_000001f967a86700;
    %free S_000001f967a86700;
    %store/vec4 v000001f967a0be80_0, 0, 17;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a0a6c0_0, 0, 32;
T_5.9 ;
    %load/vec4 v000001f967a0a6c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.10, 5;
    %wait E_000001f967997b80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a0a6c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a0a6c0_0, 0, 32;
    %jmp T_5.9;
T_5.10 ;
    %delay 1, 0;
    %load/vec4 v000001f967a0b200_0;
    %load/vec4 v000001f967a0be80_0;
    %cmp/e;
    %jmp/0xz  T_5.11, 6;
    %vpi_call/w 9 90 "$display", "[PASS] x=%0d w=%0d bias=%0d -> y=%0d", v000001f967a0a300_0, v000001f967a0af80_0, v000001f967a0aee0_0, v000001f967a0b200_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f967a0bca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f967a0bca0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %vpi_call/w 9 94 "$display", "[FAIL] x=%0d w=%0d bias=%0d -> y=%0d (exp %0d)", v000001f967a0a300_0, v000001f967a0af80_0, v000001f967a0aee0_0, v000001f967a0b200_0, v000001f967a0be80_0 {0 0 0};
T_5.12 ;
    %end;
    .scope S_000001f967980b50;
T_6 ;
    %load/vec4 v000001f9679ad650_0;
    %store/vec4 v000001f9679ada10_0, 0, 17;
    %end;
    .thread T_6, $init;
    .scope S_000001f967980b50;
T_7 ;
    %wait E_000001f967996a00;
    %load/vec4 v000001f9679ad6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f9679adab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f9679ad650_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f9679adab0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001f9679ad650_0;
    %assign/vec4 v000001f9679adab0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f96799d290;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9679ad290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9679ae050_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_000001f96799d290;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9679ad470_0, 0, 1;
T_9.0 ;
    %delay 50, 0;
    %load/vec4 v000001f9679ad470_0;
    %inv;
    %store/vec4 v000001f9679ad470_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001f96799d290;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9679adf10_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001f9679adb50_0, 0, 17;
    %delay 20, 0;
    %vpi_call/w 3 65 "$display", "\012Starting ReLU tests..." {0 0 0};
    %alloc S_000001f96795e170;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f9679adbf0_0, 0, 8;
    %fork TD_activate_tb.test, S_000001f96795e170;
    %join;
    %free S_000001f96795e170;
    %alloc S_000001f96795e170;
    %pushi/vec4 57, 0, 8;
    %store/vec4 v000001f9679adbf0_0, 0, 8;
    %fork TD_activate_tb.test, S_000001f96795e170;
    %join;
    %free S_000001f96795e170;
    %alloc S_000001f96795e170;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f9679adbf0_0, 0, 8;
    %fork TD_activate_tb.test, S_000001f96795e170;
    %join;
    %free S_000001f96795e170;
    %alloc S_000001f96795e170;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f9679adbf0_0, 0, 8;
    %fork TD_activate_tb.test, S_000001f96795e170;
    %join;
    %free S_000001f96795e170;
    %alloc S_000001f96795e170;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f9679adbf0_0, 0, 8;
    %fork TD_activate_tb.test, S_000001f96795e170;
    %join;
    %free S_000001f96795e170;
    %vpi_call/w 3 73 "$display", "\012Test summary: %0d/%0d passed", v000001f9679ae050_0, v000001f9679ad290_0 {0 0 0};
    %load/vec4 v000001f9679ae050_0;
    %load/vec4 v000001f9679ad290_0;
    %cmp/ne;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 75 "$display", "Some tests failed." {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 77 "$finish" {0 0 0};
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000001f96795e300;
T_11 ;
    %wait E_000001f967996cc0;
    %load/vec4 v000001f967a095b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a09830_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f967a08390_0;
    %pad/s 17;
    %load/vec4 v000001f967a09330_0;
    %pad/s 17;
    %add;
    %assign/vec4 v000001f967a09830_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f9679b0840;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a09650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a09470_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_000001f9679b0840;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000001f967a096f0_0;
    %inv;
    %store/vec4 v000001f967a096f0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f9679b0840;
T_14 ;
    %vpi_call/w 5 62 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call/w 5 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f9679b0840 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a096f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a09f10_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f967a09d30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a09290_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f967a09f10_0, 0, 1;
    %alloc S_000001f96797aef0;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %alloc S_000001f96797aef0;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %alloc S_000001f96797aef0;
    %pushi/vec4 65416, 0, 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %alloc S_000001f96797aef0;
    %pushi/vec4 65408, 0, 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %alloc S_000001f96797aef0;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %pushi/vec4 10, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %alloc S_000001f96797aef0;
    %vpi_func 5 83 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v000001f967a09510_0, 0, 16;
    %vpi_func 5 83 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001f967a09010_0, 0, 8;
    %fork TD_adder_tb.run_test, S_000001f96797aef0;
    %join;
    %free S_000001f96797aef0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %vpi_call/w 5 86 "$display", "Testbench finished: %0d/%0d passed", v000001f967a09470_0, v000001f967a09650_0 {0 0 0};
    %vpi_call/w 5 87 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001f96797b080;
T_15 ;
    %wait E_000001f967997500;
    %load/vec4 v000001f967a09dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f967a098d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f967a08ed0_0;
    %pad/s 16;
    %load/vec4 v000001f967a09e70_0;
    %pad/s 16;
    %mul;
    %load/vec4 v000001f967a098d0_0;
    %add;
    %assign/vec4 v000001f967a098d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f9679b09d0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a082f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a09150_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_000001f9679b09d0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v000001f967a08110_0;
    %inv;
    %store/vec4 v000001f967a08110_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f9679b09d0;
T_18 ;
    %vpi_call/w 7 52 "$dumpfile", "mac.vcd" {0 0 0};
    %vpi_call/w 7 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f9679b09d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a08110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a081b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a08f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a08570_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f967a08b10_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f967a081b0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 7 82 "$urandom_range" 32, 32'sb11111111111111111111111110000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001f967a09fb0_0, 0, 8;
    %vpi_func 7 82 "$urandom_range" 32, 32'sb11111111111111111111111110000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001f967a08bb0_0, 0, 8;
    %fork TD_mac_tb.test, S_000001f96795abf0;
    %join;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call/w 7 86 "$display", "Testbench Complete" {0 0 0};
    %vpi_call/w 7 87 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001f967967320;
T_19 ;
    %wait E_000001f967998200;
    %load/vec4 v000001f967a0abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f967a0ae40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001f967a0bfc0_0;
    %pad/s 16;
    %load/vec4 v000001f967a0b7a0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v000001f967a0ae40_0;
    %add;
    %assign/vec4 v000001f967a0ae40_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f96796f750;
T_20 ;
    %wait E_000001f967997780;
    %load/vec4 v000001f967a0ab20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a0b480_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f967a0ba20_0;
    %pad/s 17;
    %load/vec4 v000001f967a0a940_0;
    %pad/s 17;
    %add;
    %assign/vec4 v000001f967a0b480_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f96796f5c0;
T_21 ;
    %load/vec4 v000001f967a087f0_0;
    %store/vec4 v000001f967a08c50_0, 0, 17;
    %end;
    .thread T_21, $init;
    .scope S_000001f96796f5c0;
T_22 ;
    %wait E_000001f9679981c0;
    %load/vec4 v000001f967a086b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a09790_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001f967a087f0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a09790_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001f967a087f0_0;
    %assign/vec4 v000001f967a09790_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f96795ad80;
T_23 ;
    %wait E_000001f967997d40;
    %load/vec4 v000001f967a0ad00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f967a0bde0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001f967a0a580_0;
    %assign/vec4 v000001f967a0bde0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001f96795ad80;
T_24 ;
    %wait E_000001f967997d40;
    %load/vec4 v000001f967a0ad00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a0ac60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001f967a0bd40_0;
    %assign/vec4 v000001f967a0ac60_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001f96795ad80;
T_25 ;
    %wait E_000001f967997d40;
    %load/vec4 v000001f967a0ad00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001f967a0a1c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001f967a0a620_0;
    %assign/vec4 v000001f967a0a1c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f9679809c0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a0a800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f967a0bca0_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_000001f9679809c0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a0bc00_0, 0, 1;
T_27.0 ;
    %delay 50, 0;
    %load/vec4 v000001f967a0bc00_0;
    %inv;
    %store/vec4 v000001f967a0bc00_0, 0, 1;
    %jmp T_27.0;
    %end;
    .thread T_27;
    .scope S_000001f9679809c0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f967a0a760_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f967a0a760_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001f9679809c0;
T_29 ;
    %wait E_000001f967998240;
    %delay 20, 0;
    %vpi_call/w 9 106 "$display", "\012-- Starting neuron tests --" {0 0 0};
    %alloc S_000001f967a90bc0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a0a300_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001f967a0af80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f967a0aee0_0, 0, 8;
    %fork TD_neuron_tb.run_test, S_000001f967a90bc0;
    %join;
    %free S_000001f967a90bc0;
    %alloc S_000001f967a90bc0;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v000001f967a0a300_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a0af80_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001f967a0aee0_0, 0, 8;
    %fork TD_neuron_tb.run_test, S_000001f967a90bc0;
    %join;
    %free S_000001f967a90bc0;
    %alloc S_000001f967a90bc0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001f967a0a300_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f967a0af80_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001f967a0aee0_0, 0, 8;
    %fork TD_neuron_tb.run_test, S_000001f967a90bc0;
    %join;
    %free S_000001f967a90bc0;
    %alloc S_000001f967a90bc0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a0a300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a0af80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f967a0aee0_0, 0, 8;
    %fork TD_neuron_tb.run_test, S_000001f967a90bc0;
    %join;
    %free S_000001f967a90bc0;
    %alloc S_000001f967a90bc0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001f967a0a300_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001f967a0af80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001f967a0aee0_0, 0, 8;
    %fork TD_neuron_tb.run_test, S_000001f967a90bc0;
    %join;
    %free S_000001f967a90bc0;
    %vpi_call/w 9 114 "$display", "\012-- Summary: %0d/%0d passed --", v000001f967a0bca0_0, v000001f967a0a800_0 {0 0 0};
    %load/vec4 v000001f967a0bca0_0;
    %load/vec4 v000001f967a0a800_0;
    %cmp/ne;
    %jmp/0xz  T_29.0, 4;
    %vpi_call/w 9 116 "$fatal", "Some tests failed." {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %vpi_call/w 9 118 "$finish" {0 0 0};
T_29.1 ;
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    ".\functional\activate_tb.sv";
    ".\src\activate.sv";
    ".\functional\adder_tb.sv";
    ".\src\adder.sv";
    ".\functional\mac_tb.sv";
    ".\src\mac.sv";
    ".\functional\neuron_tb.sv";
    ".\src\neuron.sv";
