Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/StudyAndWork/VIVADO/VIVADO/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e03192dd04868bf843f54e8d24a60 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port a [C:/Users/43886/Exp1-1-andgate/Exp1-1-andgate.srcs/sim_1/new/s.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot s_behav
