{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 18:52:41 2018 " "Info: Processing started: Mon Nov 05 18:52:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sev_seg -c sev_seg --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sev_seg -c sev_seg --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sev_seg-structure " "Info: Found design unit 1: sev_seg-structure" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2-logicfunc " "Info: Found design unit 2: mux2-logicfunc" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2_package " "Info: Found design unit 3: mux2_package" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Info: Found entity 1: sev_seg" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Info: Found entity 2: mux2" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sev_seg " "Info: Elaborating entity \"sev_seg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[7\] sev_seg.vhd(8) " "Warning (10873): Using initial value X (don't care) for net \"led\[7\]\" at sev_seg.vhd(8)" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led_carry\[7\] sev_seg.vhd(8) " "Warning (10873): Using initial value X (don't care) for net \"led_carry\[7\]\" at sev_seg.vhd(8)" {  } { { "sev_seg.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_0 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:mux_0\"" {  } { { "sev_seg.vhd" "mux_0" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/7-segment/sev_seg.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 18:52:42 2018 " "Info: Processing ended: Mon Nov 05 18:52:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
