
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s

#FAULT COVERAGE RESULTS :
#number of test vectors = 330
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2240
#total gate fault coverage = 93.72%
#number of equivalent gate faults (collapsed) = 2118
#number of equivalent detected faults = 1971
#equivalent gate fault coverage = 93.06%

T'00111001010100110111111000100001001110001 0'
T'01101111101110100010011010100001111001101 0'
T'01001101010000001111111111001000011101001 1'
T'00000000010000001110001000100001101101101 1'
T'01000110011001100001100001011001000110000 1'
T'00000101000100001101001001001000110100011 1'
T'10000000110110011010000100011010000111010 1'
T'00010100000100000000000000010101001011100 0'
T'01101101100101010000110010000100011110111 1'
T'01100110110011001011001000010011101011101 1'
T'01001001100110010110000000101010101111011 0'
T'00010111011100111100000110000000100111011 1'
T'00010000010110001010000000001000101000110 0'
T'11111101100010100110000101001010001001001 0'
T'10101010111011111000000001110011110000010 1'
T'00000000000000010001010110010001100011100 0'
T'00010000000000010101000001000000110000000 1'
T'00011000100000010001111111010001100100011 0'
T'01101011100000010000000110000000110000111 1'
T'00000110110011001111000011111001001000111 1'
T'00110000010000000010000100000000100001100 1'
T'10000010001000100110100100110111001000010 1'
T'00000000000001100100000001000001110111101 0'
T'00010000000000011010000111100101001110000 1'
T'00010000000110000000000101110111011110000 1'
T'01100000110000000110000000111010001100110 1'
T'00100001100010000001000000010000001000010 0'
T'00100001000000000111011000000000101000111 1'
T'11000000101000110001000000000001000000010 1'
T'10000000000010001000000010000001010101010 1'
T'00000000000001000000000001100111110000011 1'
T'10000000000000001110000011000110001001011 0'
T'00100000110011010001000000001011001001101 0'
T'00000000000100010110110000001000000100010 1'
T'11010001110000101000001000000000001100001 1'
T'01111101010001110101111101000111000001101 0'
T'11111101111111011110000111100001111111101 1'
T'00100100100100001111000001100000101100000 0'
T'11010000000000000000011010011011011110001 0'
T'11100000000000011101110100100100001000100 0'
T'10110001000000001001000101000000101011000 1'
T'00010000000001111010001111000101100101100 0'
T'00001010000100010010100001110010001111111 0'
T'11000000111000011101110111111111111111101 1'
T'01100001110000001110101000000000111111101 1'
T'00010001000000000001000100000001011010100 0'
T'00010001000000000001000100000001000001101 0'
T'00010001000000000001000100000000000110001 0'
T'00100000000000000000000100000000111011000 0'
T'00100000000000000000000100000001111100000 0'
T'01000000000000000000000000010001100111101 0'
T'00100000000000010000000000000001101100100 0'
T'00100000000000010000000000000001111111100 0'
T'00100000000000010000000000000000001110100 0'
T'10000000000000000001000000000000010101100 0'
T'00000001000000000010000000000000101100100 0'
T'00000000000100000100000000000001010011101 0'
T'00010000000000000100000000000001010111100 0'
T'00000000000000001000000000000001101011000 1'
T'00000000000000001000000000000001111110101 1'
T'10000000000100011100000010000000010100011 1'
T'00010000000000010001011000000000100011011 0'
T'01100001000100011000010000000000010001011 0'
T'11100111001000111000100010010001100010010 0'
T'10010000011100100000110000000000000000100 1'
T'01100000001001001001110111010000011110100 0'
T'00000000100000010000010100000001100000111 1'
T'00000000000000001000000111110001110000100 0'
T'00000101111110011100000011011000100101111 0'
T'10110010000000001110001000000000111110100 0'
T'00000101000000010000000010000000001110010 1'
T'00000000100000010000010100000001100000110 1'
T'01110001110101010110000000000000010101011 1'
T'00000001100010000000000000000001100101001 1'
T'00000000000010010110000000101101000110011 1'
T'00100000000100000001000000010000101000010 0'
T'10000111110001101001010000000000111101010 1'
T'10000110100100011000000111111111010001001 1'
T'00110010000100000000000000000000110000001 0'
T'01000001110110010100110001101010111111010 1'
T'11100111110001011101100001011000011000000 1'
T'10011001111101010100110010000000100111011 0'
T'11110011100100001000000100001100110011001 1'
T'00011000000100000000000000000000110001001 1'
T'00010100000100000000000000000001100010000 1'
T'01010100000100000000000000000000101100101 0'
T'00010111000000011000000000001000001110011 1'
T'01100000011111000000000001100110010001000 1'
T'10000000001110100000110000000001001110001 0'
T'00010101000101010000011100000001100001101 1'
T'00100001001000100000000000000001101101000 0'
T'00000001010000000100000100000000001111011 1'
T'00000001011000000100000100000000000111011 1'
T'00010000000110000010000000000000001010110 0'
T'01000001100000010111000100001001011011001 1'
T'10010110100000011101010001001100101000010 1'
T'00010000000100100010000000010000001010111 0'
T'01000001010100000000000000000000001111001 0'
T'00010000000101000010000100000000001110110 0'
T'00010000000101100010000100000000000010110 0'
T'00100001001000100000000000000001110000001 0'
T'01100001010110010001100000000000010100100 0'
T'10000000110101010110000010101001000110100 1'
T'00000000000000001001100000010001110001101 0'
T'00001100110010010111011001000111100000111 1'
T'10000000000010010001010100000001100000010 1'
T'00000001000100011100011000010000110011000 0'
T'00000000000000001000000000001000000010001 0'
T'00000000000000000100000101000100111100001 0'
T'00000000000000000010000100100010010001100 0'
T'00000000000000010000000110001001001010000 0'
T'00100000000000000001000000011000101000110 0'
T'00000000000000001000000110001000011100001 0'
T'00100001000000000001000000010111101000010 0'
T'00000000000000000100000101000101011011100 0'
T'00100001000000000001000000010110001000010 0'
T'00000000000000000010000100100011100110101 0'
T'00100000000100000001000000010010001000111 0'
T'00100001000000000001000000010101101000110 0'
T'00100000000100000001000000010001101000010 0'
T'01000000000100010000000100000001110000011 0'
T'10000000100000010001001100000001100000011 1'
T'00000000000000010001001000010000010000101 0'
T'10000000100000010001000100000001100000111 1'
T'00000000000000010001010000010001100010101 0'
T'11110010000000001010101001000101100001100 0'
T'00000000000000010001100000010001001010101 0'
T'00000000000000001001100000001001110011001 0'
T'00000000000010010000000100000001110000010 1'
T'00010000000100100010000000010000001110110 0'
T'00010000000100000010000000010000000100110 0'
T'01011000000001010000100000000000001101000 0'
T'00010000000000010010000100000000001000111 0'
T'00000000100000010100000100010000000111011 1'
T'00000000000000010100000100000000001111010 1'
T'00010010000100000000000000000001011000100 1'
T'00010101000000011000000000001000000100010 1'
T'00010100000100000000000000000001100101101 1'
T'10010000001000011000000100000000101110101 0'
T'10111010000100001001011000000000111101101 0'
T'00001001000000010000000000000000001110011 1'
T'00011000000100000000000000000000100100001 1'
T'00000000000100000000000000000000111010101 1'
T'10011000000010000000000000000000010011001 0'
T'00100010110001000010000100100000011001101 0'
T'00100001001000010000000000001000000111010 1'
T'00000000000000010001001000000000011100101 1'
T'11011111001000000001110000000111010110000 1'
T'01000000000100000000000000000000010101101 0'
T'00000000000000010000001100000001110100100 1'
T'10000000100000010000000000001000000101011 0'
T'01110010001001111010110000000000101010100 0'
T'01010000110011100000000100110100100101101 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 153
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2240
#total gate fault coverage = 93.72%
#number of equivalent gate faults (collapsed) = 2118
#number of equivalent detected faults = 1971
#equivalent gate fault coverage = 93.06%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.6s 0.6s
