
Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043c0  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004554  08004554  00005554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800458c  0800458c  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  0800458c  0800458c  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800458c  0800458c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800458c  0800458c  0000558c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004590  08004590  00005590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004594  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000458  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000464  20000464  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c74e  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ef  00000000  00000000  0001278a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  00014d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006ae  00000000  00000000  00015670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000208dc  00000000  00000000  00015d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ef95  00000000  00000000  000365fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bff93  00000000  00000000  0004558f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00105522  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002108  00000000  00000000  00105568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00107670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800453c 	.word	0x0800453c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	0800453c 	.word	0x0800453c

080001d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80001da:	4b0c      	ldr	r3, [pc, #48]	@ (800020c <MX_DMA_Init+0x38>)
 80001dc:	695b      	ldr	r3, [r3, #20]
 80001de:	4a0b      	ldr	r2, [pc, #44]	@ (800020c <MX_DMA_Init+0x38>)
 80001e0:	f043 0301 	orr.w	r3, r3, #1
 80001e4:	6153      	str	r3, [r2, #20]
 80001e6:	4b09      	ldr	r3, [pc, #36]	@ (800020c <MX_DMA_Init+0x38>)
 80001e8:	695b      	ldr	r3, [r3, #20]
 80001ea:	f003 0301 	and.w	r3, r3, #1
 80001ee:	607b      	str	r3, [r7, #4]
 80001f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2100      	movs	r1, #0
 80001f6:	2010      	movs	r0, #16
 80001f8:	f000 fbbb 	bl	8000972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80001fc:	2010      	movs	r0, #16
 80001fe:	f000 fbd4 	bl	80009aa <HAL_NVIC_EnableIRQ>

}
 8000202:	bf00      	nop
 8000204:	3708      	adds	r7, #8
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	40021000 	.word	0x40021000

08000210 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b08a      	sub	sp, #40	@ 0x28
 8000214:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000216:	f107 0314 	add.w	r3, r7, #20
 800021a:	2200      	movs	r2, #0
 800021c:	601a      	str	r2, [r3, #0]
 800021e:	605a      	str	r2, [r3, #4]
 8000220:	609a      	str	r2, [r3, #8]
 8000222:	60da      	str	r2, [r3, #12]
 8000224:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000226:	4b4b      	ldr	r3, [pc, #300]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a4a      	ldr	r2, [pc, #296]	@ (8000354 <MX_GPIO_Init+0x144>)
 800022c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000230:	6153      	str	r3, [r2, #20]
 8000232:	4b48      	ldr	r3, [pc, #288]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800023a:	613b      	str	r3, [r7, #16]
 800023c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800023e:	4b45      	ldr	r3, [pc, #276]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	4a44      	ldr	r2, [pc, #272]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000244:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000248:	6153      	str	r3, [r2, #20]
 800024a:	4b42      	ldr	r3, [pc, #264]	@ (8000354 <MX_GPIO_Init+0x144>)
 800024c:	695b      	ldr	r3, [r3, #20]
 800024e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000256:	4b3f      	ldr	r3, [pc, #252]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000258:	695b      	ldr	r3, [r3, #20]
 800025a:	4a3e      	ldr	r2, [pc, #248]	@ (8000354 <MX_GPIO_Init+0x144>)
 800025c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000260:	6153      	str	r3, [r2, #20]
 8000262:	4b3c      	ldr	r3, [pc, #240]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800026a:	60bb      	str	r3, [r7, #8]
 800026c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800026e:	4b39      	ldr	r3, [pc, #228]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000270:	695b      	ldr	r3, [r3, #20]
 8000272:	4a38      	ldr	r2, [pc, #224]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000278:	6153      	str	r3, [r2, #20]
 800027a:	4b36      	ldr	r3, [pc, #216]	@ (8000354 <MX_GPIO_Init+0x144>)
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000282:	607b      	str	r3, [r7, #4]
 8000284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000286:	4b33      	ldr	r3, [pc, #204]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000288:	695b      	ldr	r3, [r3, #20]
 800028a:	4a32      	ldr	r2, [pc, #200]	@ (8000354 <MX_GPIO_Init+0x144>)
 800028c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000290:	6153      	str	r3, [r2, #20]
 8000292:	4b30      	ldr	r3, [pc, #192]	@ (8000354 <MX_GPIO_Init+0x144>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800029a:	603b      	str	r3, [r7, #0]
 800029c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2120      	movs	r1, #32
 80002a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002a6:	f000 ff53 	bl	8001150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002b0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80002b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b6:	2300      	movs	r3, #0
 80002b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002ba:	f107 0314 	add.w	r3, r7, #20
 80002be:	4619      	mov	r1, r3
 80002c0:	4825      	ldr	r0, [pc, #148]	@ (8000358 <MX_GPIO_Init+0x148>)
 80002c2:	f000 fdbb 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80002c6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80002ca:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002cc:	2303      	movs	r3, #3
 80002ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d0:	2300      	movs	r3, #0
 80002d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002d4:	f107 0314 	add.w	r3, r7, #20
 80002d8:	4619      	mov	r1, r3
 80002da:	481f      	ldr	r0, [pc, #124]	@ (8000358 <MX_GPIO_Init+0x148>)
 80002dc:	f000 fdae 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 80002e0:	f649 73d3 	movw	r3, #40915	@ 0x9fd3
 80002e4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e6:	2303      	movs	r3, #3
 80002e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ea:	2300      	movs	r3, #0
 80002ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ee:	f107 0314 	add.w	r3, r7, #20
 80002f2:	4619      	mov	r1, r3
 80002f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002f8:	f000 fda0 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002fc:	2320      	movs	r3, #32
 80002fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000300:	2301      	movs	r3, #1
 8000302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000304:	2300      	movs	r3, #0
 8000306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000308:	2300      	movs	r3, #0
 800030a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800030c:	f107 0314 	add.w	r3, r7, #20
 8000310:	4619      	mov	r1, r3
 8000312:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000316:	f000 fd91 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800031a:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 800031e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000320:	2303      	movs	r3, #3
 8000322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000324:	2300      	movs	r3, #0
 8000326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	4619      	mov	r1, r3
 800032e:	480b      	ldr	r0, [pc, #44]	@ (800035c <MX_GPIO_Init+0x14c>)
 8000330:	f000 fd84 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000334:	2304      	movs	r3, #4
 8000336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000338:	2303      	movs	r3, #3
 800033a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000340:	f107 0314 	add.w	r3, r7, #20
 8000344:	4619      	mov	r1, r3
 8000346:	4806      	ldr	r0, [pc, #24]	@ (8000360 <MX_GPIO_Init+0x150>)
 8000348:	f000 fd78 	bl	8000e3c <HAL_GPIO_Init>

}
 800034c:	bf00      	nop
 800034e:	3728      	adds	r7, #40	@ 0x28
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	40021000 	.word	0x40021000
 8000358:	48000800 	.word	0x48000800
 800035c:	48000400 	.word	0x48000400
 8000360:	48000c00 	.word	0x48000c00

08000364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000368:	f000 f9c2 	bl	80006f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800036c:	f000 f814 	bl	8000398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000370:	f7ff ff4e 	bl	8000210 <MX_GPIO_Init>
  MX_DMA_Init();
 8000374:	f7ff ff2e 	bl	80001d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000378:	f000 f8ec 	bl	8000554 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  cmdhandler_init( &huart2 );
 800037c:	4805      	ldr	r0, [pc, #20]	@ (8000394 <main+0x30>)
 800037e:	f003 fe41 	bl	8004004 <cmdhandler_init>
  led_init();
 8000382:	f003 fef3 	bl	800416c <led_init>


  scheduler_init();
 8000386:	f003 ff57 	bl	8004238 <scheduler_init>
  scheduler_run();
 800038a:	f003 ffb9 	bl	8004300 <scheduler_run>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800038e:	bf00      	nop
 8000390:	e7fd      	b.n	800038e <main+0x2a>
 8000392:	bf00      	nop
 8000394:	20000028 	.word	0x20000028

08000398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b0a6      	sub	sp, #152	@ 0x98
 800039c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80003a2:	2228      	movs	r2, #40	@ 0x28
 80003a4:	2100      	movs	r1, #0
 80003a6:	4618      	mov	r0, r3
 80003a8:	f004 f88e 	bl	80044c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	2258      	movs	r2, #88	@ 0x58
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f004 f880 	bl	80044c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003c8:	2302      	movs	r3, #2
 80003ca:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003cc:	2301      	movs	r3, #1
 80003ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d0:	2310      	movs	r3, #16
 80003d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d6:	2302      	movs	r3, #2
 80003d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80003e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003e4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 fedc 	bl	80011b4 <HAL_RCC_OscConfig>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000402:	f000 f827 	bl	8000454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000406:	230f      	movs	r3, #15
 8000408:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040a:	2302      	movs	r3, #2
 800040c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000412:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000416:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800041c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000420:	2102      	movs	r1, #2
 8000422:	4618      	mov	r0, r3
 8000424:	f001 ff1a 	bl	800225c <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800042e:	f000 f811 	bl	8000454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000432:	2302      	movs	r3, #2
 8000434:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000436:	2300      	movs	r3, #0
 8000438:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	4618      	mov	r0, r3
 800043e:	f002 f92d 	bl	800269c <HAL_RCCEx_PeriphCLKConfig>
 8000442:	4603      	mov	r3, r0
 8000444:	2b00      	cmp	r3, #0
 8000446:	d001      	beq.n	800044c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000448:	f000 f804 	bl	8000454 <Error_Handler>
  }
}
 800044c:	bf00      	nop
 800044e:	3798      	adds	r7, #152	@ 0x98
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}

08000454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000458:	b672      	cpsid	i
}
 800045a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <Error_Handler+0x8>

08000460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000466:	4b0f      	ldr	r3, [pc, #60]	@ (80004a4 <HAL_MspInit+0x44>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	4a0e      	ldr	r2, [pc, #56]	@ (80004a4 <HAL_MspInit+0x44>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6193      	str	r3, [r2, #24]
 8000472:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <HAL_MspInit+0x44>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	f003 0301 	and.w	r3, r3, #1
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800047e:	4b09      	ldr	r3, [pc, #36]	@ (80004a4 <HAL_MspInit+0x44>)
 8000480:	69db      	ldr	r3, [r3, #28]
 8000482:	4a08      	ldr	r2, [pc, #32]	@ (80004a4 <HAL_MspInit+0x44>)
 8000484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000488:	61d3      	str	r3, [r2, #28]
 800048a:	4b06      	ldr	r3, [pc, #24]	@ (80004a4 <HAL_MspInit+0x44>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000492:	603b      	str	r3, [r7, #0]
 8000494:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000496:	2007      	movs	r0, #7
 8000498:	f000 fa60 	bl	800095c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800049c:	bf00      	nop
 800049e:	3708      	adds	r7, #8
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40021000 	.word	0x40021000

080004a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <NMI_Handler+0x4>

080004b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <HardFault_Handler+0x4>

080004b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004bc:	bf00      	nop
 80004be:	e7fd      	b.n	80004bc <MemManage_Handler+0x4>

080004c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c4:	bf00      	nop
 80004c6:	e7fd      	b.n	80004c4 <BusFault_Handler+0x4>

080004c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <UsageFault_Handler+0x4>

080004d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr

080004de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004de:	b480      	push	{r7}
 80004e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e2:	bf00      	nop
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr

080004ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f0:	bf00      	nop
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr

080004fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004fe:	f000 f93d 	bl	800077c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <DMA1_Channel6_IRQHandler+0x10>)
 800050e:	f000 fb88 	bl	8000c22 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	200000b0 	.word	0x200000b0

0800051c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000520:	4802      	ldr	r0, [pc, #8]	@ (800052c <USART2_IRQHandler+0x10>)
 8000522:	f002 fb27 	bl	8002b74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000028 	.word	0x20000028

08000530 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000534:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <SystemInit+0x20>)
 8000536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800053a:	4a05      	ldr	r2, [pc, #20]	@ (8000550 <SystemInit+0x20>)
 800053c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000540:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	e000ed00 	.word	0xe000ed00

08000554 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 800055a:	4a15      	ldr	r2, [pc, #84]	@ (80005b0 <MX_USART2_UART_Init+0x5c>)
 800055c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800055e:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000560:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000564:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000566:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800056c:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000572:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000578:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 800057a:	220c      	movs	r2, #12
 800057c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800057e:	4b0b      	ldr	r3, [pc, #44]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000584:	4b09      	ldr	r3, [pc, #36]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800058a:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000590:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000592:	2200      	movs	r2, #0
 8000594:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000596:	4805      	ldr	r0, [pc, #20]	@ (80005ac <MX_USART2_UART_Init+0x58>)
 8000598:	f002 fa9e 	bl	8002ad8 <HAL_UART_Init>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005a2:	f7ff ff57 	bl	8000454 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000028 	.word	0x20000028
 80005b0:	40004400 	.word	0x40004400

080005b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b08a      	sub	sp, #40	@ 0x28
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a2e      	ldr	r2, [pc, #184]	@ (800068c <HAL_UART_MspInit+0xd8>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d156      	bne.n	8000684 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005d6:	4b2e      	ldr	r3, [pc, #184]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	4a2d      	ldr	r2, [pc, #180]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e0:	61d3      	str	r3, [r2, #28]
 80005e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ea:	613b      	str	r3, [r7, #16]
 80005ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	4b28      	ldr	r3, [pc, #160]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	4a27      	ldr	r2, [pc, #156]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f8:	6153      	str	r3, [r2, #20]
 80005fa:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <HAL_UART_MspInit+0xdc>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000606:	230c      	movs	r3, #12
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060a:	2302      	movs	r3, #2
 800060c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000612:	2300      	movs	r3, #0
 8000614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000616:	2307      	movs	r3, #7
 8000618:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000624:	f000 fc0a 	bl	8000e3c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000628:	4b1a      	ldr	r3, [pc, #104]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 800062a:	4a1b      	ldr	r2, [pc, #108]	@ (8000698 <HAL_UART_MspInit+0xe4>)
 800062c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800062e:	4b19      	ldr	r3, [pc, #100]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000630:	2200      	movs	r2, #0
 8000632:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000634:	4b17      	ldr	r3, [pc, #92]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800063a:	4b16      	ldr	r3, [pc, #88]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 800063c:	2280      	movs	r2, #128	@ 0x80
 800063e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000640:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000642:	2200      	movs	r2, #0
 8000644:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000646:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800064c:	4b11      	ldr	r3, [pc, #68]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 800064e:	2200      	movs	r2, #0
 8000650:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000654:	2200      	movs	r2, #0
 8000656:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000658:	480e      	ldr	r0, [pc, #56]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 800065a:	f000 f9c0 	bl	80009de <HAL_DMA_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8000664:	f7ff fef6 	bl	8000454 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a0a      	ldr	r2, [pc, #40]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 800066c:	675a      	str	r2, [r3, #116]	@ 0x74
 800066e:	4a09      	ldr	r2, [pc, #36]	@ (8000694 <HAL_UART_MspInit+0xe0>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000674:	2200      	movs	r2, #0
 8000676:	2100      	movs	r1, #0
 8000678:	2026      	movs	r0, #38	@ 0x26
 800067a:	f000 f97a 	bl	8000972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800067e:	2026      	movs	r0, #38	@ 0x26
 8000680:	f000 f993 	bl	80009aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000684:	bf00      	nop
 8000686:	3728      	adds	r7, #40	@ 0x28
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40004400 	.word	0x40004400
 8000690:	40021000 	.word	0x40021000
 8000694:	200000b0 	.word	0x200000b0
 8000698:	4002006c 	.word	0x4002006c

0800069c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800069c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006d4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006a0:	f7ff ff46 	bl	8000530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a4:	480c      	ldr	r0, [pc, #48]	@ (80006d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80006a6:	490d      	ldr	r1, [pc, #52]	@ (80006dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80006a8:	4a0d      	ldr	r2, [pc, #52]	@ (80006e0 <LoopForever+0xe>)
  movs r3, #0
 80006aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ac:	e002      	b.n	80006b4 <LoopCopyDataInit>

080006ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006b2:	3304      	adds	r3, #4

080006b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b8:	d3f9      	bcc.n	80006ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ba:	4a0a      	ldr	r2, [pc, #40]	@ (80006e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006bc:	4c0a      	ldr	r4, [pc, #40]	@ (80006e8 <LoopForever+0x16>)
  movs r3, #0
 80006be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006c0:	e001      	b.n	80006c6 <LoopFillZerobss>

080006c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c4:	3204      	adds	r2, #4

080006c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c8:	d3fb      	bcc.n	80006c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ca:	f003 ff05 	bl	80044d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006ce:	f7ff fe49 	bl	8000364 <main>

080006d2 <LoopForever>:

LoopForever:
    b LoopForever
 80006d2:	e7fe      	b.n	80006d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006d4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80006d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006e0:	08004594 	.word	0x08004594
  ldr r2, =_sbss
 80006e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006e8:	20000464 	.word	0x20000464

080006ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006ec:	e7fe      	b.n	80006ec <ADC1_2_IRQHandler>
	...

080006f0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006f4:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <HAL_Init+0x28>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a07      	ldr	r2, [pc, #28]	@ (8000718 <HAL_Init+0x28>)
 80006fa:	f043 0310 	orr.w	r3, r3, #16
 80006fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000700:	2003      	movs	r0, #3
 8000702:	f000 f92b 	bl	800095c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000706:	2000      	movs	r0, #0
 8000708:	f000 f808 	bl	800071c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800070c:	f7ff fea8 	bl	8000460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40022000 	.word	0x40022000

0800071c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <HAL_InitTick+0x54>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <HAL_InitTick+0x58>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000732:	fbb3 f3f1 	udiv	r3, r3, r1
 8000736:	fbb2 f3f3 	udiv	r3, r2, r3
 800073a:	4618      	mov	r0, r3
 800073c:	f000 f943 	bl	80009c6 <HAL_SYSTICK_Config>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000746:	2301      	movs	r3, #1
 8000748:	e00e      	b.n	8000768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2b0f      	cmp	r3, #15
 800074e:	d80a      	bhi.n	8000766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000750:	2200      	movs	r2, #0
 8000752:	6879      	ldr	r1, [r7, #4]
 8000754:	f04f 30ff 	mov.w	r0, #4294967295
 8000758:	f000 f90b 	bl	8000972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800075c:	4a06      	ldr	r2, [pc, #24]	@ (8000778 <HAL_InitTick+0x5c>)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
 8000764:	e000      	b.n	8000768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
}
 8000768:	4618      	mov	r0, r3
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000000 	.word	0x20000000
 8000774:	20000008 	.word	0x20000008
 8000778:	20000004 	.word	0x20000004

0800077c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <HAL_IncTick+0x20>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	461a      	mov	r2, r3
 8000786:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <HAL_IncTick+0x24>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4413      	add	r3, r2
 800078c:	4a04      	ldr	r2, [pc, #16]	@ (80007a0 <HAL_IncTick+0x24>)
 800078e:	6013      	str	r3, [r2, #0]
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	20000008 	.word	0x20000008
 80007a0:	200000f4 	.word	0x200000f4

080007a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80007a8:	4b03      	ldr	r3, [pc, #12]	@ (80007b8 <HAL_GetTick+0x14>)
 80007aa:	681b      	ldr	r3, [r3, #0]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	200000f4 	.word	0x200000f4

080007bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f003 0307 	and.w	r3, r3, #7
 80007ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <__NVIC_SetPriorityGrouping+0x44>)
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d2:	68ba      	ldr	r2, [r7, #8]
 80007d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007d8:	4013      	ands	r3, r2
 80007da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ee:	4a04      	ldr	r2, [pc, #16]	@ (8000800 <__NVIC_SetPriorityGrouping+0x44>)
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	60d3      	str	r3, [r2, #12]
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <__NVIC_GetPriorityGrouping+0x18>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	0a1b      	lsrs	r3, r3, #8
 800080e:	f003 0307 	and.w	r3, r3, #7
}
 8000812:	4618      	mov	r0, r3
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	2b00      	cmp	r3, #0
 8000830:	db0b      	blt.n	800084a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	f003 021f 	and.w	r2, r3, #31
 8000838:	4907      	ldr	r1, [pc, #28]	@ (8000858 <__NVIC_EnableIRQ+0x38>)
 800083a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083e:	095b      	lsrs	r3, r3, #5
 8000840:	2001      	movs	r0, #1
 8000842:	fa00 f202 	lsl.w	r2, r0, r2
 8000846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	e000e100 	.word	0xe000e100

0800085c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	6039      	str	r1, [r7, #0]
 8000866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086c:	2b00      	cmp	r3, #0
 800086e:	db0a      	blt.n	8000886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	b2da      	uxtb	r2, r3
 8000874:	490c      	ldr	r1, [pc, #48]	@ (80008a8 <__NVIC_SetPriority+0x4c>)
 8000876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087a:	0112      	lsls	r2, r2, #4
 800087c:	b2d2      	uxtb	r2, r2
 800087e:	440b      	add	r3, r1
 8000880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000884:	e00a      	b.n	800089c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	b2da      	uxtb	r2, r3
 800088a:	4908      	ldr	r1, [pc, #32]	@ (80008ac <__NVIC_SetPriority+0x50>)
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	f003 030f 	and.w	r3, r3, #15
 8000892:	3b04      	subs	r3, #4
 8000894:	0112      	lsls	r2, r2, #4
 8000896:	b2d2      	uxtb	r2, r2
 8000898:	440b      	add	r3, r1
 800089a:	761a      	strb	r2, [r3, #24]
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	e000e100 	.word	0xe000e100
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b089      	sub	sp, #36	@ 0x24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	f003 0307 	and.w	r3, r3, #7
 80008c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	f1c3 0307 	rsb	r3, r3, #7
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	bf28      	it	cs
 80008ce:	2304      	movcs	r3, #4
 80008d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	3304      	adds	r3, #4
 80008d6:	2b06      	cmp	r3, #6
 80008d8:	d902      	bls.n	80008e0 <NVIC_EncodePriority+0x30>
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	3b03      	subs	r3, #3
 80008de:	e000      	b.n	80008e2 <NVIC_EncodePriority+0x32>
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e4:	f04f 32ff 	mov.w	r2, #4294967295
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	43da      	mvns	r2, r3
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	401a      	ands	r2, r3
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008f8:	f04f 31ff 	mov.w	r1, #4294967295
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000902:	43d9      	mvns	r1, r3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000908:	4313      	orrs	r3, r2
         );
}
 800090a:	4618      	mov	r0, r3
 800090c:	3724      	adds	r7, #36	@ 0x24
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
	...

08000918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	3b01      	subs	r3, #1
 8000924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000928:	d301      	bcc.n	800092e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800092a:	2301      	movs	r3, #1
 800092c:	e00f      	b.n	800094e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <SysTick_Config+0x40>)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3b01      	subs	r3, #1
 8000934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000936:	210f      	movs	r1, #15
 8000938:	f04f 30ff 	mov.w	r0, #4294967295
 800093c:	f7ff ff8e 	bl	800085c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000940:	4b05      	ldr	r3, [pc, #20]	@ (8000958 <SysTick_Config+0x40>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000946:	4b04      	ldr	r3, [pc, #16]	@ (8000958 <SysTick_Config+0x40>)
 8000948:	2207      	movs	r2, #7
 800094a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	e000e010 	.word	0xe000e010

0800095c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f7ff ff29 	bl	80007bc <__NVIC_SetPriorityGrouping>
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b086      	sub	sp, #24
 8000976:	af00      	add	r7, sp, #0
 8000978:	4603      	mov	r3, r0
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
 800097e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000984:	f7ff ff3e 	bl	8000804 <__NVIC_GetPriorityGrouping>
 8000988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	68b9      	ldr	r1, [r7, #8]
 800098e:	6978      	ldr	r0, [r7, #20]
 8000990:	f7ff ff8e 	bl	80008b0 <NVIC_EncodePriority>
 8000994:	4602      	mov	r2, r0
 8000996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800099a:	4611      	mov	r1, r2
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff ff5d 	bl	800085c <__NVIC_SetPriority>
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	4603      	mov	r3, r0
 80009b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f7ff ff31 	bl	8000820 <__NVIC_EnableIRQ>
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b082      	sub	sp, #8
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f7ff ffa2 	bl	8000918 <SysTick_Config>
 80009d4:	4603      	mov	r3, r0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b084      	sub	sp, #16
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d101      	bne.n	80009f4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80009f0:	2301      	movs	r3, #1
 80009f2:	e037      	b.n	8000a64 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2202      	movs	r2, #2
 80009f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000a0a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000a0e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000a18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	68db      	ldr	r3, [r3, #12]
 8000a1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	695b      	ldr	r3, [r3, #20]
 8000a2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f000 f9bc 	bl	8000dc4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2201      	movs	r2, #1
 8000a56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000a62:	2300      	movs	r3, #0
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
 8000a78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d101      	bne.n	8000a8c <HAL_DMA_Start_IT+0x20>
 8000a88:	2302      	movs	r3, #2
 8000a8a:	e04a      	b.n	8000b22 <HAL_DMA_Start_IT+0xb6>
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d13a      	bne.n	8000b14 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f022 0201 	bic.w	r2, r2, #1
 8000aba:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	68b9      	ldr	r1, [r7, #8]
 8000ac2:	68f8      	ldr	r0, [r7, #12]
 8000ac4:	f000 f950 	bl	8000d68 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d008      	beq.n	8000ae2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f042 020e 	orr.w	r2, r2, #14
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	e00f      	b.n	8000b02 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f042 020a 	orr.w	r2, r2, #10
 8000af0:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f022 0204 	bic.w	r2, r2, #4
 8000b00:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f042 0201 	orr.w	r2, r2, #1
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	e005      	b.n	8000b20 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	2200      	movs	r2, #0
 8000b18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8000b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3718      	adds	r7, #24
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d101      	bne.n	8000b3c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e02e      	b.n	8000b9a <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d008      	beq.n	8000b58 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2204      	movs	r2, #4
 8000b4a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e020      	b.n	8000b9a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f022 020e 	bic.w	r2, r2, #14
 8000b66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f022 0201 	bic.w	r2, r2, #1
 8000b76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b80:	2101      	movs	r1, #1
 8000b82:	fa01 f202 	lsl.w	r2, r1, r2
 8000b86:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b084      	sub	sp, #16
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d005      	beq.n	8000bc8 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	73fb      	strb	r3, [r7, #15]
 8000bc6:	e027      	b.n	8000c18 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f022 020e 	bic.w	r2, r2, #14
 8000bd6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f022 0201 	bic.w	r2, r2, #1
 8000be6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf6:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d003      	beq.n	8000c18 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	4798      	blx	r3
    }
  }
  return status;
 8000c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b084      	sub	sp, #16
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	2204      	movs	r2, #4
 8000c40:	409a      	lsls	r2, r3
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	4013      	ands	r3, r2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d024      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x72>
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d01f      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f003 0320 	and.w	r3, r3, #32
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d107      	bne.n	8000c72 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f022 0204 	bic.w	r2, r2, #4
 8000c70:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c7a:	2104      	movs	r1, #4
 8000c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c80:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d06a      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000c92:	e065      	b.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c98:	2202      	movs	r2, #2
 8000c9a:	409a      	lsls	r2, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d02c      	beq.n	8000cfe <HAL_DMA_IRQHandler+0xdc>
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d027      	beq.n	8000cfe <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0320 	and.w	r3, r3, #32
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d10b      	bne.n	8000cd4 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f022 020a 	bic.w	r2, r2, #10
 8000cca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cdc:	2102      	movs	r1, #2
 8000cde:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d035      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000cfc:	e030      	b.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d02:	2208      	movs	r2, #8
 8000d04:	409a      	lsls	r2, r3
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d028      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	f003 0308 	and.w	r3, r3, #8
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d023      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f022 020e 	bic.w	r2, r2, #14
 8000d26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d30:	2101      	movs	r1, #1
 8000d32:	fa01 f202 	lsl.w	r2, r1, r2
 8000d36:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2201      	movs	r2, #1
 8000d42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d004      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	4798      	blx	r3
    }
  }
}
 8000d5e:	e7ff      	b.n	8000d60 <HAL_DMA_IRQHandler+0x13e>
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fa01 f202 	lsl.w	r2, r1, r2
 8000d84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b10      	cmp	r3, #16
 8000d94:	d108      	bne.n	8000da8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	68ba      	ldr	r2, [r7, #8]
 8000da4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000da6:	e007      	b.n	8000db8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	60da      	str	r2, [r3, #12]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b14      	ldr	r3, [pc, #80]	@ (8000e24 <DMA_CalcBaseAndBitshift+0x60>)
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d80f      	bhi.n	8000df8 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <DMA_CalcBaseAndBitshift+0x64>)
 8000de0:	4413      	add	r3, r2
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <DMA_CalcBaseAndBitshift+0x68>)
 8000de4:	fba2 2303 	umull	r2, r3, r2, r3
 8000de8:	091b      	lsrs	r3, r3, #4
 8000dea:	009a      	lsls	r2, r3, #2
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a0f      	ldr	r2, [pc, #60]	@ (8000e30 <DMA_CalcBaseAndBitshift+0x6c>)
 8000df4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000df6:	e00e      	b.n	8000e16 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <DMA_CalcBaseAndBitshift+0x70>)
 8000e00:	4413      	add	r3, r2
 8000e02:	4a0a      	ldr	r2, [pc, #40]	@ (8000e2c <DMA_CalcBaseAndBitshift+0x68>)
 8000e04:	fba2 2303 	umull	r2, r3, r2, r3
 8000e08:	091b      	lsrs	r3, r3, #4
 8000e0a:	009a      	lsls	r2, r3, #2
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a09      	ldr	r2, [pc, #36]	@ (8000e38 <DMA_CalcBaseAndBitshift+0x74>)
 8000e14:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40020407 	.word	0x40020407
 8000e28:	bffdfff8 	.word	0xbffdfff8
 8000e2c:	cccccccd 	.word	0xcccccccd
 8000e30:	40020000 	.word	0x40020000
 8000e34:	bffdfbf8 	.word	0xbffdfbf8
 8000e38:	40020400 	.word	0x40020400

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b087      	sub	sp, #28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4a:	e160      	b.n	800110e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	2101      	movs	r1, #1
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	fa01 f303 	lsl.w	r3, r1, r3
 8000e58:	4013      	ands	r3, r2
 8000e5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 8152 	beq.w	8001108 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0303 	and.w	r3, r3, #3
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d005      	beq.n	8000e7c <HAL_GPIO_Init+0x40>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 0303 	and.w	r3, r3, #3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d130      	bne.n	8000ede <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	2203      	movs	r2, #3
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4013      	ands	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	68da      	ldr	r2, [r3, #12]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	091b      	lsrs	r3, r3, #4
 8000ec8:	f003 0201 	and.w	r2, r3, #1
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	d017      	beq.n	8000f1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	4013      	ands	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	689a      	ldr	r2, [r3, #8]
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 0303 	and.w	r3, r3, #3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d123      	bne.n	8000f6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	08da      	lsrs	r2, r3, #3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3208      	adds	r2, #8
 8000f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4013      	ands	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	691a      	ldr	r2, [r3, #16]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	08da      	lsrs	r2, r3, #3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3208      	adds	r2, #8
 8000f68:	6939      	ldr	r1, [r7, #16]
 8000f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	2203      	movs	r2, #3
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0203 	and.w	r2, r3, #3
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	f000 80ac 	beq.w	8001108 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800112c <HAL_GPIO_Init+0x2f0>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a5d      	ldr	r2, [pc, #372]	@ (800112c <HAL_GPIO_Init+0x2f0>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b5b      	ldr	r3, [pc, #364]	@ (800112c <HAL_GPIO_Init+0x2f0>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fc8:	4a59      	ldr	r2, [pc, #356]	@ (8001130 <HAL_GPIO_Init+0x2f4>)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	220f      	movs	r2, #15
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ff2:	d025      	beq.n	8001040 <HAL_GPIO_Init+0x204>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a4f      	ldr	r2, [pc, #316]	@ (8001134 <HAL_GPIO_Init+0x2f8>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d01f      	beq.n	800103c <HAL_GPIO_Init+0x200>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a4e      	ldr	r2, [pc, #312]	@ (8001138 <HAL_GPIO_Init+0x2fc>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d019      	beq.n	8001038 <HAL_GPIO_Init+0x1fc>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a4d      	ldr	r2, [pc, #308]	@ (800113c <HAL_GPIO_Init+0x300>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d013      	beq.n	8001034 <HAL_GPIO_Init+0x1f8>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a4c      	ldr	r2, [pc, #304]	@ (8001140 <HAL_GPIO_Init+0x304>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d00d      	beq.n	8001030 <HAL_GPIO_Init+0x1f4>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a4b      	ldr	r2, [pc, #300]	@ (8001144 <HAL_GPIO_Init+0x308>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d007      	beq.n	800102c <HAL_GPIO_Init+0x1f0>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a4a      	ldr	r2, [pc, #296]	@ (8001148 <HAL_GPIO_Init+0x30c>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d101      	bne.n	8001028 <HAL_GPIO_Init+0x1ec>
 8001024:	2306      	movs	r3, #6
 8001026:	e00c      	b.n	8001042 <HAL_GPIO_Init+0x206>
 8001028:	2307      	movs	r3, #7
 800102a:	e00a      	b.n	8001042 <HAL_GPIO_Init+0x206>
 800102c:	2305      	movs	r3, #5
 800102e:	e008      	b.n	8001042 <HAL_GPIO_Init+0x206>
 8001030:	2304      	movs	r3, #4
 8001032:	e006      	b.n	8001042 <HAL_GPIO_Init+0x206>
 8001034:	2303      	movs	r3, #3
 8001036:	e004      	b.n	8001042 <HAL_GPIO_Init+0x206>
 8001038:	2302      	movs	r3, #2
 800103a:	e002      	b.n	8001042 <HAL_GPIO_Init+0x206>
 800103c:	2301      	movs	r3, #1
 800103e:	e000      	b.n	8001042 <HAL_GPIO_Init+0x206>
 8001040:	2300      	movs	r3, #0
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	f002 0203 	and.w	r2, r2, #3
 8001048:	0092      	lsls	r2, r2, #2
 800104a:	4093      	lsls	r3, r2
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001052:	4937      	ldr	r1, [pc, #220]	@ (8001130 <HAL_GPIO_Init+0x2f4>)
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	089b      	lsrs	r3, r3, #2
 8001058:	3302      	adds	r3, #2
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001060:	4b3a      	ldr	r3, [pc, #232]	@ (800114c <HAL_GPIO_Init+0x310>)
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001084:	4a31      	ldr	r2, [pc, #196]	@ (800114c <HAL_GPIO_Init+0x310>)
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800108a:	4b30      	ldr	r3, [pc, #192]	@ (800114c <HAL_GPIO_Init+0x310>)
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010ae:	4a27      	ldr	r2, [pc, #156]	@ (800114c <HAL_GPIO_Init+0x310>)
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010b4:	4b25      	ldr	r3, [pc, #148]	@ (800114c <HAL_GPIO_Init+0x310>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	43db      	mvns	r3, r3
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010d8:	4a1c      	ldr	r2, [pc, #112]	@ (800114c <HAL_GPIO_Init+0x310>)
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010de:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <HAL_GPIO_Init+0x310>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001102:	4a12      	ldr	r2, [pc, #72]	@ (800114c <HAL_GPIO_Init+0x310>)
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	3301      	adds	r3, #1
 800110c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	fa22 f303 	lsr.w	r3, r2, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	f47f ae97 	bne.w	8000e4c <HAL_GPIO_Init+0x10>
  }
}
 800111e:	bf00      	nop
 8001120:	bf00      	nop
 8001122:	371c      	adds	r7, #28
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	40021000 	.word	0x40021000
 8001130:	40010000 	.word	0x40010000
 8001134:	48000400 	.word	0x48000400
 8001138:	48000800 	.word	0x48000800
 800113c:	48000c00 	.word	0x48000c00
 8001140:	48001000 	.word	0x48001000
 8001144:	48001400 	.word	0x48001400
 8001148:	48001800 	.word	0x48001800
 800114c:	40010400 	.word	0x40010400

08001150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	807b      	strh	r3, [r7, #2]
 800115c:	4613      	mov	r3, r2
 800115e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001160:	787b      	ldrb	r3, [r7, #1]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001166:	887a      	ldrh	r2, [r7, #2]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800116c:	e002      	b.n	8001174 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800116e:	887a      	ldrh	r2, [r7, #2]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	460b      	mov	r3, r1
 800118a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001192:	887a      	ldrh	r2, [r7, #2]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4013      	ands	r3, r2
 8001198:	041a      	lsls	r2, r3, #16
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43d9      	mvns	r1, r3
 800119e:	887b      	ldrh	r3, [r7, #2]
 80011a0:	400b      	ands	r3, r1
 80011a2:	431a      	orrs	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	619a      	str	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011c4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d102      	bne.n	80011da <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	f001 b83a 	b.w	800224e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 816f 	beq.w	80014ce <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011f0:	4bb5      	ldr	r3, [pc, #724]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 030c 	and.w	r3, r3, #12
 80011f8:	2b04      	cmp	r3, #4
 80011fa:	d00c      	beq.n	8001216 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011fc:	4bb2      	ldr	r3, [pc, #712]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 030c 	and.w	r3, r3, #12
 8001204:	2b08      	cmp	r3, #8
 8001206:	d15c      	bne.n	80012c2 <HAL_RCC_OscConfig+0x10e>
 8001208:	4baf      	ldr	r3, [pc, #700]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001214:	d155      	bne.n	80012c2 <HAL_RCC_OscConfig+0x10e>
 8001216:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800121a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001222:	fa93 f3a3 	rbit	r3, r3
 8001226:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800122a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800122e:	fab3 f383 	clz	r3, r3
 8001232:	b2db      	uxtb	r3, r3
 8001234:	095b      	lsrs	r3, r3, #5
 8001236:	b2db      	uxtb	r3, r3
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b01      	cmp	r3, #1
 8001240:	d102      	bne.n	8001248 <HAL_RCC_OscConfig+0x94>
 8001242:	4ba1      	ldr	r3, [pc, #644]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	e015      	b.n	8001274 <HAL_RCC_OscConfig+0xc0>
 8001248:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800124c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001250:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001254:	fa93 f3a3 	rbit	r3, r3
 8001258:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 800125c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001260:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001264:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001270:	4b95      	ldr	r3, [pc, #596]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001274:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001278:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800127c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001280:	fa92 f2a2 	rbit	r2, r2
 8001284:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001288:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800128c:	fab2 f282 	clz	r2, r2
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	f042 0220 	orr.w	r2, r2, #32
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	f002 021f 	and.w	r2, r2, #31
 800129c:	2101      	movs	r1, #1
 800129e:	fa01 f202 	lsl.w	r2, r1, r2
 80012a2:	4013      	ands	r3, r2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f000 8111 	beq.w	80014cc <HAL_RCC_OscConfig+0x318>
 80012aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f040 8108 	bne.w	80014cc <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	f000 bfc6 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012d2:	d106      	bne.n	80012e2 <HAL_RCC_OscConfig+0x12e>
 80012d4:	4b7c      	ldr	r3, [pc, #496]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a7b      	ldr	r2, [pc, #492]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80012da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	e036      	b.n	8001350 <HAL_RCC_OscConfig+0x19c>
 80012e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10c      	bne.n	800130c <HAL_RCC_OscConfig+0x158>
 80012f2:	4b75      	ldr	r3, [pc, #468]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a74      	ldr	r2, [pc, #464]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80012f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	4b72      	ldr	r3, [pc, #456]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a71      	ldr	r2, [pc, #452]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001304:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001308:	6013      	str	r3, [r2, #0]
 800130a:	e021      	b.n	8001350 <HAL_RCC_OscConfig+0x19c>
 800130c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001310:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0x184>
 800131e:	4b6a      	ldr	r3, [pc, #424]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a69      	ldr	r2, [pc, #420]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001324:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	4b67      	ldr	r3, [pc, #412]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a66      	ldr	r2, [pc, #408]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e00b      	b.n	8001350 <HAL_RCC_OscConfig+0x19c>
 8001338:	4b63      	ldr	r3, [pc, #396]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a62      	ldr	r2, [pc, #392]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 800133e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4b60      	ldr	r3, [pc, #384]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a5f      	ldr	r2, [pc, #380]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 800134a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800134e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001350:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001354:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d059      	beq.n	8001414 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fa20 	bl	80007a4 <HAL_GetTick>
 8001364:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001368:	e00a      	b.n	8001380 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800136a:	f7ff fa1b 	bl	80007a4 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	@ 0x64
 8001378:	d902      	bls.n	8001380 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	f000 bf67 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001380:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001384:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001388:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800138c:	fa93 f3a3 	rbit	r3, r3
 8001390:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001394:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001398:	fab3 f383 	clz	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d102      	bne.n	80013b2 <HAL_RCC_OscConfig+0x1fe>
 80013ac:	4b46      	ldr	r3, [pc, #280]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	e015      	b.n	80013de <HAL_RCC_OscConfig+0x22a>
 80013b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013b6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80013be:	fa93 f3a3 	rbit	r3, r3
 80013c2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80013c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013ca:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80013ce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80013d2:	fa93 f3a3 	rbit	r3, r3
 80013d6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80013da:	4b3b      	ldr	r3, [pc, #236]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013e2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80013e6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80013ea:	fa92 f2a2 	rbit	r2, r2
 80013ee:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80013f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80013f6:	fab2 f282 	clz	r2, r2
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	f042 0220 	orr.w	r2, r2, #32
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f002 021f 	and.w	r2, r2, #31
 8001406:	2101      	movs	r1, #1
 8001408:	fa01 f202 	lsl.w	r2, r1, r2
 800140c:	4013      	ands	r3, r2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0ab      	beq.n	800136a <HAL_RCC_OscConfig+0x1b6>
 8001412:	e05c      	b.n	80014ce <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff f9c6 	bl	80007a4 <HAL_GetTick>
 8001418:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141c:	e00a      	b.n	8001434 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800141e:	f7ff f9c1 	bl	80007a4 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	@ 0x64
 800142c:	d902      	bls.n	8001434 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	f000 bf0d 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001434:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001438:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001440:	fa93 f3a3 	rbit	r3, r3
 8001444:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001448:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144c:	fab3 f383 	clz	r3, r3
 8001450:	b2db      	uxtb	r3, r3
 8001452:	095b      	lsrs	r3, r3, #5
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	b2db      	uxtb	r3, r3
 800145c:	2b01      	cmp	r3, #1
 800145e:	d102      	bne.n	8001466 <HAL_RCC_OscConfig+0x2b2>
 8001460:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	e015      	b.n	8001492 <HAL_RCC_OscConfig+0x2de>
 8001466:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800146a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001472:	fa93 f3a3 	rbit	r3, r3
 8001476:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800147a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800147e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001482:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001486:	fa93 f3a3 	rbit	r3, r3
 800148a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <HAL_RCC_OscConfig+0x314>)
 8001490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001492:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001496:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 800149a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800149e:	fa92 f2a2 	rbit	r2, r2
 80014a2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80014a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80014aa:	fab2 f282 	clz	r2, r2
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	f042 0220 	orr.w	r2, r2, #32
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	f002 021f 	and.w	r2, r2, #31
 80014ba:	2101      	movs	r1, #1
 80014bc:	fa01 f202 	lsl.w	r2, r1, r2
 80014c0:	4013      	ands	r3, r2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1ab      	bne.n	800141e <HAL_RCC_OscConfig+0x26a>
 80014c6:	e002      	b.n	80014ce <HAL_RCC_OscConfig+0x31a>
 80014c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f000 817f 	beq.w	80017e2 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014e4:	4ba7      	ldr	r3, [pc, #668]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 030c 	and.w	r3, r3, #12
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00c      	beq.n	800150a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014f0:	4ba4      	ldr	r3, [pc, #656]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 030c 	and.w	r3, r3, #12
 80014f8:	2b08      	cmp	r3, #8
 80014fa:	d173      	bne.n	80015e4 <HAL_RCC_OscConfig+0x430>
 80014fc:	4ba1      	ldr	r3, [pc, #644]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001508:	d16c      	bne.n	80015e4 <HAL_RCC_OscConfig+0x430>
 800150a:	2302      	movs	r3, #2
 800150c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800151c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	095b      	lsrs	r3, r3, #5
 8001528:	b2db      	uxtb	r3, r3
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d102      	bne.n	800153a <HAL_RCC_OscConfig+0x386>
 8001534:	4b93      	ldr	r3, [pc, #588]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	e013      	b.n	8001562 <HAL_RCC_OscConfig+0x3ae>
 800153a:	2302      	movs	r3, #2
 800153c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001540:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001544:	fa93 f3a3 	rbit	r3, r3
 8001548:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800154c:	2302      	movs	r3, #2
 800154e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001552:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001556:	fa93 f3a3 	rbit	r3, r3
 800155a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800155e:	4b89      	ldr	r3, [pc, #548]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 8001560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001562:	2202      	movs	r2, #2
 8001564:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001568:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800156c:	fa92 f2a2 	rbit	r2, r2
 8001570:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001574:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001578:	fab2 f282 	clz	r2, r2
 800157c:	b2d2      	uxtb	r2, r2
 800157e:	f042 0220 	orr.w	r2, r2, #32
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	f002 021f 	and.w	r2, r2, #31
 8001588:	2101      	movs	r1, #1
 800158a:	fa01 f202 	lsl.w	r2, r1, r2
 800158e:	4013      	ands	r3, r2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00a      	beq.n	80015aa <HAL_RCC_OscConfig+0x3f6>
 8001594:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001598:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d002      	beq.n	80015aa <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	f000 be52 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015aa:	4b76      	ldr	r3, [pc, #472]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	21f8      	movs	r1, #248	@ 0xf8
 80015c0:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c4:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80015c8:	fa91 f1a1 	rbit	r1, r1
 80015cc:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80015d0:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80015d4:	fab1 f181 	clz	r1, r1
 80015d8:	b2c9      	uxtb	r1, r1
 80015da:	408b      	lsls	r3, r1
 80015dc:	4969      	ldr	r1, [pc, #420]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e2:	e0fe      	b.n	80017e2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 8088 	beq.w	8001706 <HAL_RCC_OscConfig+0x552>
 80015f6:	2301      	movs	r3, #1
 80015f8:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fc:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001600:	fa93 f3a3 	rbit	r3, r3
 8001604:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001608:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800160c:	fab3 f383 	clz	r3, r3
 8001610:	b2db      	uxtb	r3, r3
 8001612:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001616:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	461a      	mov	r2, r3
 800161e:	2301      	movs	r3, #1
 8001620:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001622:	f7ff f8bf 	bl	80007a4 <HAL_GetTick>
 8001626:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800162a:	e00a      	b.n	8001642 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800162c:	f7ff f8ba 	bl	80007a4 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d902      	bls.n	8001642 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	f000 be06 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001642:	2302      	movs	r3, #2
 8001644:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001648:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800164c:	fa93 f3a3 	rbit	r3, r3
 8001650:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001654:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001658:	fab3 f383 	clz	r3, r3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	b2db      	uxtb	r3, r3
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b01      	cmp	r3, #1
 800166a:	d102      	bne.n	8001672 <HAL_RCC_OscConfig+0x4be>
 800166c:	4b45      	ldr	r3, [pc, #276]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	e013      	b.n	800169a <HAL_RCC_OscConfig+0x4e6>
 8001672:	2302      	movs	r3, #2
 8001674:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800167c:	fa93 f3a3 	rbit	r3, r3
 8001680:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001684:	2302      	movs	r3, #2
 8001686:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800168a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800168e:	fa93 f3a3 	rbit	r3, r3
 8001692:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001696:	4b3b      	ldr	r3, [pc, #236]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 8001698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169a:	2202      	movs	r2, #2
 800169c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80016a0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80016a4:	fa92 f2a2 	rbit	r2, r2
 80016a8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80016ac:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80016b0:	fab2 f282 	clz	r2, r2
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	f042 0220 	orr.w	r2, r2, #32
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	f002 021f 	and.w	r2, r2, #31
 80016c0:	2101      	movs	r1, #1
 80016c2:	fa01 f202 	lsl.w	r2, r1, r2
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0af      	beq.n	800162c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	21f8      	movs	r1, #248	@ 0xf8
 80016e2:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e6:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80016ea:	fa91 f1a1 	rbit	r1, r1
 80016ee:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80016f2:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80016f6:	fab1 f181 	clz	r1, r1
 80016fa:	b2c9      	uxtb	r1, r1
 80016fc:	408b      	lsls	r3, r1
 80016fe:	4921      	ldr	r1, [pc, #132]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 8001700:	4313      	orrs	r3, r2
 8001702:	600b      	str	r3, [r1, #0]
 8001704:	e06d      	b.n	80017e2 <HAL_RCC_OscConfig+0x62e>
 8001706:	2301      	movs	r3, #1
 8001708:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001718:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800171c:	fab3 f383 	clz	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001726:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	461a      	mov	r2, r3
 800172e:	2300      	movs	r3, #0
 8001730:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001732:	f7ff f837 	bl	80007a4 <HAL_GetTick>
 8001736:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800173a:	e00a      	b.n	8001752 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800173c:	f7ff f832 	bl	80007a4 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d902      	bls.n	8001752 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	f000 bd7e 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001752:	2302      	movs	r3, #2
 8001754:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001758:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800175c:	fa93 f3a3 	rbit	r3, r3
 8001760:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001764:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001768:	fab3 f383 	clz	r3, r3
 800176c:	b2db      	uxtb	r3, r3
 800176e:	095b      	lsrs	r3, r3, #5
 8001770:	b2db      	uxtb	r3, r3
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b01      	cmp	r3, #1
 800177a:	d105      	bne.n	8001788 <HAL_RCC_OscConfig+0x5d4>
 800177c:	4b01      	ldr	r3, [pc, #4]	@ (8001784 <HAL_RCC_OscConfig+0x5d0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	e016      	b.n	80017b0 <HAL_RCC_OscConfig+0x5fc>
 8001782:	bf00      	nop
 8001784:	40021000 	.word	0x40021000
 8001788:	2302      	movs	r3, #2
 800178a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001792:	fa93 f3a3 	rbit	r3, r3
 8001796:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800179a:	2302      	movs	r3, #2
 800179c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80017a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80017ac:	4bbf      	ldr	r3, [pc, #764]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 80017ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b0:	2202      	movs	r2, #2
 80017b2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80017b6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80017ba:	fa92 f2a2 	rbit	r2, r2
 80017be:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80017c2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80017c6:	fab2 f282 	clz	r2, r2
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	f042 0220 	orr.w	r2, r2, #32
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	f002 021f 	and.w	r2, r2, #31
 80017d6:	2101      	movs	r1, #1
 80017d8:	fa01 f202 	lsl.w	r2, r1, r2
 80017dc:	4013      	ands	r3, r2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1ac      	bne.n	800173c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f000 8113 	beq.w	8001a1e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d07c      	beq.n	8001902 <HAL_RCC_OscConfig+0x74e>
 8001808:	2301      	movs	r3, #1
 800180a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800180e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001812:	fa93 f3a3 	rbit	r3, r3
 8001816:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800181a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800181e:	fab3 f383 	clz	r3, r3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	4ba2      	ldr	r3, [pc, #648]	@ (8001ab0 <HAL_RCC_OscConfig+0x8fc>)
 8001828:	4413      	add	r3, r2
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	461a      	mov	r2, r3
 800182e:	2301      	movs	r3, #1
 8001830:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001832:	f7fe ffb7 	bl	80007a4 <HAL_GetTick>
 8001836:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800183a:	e00a      	b.n	8001852 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800183c:	f7fe ffb2 	bl	80007a4 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d902      	bls.n	8001852 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	f000 bcfe 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001852:	2302      	movs	r3, #2
 8001854:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001864:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800186e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001872:	2202      	movs	r2, #2
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800187a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	fa93 f2a3 	rbit	r2, r3
 8001884:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001892:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001896:	2202      	movs	r2, #2
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800189e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	fa93 f2a3 	rbit	r2, r3
 80018a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80018b0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b2:	4b7e      	ldr	r3, [pc, #504]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 80018b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018be:	2102      	movs	r1, #2
 80018c0:	6019      	str	r1, [r3, #0]
 80018c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	fa93 f1a3 	rbit	r1, r3
 80018d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018d8:	6019      	str	r1, [r3, #0]
  return result;
 80018da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018de:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	fab3 f383 	clz	r3, r3
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	f003 031f 	and.w	r3, r3, #31
 80018f4:	2101      	movs	r1, #1
 80018f6:	fa01 f303 	lsl.w	r3, r1, r3
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d09d      	beq.n	800183c <HAL_RCC_OscConfig+0x688>
 8001900:	e08d      	b.n	8001a1e <HAL_RCC_OscConfig+0x86a>
 8001902:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001906:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800190a:	2201      	movs	r2, #1
 800190c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001912:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	fa93 f2a3 	rbit	r2, r3
 800191c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001920:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001924:	601a      	str	r2, [r3, #0]
  return result;
 8001926:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800192a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800192e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001930:	fab3 f383 	clz	r3, r3
 8001934:	b2db      	uxtb	r3, r3
 8001936:	461a      	mov	r2, r3
 8001938:	4b5d      	ldr	r3, [pc, #372]	@ (8001ab0 <HAL_RCC_OscConfig+0x8fc>)
 800193a:	4413      	add	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	461a      	mov	r2, r3
 8001940:	2300      	movs	r3, #0
 8001942:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001944:	f7fe ff2e 	bl	80007a4 <HAL_GetTick>
 8001948:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800194c:	e00a      	b.n	8001964 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800194e:	f7fe ff29 	bl	80007a4 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d902      	bls.n	8001964 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	f000 bc75 	b.w	800224e <HAL_RCC_OscConfig+0x109a>
 8001964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001968:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800196c:	2202      	movs	r2, #2
 800196e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001974:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	fa93 f2a3 	rbit	r2, r3
 800197e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001982:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001990:	2202      	movs	r2, #2
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001998:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	fa93 f2a3 	rbit	r2, r3
 80019a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019b4:	2202      	movs	r2, #2
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	fa93 f2a3 	rbit	r2, r3
 80019c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80019ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d0:	4b36      	ldr	r3, [pc, #216]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 80019d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80019dc:	2102      	movs	r1, #2
 80019de:	6019      	str	r1, [r3, #0]
 80019e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	fa93 f1a3 	rbit	r1, r3
 80019ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80019f6:	6019      	str	r1, [r3, #0]
  return result;
 80019f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019fc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	fab3 f383 	clz	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	f003 031f 	and.w	r3, r3, #31
 8001a12:	2101      	movs	r1, #1
 8001a14:	fa01 f303 	lsl.w	r3, r1, r3
 8001a18:	4013      	ands	r3, r2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d197      	bne.n	800194e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 81a5 	beq.w	8001d7e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d116      	bne.n	8001a74 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	4b19      	ldr	r3, [pc, #100]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	4a18      	ldr	r2, [pc, #96]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	61d3      	str	r3, [r2, #28]
 8001a52:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <HAL_RCC_OscConfig+0x8f8>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001a5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a6c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <HAL_RCC_OscConfig+0x900>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d121      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <HAL_RCC_OscConfig+0x900>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab4 <HAL_RCC_OscConfig+0x900>)
 8001a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a8c:	f7fe fe8a 	bl	80007a4 <HAL_GetTick>
 8001a90:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	e010      	b.n	8001ab8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a96:	f7fe fe85 	bl	80007a4 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b64      	cmp	r3, #100	@ 0x64
 8001aa4:	d908      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e3d1      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	10908120 	.word	0x10908120
 8001ab4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	4b8d      	ldr	r3, [pc, #564]	@ (8001cf0 <HAL_RCC_OscConfig+0xb3c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0e8      	beq.n	8001a96 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ac8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x92e>
 8001ad4:	4b87      	ldr	r3, [pc, #540]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4a86      	ldr	r2, [pc, #536]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6213      	str	r3, [r2, #32]
 8001ae0:	e035      	b.n	8001b4e <HAL_RCC_OscConfig+0x99a>
 8001ae2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ae6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10c      	bne.n	8001b0c <HAL_RCC_OscConfig+0x958>
 8001af2:	4b80      	ldr	r3, [pc, #512]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4a7f      	ldr	r2, [pc, #508]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001af8:	f023 0301 	bic.w	r3, r3, #1
 8001afc:	6213      	str	r3, [r2, #32]
 8001afe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b00:	6a1b      	ldr	r3, [r3, #32]
 8001b02:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b04:	f023 0304 	bic.w	r3, r3, #4
 8001b08:	6213      	str	r3, [r2, #32]
 8001b0a:	e020      	b.n	8001b4e <HAL_RCC_OscConfig+0x99a>
 8001b0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d10c      	bne.n	8001b36 <HAL_RCC_OscConfig+0x982>
 8001b1c:	4b75      	ldr	r3, [pc, #468]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	4a74      	ldr	r2, [pc, #464]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6213      	str	r3, [r2, #32]
 8001b28:	4b72      	ldr	r3, [pc, #456]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	4a71      	ldr	r2, [pc, #452]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6213      	str	r3, [r2, #32]
 8001b34:	e00b      	b.n	8001b4e <HAL_RCC_OscConfig+0x99a>
 8001b36:	4b6f      	ldr	r3, [pc, #444]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b3c:	f023 0301 	bic.w	r3, r3, #1
 8001b40:	6213      	str	r3, [r2, #32]
 8001b42:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	4a6b      	ldr	r2, [pc, #428]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001b48:	f023 0304 	bic.w	r3, r3, #4
 8001b4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8081 	beq.w	8001c62 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b60:	f7fe fe20 	bl	80007a4 <HAL_GetTick>
 8001b64:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b68:	e00b      	b.n	8001b82 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b6a:	f7fe fe1b 	bl	80007a4 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e365      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 8001b82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b86:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b92:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	fa93 f2a3 	rbit	r2, r3
 8001b9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ba0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001baa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001bae:	2202      	movs	r2, #2
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bb6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	fa93 f2a3 	rbit	r2, r3
 8001bc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bc4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001bc8:	601a      	str	r2, [r3, #0]
  return result;
 8001bca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bce:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001bd2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd4:	fab3 f383 	clz	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	095b      	lsrs	r3, r3, #5
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	f043 0302 	orr.w	r3, r3, #2
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d102      	bne.n	8001bee <HAL_RCC_OscConfig+0xa3a>
 8001be8:	4b42      	ldr	r3, [pc, #264]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	e013      	b.n	8001c16 <HAL_RCC_OscConfig+0xa62>
 8001bee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bfe:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	fa93 f2a3 	rbit	r2, r3
 8001c08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c0c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	4b38      	ldr	r3, [pc, #224]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c16:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c1a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c1e:	2102      	movs	r1, #2
 8001c20:	6011      	str	r1, [r2, #0]
 8001c22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c26:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	fa92 f1a2 	rbit	r1, r2
 8001c30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c34:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c38:	6011      	str	r1, [r2, #0]
  return result;
 8001c3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c3e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	fab2 f282 	clz	r2, r2
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	f002 021f 	and.w	r2, r2, #31
 8001c54:	2101      	movs	r1, #1
 8001c56:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d084      	beq.n	8001b6a <HAL_RCC_OscConfig+0x9b6>
 8001c60:	e083      	b.n	8001d6a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c62:	f7fe fd9f 	bl	80007a4 <HAL_GetTick>
 8001c66:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6c:	f7fe fd9a 	bl	80007a4 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e2e4      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 8001c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c88:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c94:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	fa93 f2a3 	rbit	r2, r3
 8001c9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	fa93 f2a3 	rbit	r2, r3
 8001cc2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cc6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001cca:	601a      	str	r2, [r3, #0]
  return result;
 8001ccc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001cd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	095b      	lsrs	r3, r3, #5
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d106      	bne.n	8001cf8 <HAL_RCC_OscConfig+0xb44>
 8001cea:	4b02      	ldr	r3, [pc, #8]	@ (8001cf4 <HAL_RCC_OscConfig+0xb40>)
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	e017      	b.n	8001d20 <HAL_RCC_OscConfig+0xb6c>
 8001cf0:	40007000 	.word	0x40007000
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cfc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d00:	2202      	movs	r2, #2
 8001d02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d08:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	fa93 f2a3 	rbit	r2, r3
 8001d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d16:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	4bb3      	ldr	r3, [pc, #716]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d20:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d24:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d28:	2102      	movs	r1, #2
 8001d2a:	6011      	str	r1, [r2, #0]
 8001d2c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d30:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	fa92 f1a2 	rbit	r1, r2
 8001d3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d3e:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d42:	6011      	str	r1, [r2, #0]
  return result;
 8001d44:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d48:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	fab2 f282 	clz	r2, r2
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	f002 021f 	and.w	r2, r2, #31
 8001d5e:	2101      	movs	r1, #1
 8001d60:	fa01 f202 	lsl.w	r2, r1, r2
 8001d64:	4013      	ands	r3, r2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d180      	bne.n	8001c6c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d6a:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d105      	bne.n	8001d7e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d72:	4b9e      	ldr	r3, [pc, #632]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	4a9d      	ldr	r2, [pc, #628]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f000 825e 	beq.w	800224c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d90:	4b96      	ldr	r3, [pc, #600]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 030c 	and.w	r3, r3, #12
 8001d98:	2b08      	cmp	r3, #8
 8001d9a:	f000 821f 	beq.w	80021dc <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001da2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	f040 8170 	bne.w	8002090 <HAL_RCC_OscConfig+0xedc>
 8001db0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001db4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001db8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001dbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dc2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	fa93 f2a3 	rbit	r2, r3
 8001dcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001dd4:	601a      	str	r2, [r3, #0]
  return result;
 8001dd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dda:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001dde:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de0:	fab3 f383 	clz	r3, r3
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001dea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	461a      	mov	r2, r3
 8001df2:	2300      	movs	r3, #0
 8001df4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df6:	f7fe fcd5 	bl	80007a4 <HAL_GetTick>
 8001dfa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfe:	e009      	b.n	8001e14 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e00:	f7fe fcd0 	bl	80007a4 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e21c      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 8001e14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e18:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e26:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	fa93 f2a3 	rbit	r2, r3
 8001e30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e34:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e38:	601a      	str	r2, [r3, #0]
  return result;
 8001e3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e3e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e42:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e44:	fab3 f383 	clz	r3, r3
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	095b      	lsrs	r3, r3, #5
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	f043 0301 	orr.w	r3, r3, #1
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d102      	bne.n	8001e5e <HAL_RCC_OscConfig+0xcaa>
 8001e58:	4b64      	ldr	r3, [pc, #400]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	e027      	b.n	8001eae <HAL_RCC_OscConfig+0xcfa>
 8001e5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e62:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e70:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	fa93 f2a3 	rbit	r2, r3
 8001e7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e7e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e88:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001e8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e96:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	fa93 f2a3 	rbit	r2, r3
 8001ea0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	4b50      	ldr	r3, [pc, #320]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001eb2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001eb6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001eba:	6011      	str	r1, [r2, #0]
 8001ebc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ec0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	fa92 f1a2 	rbit	r1, r2
 8001eca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ece:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ed2:	6011      	str	r1, [r2, #0]
  return result;
 8001ed4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ed8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	fab2 f282 	clz	r2, r2
 8001ee2:	b2d2      	uxtb	r2, r2
 8001ee4:	f042 0220 	orr.w	r2, r2, #32
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	f002 021f 	and.w	r2, r2, #31
 8001eee:	2101      	movs	r1, #1
 8001ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d182      	bne.n	8001e00 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001efa:	4b3c      	ldr	r3, [pc, #240]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	f023 020f 	bic.w	r2, r3, #15
 8001f02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0e:	4937      	ldr	r1, [pc, #220]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001f14:	4b35      	ldr	r3, [pc, #212]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001f1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6a19      	ldr	r1, [r3, #32]
 8001f28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	430b      	orrs	r3, r1
 8001f36:	492d      	ldr	r1, [pc, #180]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
 8001f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f40:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f4e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	fa93 f2a3 	rbit	r2, r3
 8001f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f5c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f60:	601a      	str	r2, [r3, #0]
  return result;
 8001f62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f66:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f6a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	fab3 f383 	clz	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2301      	movs	r3, #1
 8001f80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7fe fc0f 	bl	80007a4 <HAL_GetTick>
 8001f86:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8a:	e009      	b.n	8001fa0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f8c:	f7fe fc0a 	bl	80007a4 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e156      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 8001fa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fa4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fa8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	fa93 f2a3 	rbit	r2, r3
 8001fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001fc4:	601a      	str	r2, [r3, #0]
  return result;
 8001fc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fca:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001fce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd0:	fab3 f383 	clz	r3, r3
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	095b      	lsrs	r3, r3, #5
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d105      	bne.n	8001ff0 <HAL_RCC_OscConfig+0xe3c>
 8001fe4:	4b01      	ldr	r3, [pc, #4]	@ (8001fec <HAL_RCC_OscConfig+0xe38>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	e02a      	b.n	8002040 <HAL_RCC_OscConfig+0xe8c>
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ff4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001ff8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ffc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002002:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	fa93 f2a3 	rbit	r2, r3
 800200c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002010:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800201a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800201e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002028:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	fa93 f2a3 	rbit	r2, r3
 8002032:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002036:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	4b86      	ldr	r3, [pc, #536]	@ (8002258 <HAL_RCC_OscConfig+0x10a4>)
 800203e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002040:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002044:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002048:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800204c:	6011      	str	r1, [r2, #0]
 800204e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002052:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	fa92 f1a2 	rbit	r1, r2
 800205c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002060:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002064:	6011      	str	r1, [r2, #0]
  return result;
 8002066:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800206a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800206e:	6812      	ldr	r2, [r2, #0]
 8002070:	fab2 f282 	clz	r2, r2
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	f042 0220 	orr.w	r2, r2, #32
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	f002 021f 	and.w	r2, r2, #31
 8002080:	2101      	movs	r1, #1
 8002082:	fa01 f202 	lsl.w	r2, r1, r2
 8002086:	4013      	ands	r3, r2
 8002088:	2b00      	cmp	r3, #0
 800208a:	f43f af7f 	beq.w	8001f8c <HAL_RCC_OscConfig+0xdd8>
 800208e:	e0dd      	b.n	800224c <HAL_RCC_OscConfig+0x1098>
 8002090:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002094:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002098:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800209c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	fa93 f2a3 	rbit	r2, r3
 80020ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020b4:	601a      	str	r2, [r3, #0]
  return result;
 80020b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ba:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020be:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c0:	fab3 f383 	clz	r3, r3
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020ca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	461a      	mov	r2, r3
 80020d2:	2300      	movs	r3, #0
 80020d4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7fe fb65 	bl	80007a4 <HAL_GetTick>
 80020da:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020de:	e009      	b.n	80020f4 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e0:	f7fe fb60 	bl	80007a4 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e0ac      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
 80020f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020f8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80020fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002106:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	fa93 f2a3 	rbit	r2, r3
 8002110:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002114:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002118:	601a      	str	r2, [r3, #0]
  return result;
 800211a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800211e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002122:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002124:	fab3 f383 	clz	r3, r3
 8002128:	b2db      	uxtb	r3, r3
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	b2db      	uxtb	r3, r3
 800212e:	f043 0301 	orr.w	r3, r3, #1
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b01      	cmp	r3, #1
 8002136:	d102      	bne.n	800213e <HAL_RCC_OscConfig+0xf8a>
 8002138:	4b47      	ldr	r3, [pc, #284]	@ (8002258 <HAL_RCC_OscConfig+0x10a4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	e027      	b.n	800218e <HAL_RCC_OscConfig+0xfda>
 800213e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002142:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002146:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800214a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002150:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	fa93 f2a3 	rbit	r2, r3
 800215a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800215e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002168:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800216c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002176:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	fa93 f2a3 	rbit	r2, r3
 8002180:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002184:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	4b33      	ldr	r3, [pc, #204]	@ (8002258 <HAL_RCC_OscConfig+0x10a4>)
 800218c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002192:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002196:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800219a:	6011      	str	r1, [r2, #0]
 800219c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021a0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	fa92 f1a2 	rbit	r1, r2
 80021aa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021ae:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021b2:	6011      	str	r1, [r2, #0]
  return result;
 80021b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021b8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	fab2 f282 	clz	r2, r2
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	f042 0220 	orr.w	r2, r2, #32
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	f002 021f 	and.w	r2, r2, #31
 80021ce:	2101      	movs	r1, #1
 80021d0:	fa01 f202 	lsl.w	r2, r1, r2
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d182      	bne.n	80020e0 <HAL_RCC_OscConfig+0xf2c>
 80021da:	e037      	b.n	800224c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e02e      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021f0:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <HAL_RCC_OscConfig+0x10a4>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80021f8:	4b17      	ldr	r3, [pc, #92]	@ (8002258 <HAL_RCC_OscConfig+0x10a4>)
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002200:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002204:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002208:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800220c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	429a      	cmp	r2, r3
 8002216:	d117      	bne.n	8002248 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002218:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800221c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002224:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800222c:	429a      	cmp	r2, r3
 800222e:	d10b      	bne.n	8002248 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002234:	f003 020f 	and.w	r2, r3, #15
 8002238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800223c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b09e      	sub	sp, #120	@ 0x78
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e162      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002274:	4b90      	ldr	r3, [pc, #576]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	429a      	cmp	r2, r3
 8002280:	d910      	bls.n	80022a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002282:	4b8d      	ldr	r3, [pc, #564]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f023 0207 	bic.w	r2, r3, #7
 800228a:	498b      	ldr	r1, [pc, #556]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	4313      	orrs	r3, r2
 8002290:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002292:	4b89      	ldr	r3, [pc, #548]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	d001      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e14a      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b0:	4b82      	ldr	r3, [pc, #520]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	497f      	ldr	r1, [pc, #508]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 80dc 	beq.w	8002488 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d13c      	bne.n	8002352 <HAL_RCC_ClockConfig+0xf6>
 80022d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022dc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80022e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e8:	fab3 f383 	clz	r3, r3
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d102      	bne.n	8002302 <HAL_RCC_ClockConfig+0xa6>
 80022fc:	4b6f      	ldr	r3, [pc, #444]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	e00f      	b.n	8002322 <HAL_RCC_ClockConfig+0xc6>
 8002302:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002306:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002310:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002314:	663b      	str	r3, [r7, #96]	@ 0x60
 8002316:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002318:	fa93 f3a3 	rbit	r3, r3
 800231c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800231e:	4b67      	ldr	r3, [pc, #412]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002326:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002328:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800232a:	fa92 f2a2 	rbit	r2, r2
 800232e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002330:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002332:	fab2 f282 	clz	r2, r2
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	f042 0220 	orr.w	r2, r2, #32
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	f002 021f 	and.w	r2, r2, #31
 8002342:	2101      	movs	r1, #1
 8002344:	fa01 f202 	lsl.w	r2, r1, r2
 8002348:	4013      	ands	r3, r2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d17b      	bne.n	8002446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e0f3      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d13c      	bne.n	80023d4 <HAL_RCC_ClockConfig+0x178>
 800235a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800235e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800236a:	fab3 f383 	clz	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	095b      	lsrs	r3, r3, #5
 8002372:	b2db      	uxtb	r3, r3
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b01      	cmp	r3, #1
 800237c:	d102      	bne.n	8002384 <HAL_RCC_ClockConfig+0x128>
 800237e:	4b4f      	ldr	r3, [pc, #316]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	e00f      	b.n	80023a4 <HAL_RCC_ClockConfig+0x148>
 8002384:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002388:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800238c:	fa93 f3a3 	rbit	r3, r3
 8002390:	647b      	str	r3, [r7, #68]	@ 0x44
 8002392:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002396:	643b      	str	r3, [r7, #64]	@ 0x40
 8002398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023a0:	4b46      	ldr	r3, [pc, #280]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023a8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80023aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023ac:	fa92 f2a2 	rbit	r2, r2
 80023b0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80023b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023b4:	fab2 f282 	clz	r2, r2
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	f042 0220 	orr.w	r2, r2, #32
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	f002 021f 	and.w	r2, r2, #31
 80023c4:	2101      	movs	r1, #1
 80023c6:	fa01 f202 	lsl.w	r2, r1, r2
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d13a      	bne.n	8002446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e0b2      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
 80023d4:	2302      	movs	r3, #2
 80023d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80023e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e2:	fab3 f383 	clz	r3, r3
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	095b      	lsrs	r3, r3, #5
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d102      	bne.n	80023fc <HAL_RCC_ClockConfig+0x1a0>
 80023f6:	4b31      	ldr	r3, [pc, #196]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	e00d      	b.n	8002418 <HAL_RCC_ClockConfig+0x1bc>
 80023fc:	2302      	movs	r3, #2
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002402:	fa93 f3a3 	rbit	r3, r3
 8002406:	627b      	str	r3, [r7, #36]	@ 0x24
 8002408:	2302      	movs	r3, #2
 800240a:	623b      	str	r3, [r7, #32]
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	fa93 f3a3 	rbit	r3, r3
 8002412:	61fb      	str	r3, [r7, #28]
 8002414:	4b29      	ldr	r3, [pc, #164]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	2202      	movs	r2, #2
 800241a:	61ba      	str	r2, [r7, #24]
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	fa92 f2a2 	rbit	r2, r2
 8002422:	617a      	str	r2, [r7, #20]
  return result;
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	fab2 f282 	clz	r2, r2
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	f042 0220 	orr.w	r2, r2, #32
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	f002 021f 	and.w	r2, r2, #31
 8002436:	2101      	movs	r1, #1
 8002438:	fa01 f202 	lsl.w	r2, r1, r2
 800243c:	4013      	ands	r3, r2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e079      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002446:	4b1d      	ldr	r3, [pc, #116]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f023 0203 	bic.w	r2, r3, #3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	491a      	ldr	r1, [pc, #104]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002458:	f7fe f9a4 	bl	80007a4 <HAL_GetTick>
 800245c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245e:	e00a      	b.n	8002476 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002460:	f7fe f9a0 	bl	80007a4 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800246e:	4293      	cmp	r3, r2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e061      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002476:	4b11      	ldr	r3, [pc, #68]	@ (80024bc <HAL_RCC_ClockConfig+0x260>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 020c 	and.w	r2, r3, #12
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	429a      	cmp	r2, r3
 8002486:	d1eb      	bne.n	8002460 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002488:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d214      	bcs.n	80024c0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002496:	4b08      	ldr	r3, [pc, #32]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f023 0207 	bic.w	r2, r3, #7
 800249e:	4906      	ldr	r1, [pc, #24]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a6:	4b04      	ldr	r3, [pc, #16]	@ (80024b8 <HAL_RCC_ClockConfig+0x25c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d005      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e040      	b.n	800253a <HAL_RCC_ClockConfig+0x2de>
 80024b8:	40022000 	.word	0x40022000
 80024bc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d008      	beq.n	80024de <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002544 <HAL_RCC_ClockConfig+0x2e8>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	491a      	ldr	r1, [pc, #104]	@ (8002544 <HAL_RCC_ClockConfig+0x2e8>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d009      	beq.n	80024fe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ea:	4b16      	ldr	r3, [pc, #88]	@ (8002544 <HAL_RCC_ClockConfig+0x2e8>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4912      	ldr	r1, [pc, #72]	@ (8002544 <HAL_RCC_ClockConfig+0x2e8>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024fe:	f000 f829 	bl	8002554 <HAL_RCC_GetSysClockFreq>
 8002502:	4601      	mov	r1, r0
 8002504:	4b0f      	ldr	r3, [pc, #60]	@ (8002544 <HAL_RCC_ClockConfig+0x2e8>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800250c:	22f0      	movs	r2, #240	@ 0xf0
 800250e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	fa92 f2a2 	rbit	r2, r2
 8002516:	60fa      	str	r2, [r7, #12]
  return result;
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	fab2 f282 	clz	r2, r2
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	40d3      	lsrs	r3, r2
 8002522:	4a09      	ldr	r2, [pc, #36]	@ (8002548 <HAL_RCC_ClockConfig+0x2ec>)
 8002524:	5cd3      	ldrb	r3, [r2, r3]
 8002526:	fa21 f303 	lsr.w	r3, r1, r3
 800252a:	4a08      	ldr	r2, [pc, #32]	@ (800254c <HAL_RCC_ClockConfig+0x2f0>)
 800252c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800252e:	4b08      	ldr	r3, [pc, #32]	@ (8002550 <HAL_RCC_ClockConfig+0x2f4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe f8f2 	bl	800071c <HAL_InitTick>
  
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3778      	adds	r7, #120	@ 0x78
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
 8002548:	08004554 	.word	0x08004554
 800254c:	20000000 	.word	0x20000000
 8002550:	20000004 	.word	0x20000004

08002554 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002554:	b480      	push	{r7}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800256e:	4b1f      	ldr	r3, [pc, #124]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x98>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	2b04      	cmp	r3, #4
 800257c:	d002      	beq.n	8002584 <HAL_RCC_GetSysClockFreq+0x30>
 800257e:	2b08      	cmp	r3, #8
 8002580:	d003      	beq.n	800258a <HAL_RCC_GetSysClockFreq+0x36>
 8002582:	e029      	b.n	80025d8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002584:	4b1a      	ldr	r3, [pc, #104]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002586:	613b      	str	r3, [r7, #16]
      break;
 8002588:	e029      	b.n	80025de <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	0c9b      	lsrs	r3, r3, #18
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	4a18      	ldr	r2, [pc, #96]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002594:	5cd3      	ldrb	r3, [r2, r3]
 8002596:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002598:	4b14      	ldr	r3, [pc, #80]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x98>)
 800259a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800259c:	f003 030f 	and.w	r3, r3, #15
 80025a0:	4a15      	ldr	r2, [pc, #84]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025a2:	5cd3      	ldrb	r3, [r2, r3]
 80025a4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80025b0:	4a0f      	ldr	r2, [pc, #60]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	fb02 f303 	mul.w	r3, r2, r3
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	e007      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80025c2:	4a0b      	ldr	r2, [pc, #44]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	fb02 f303 	mul.w	r3, r2, r3
 80025d0:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	613b      	str	r3, [r7, #16]
      break;
 80025d6:	e002      	b.n	80025de <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025d8:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025da:	613b      	str	r3, [r7, #16]
      break;
 80025dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025de:	693b      	ldr	r3, [r7, #16]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	371c      	adds	r7, #28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40021000 	.word	0x40021000
 80025f0:	007a1200 	.word	0x007a1200
 80025f4:	0800456c 	.word	0x0800456c
 80025f8:	0800457c 	.word	0x0800457c

080025fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002600:	4b03      	ldr	r3, [pc, #12]	@ (8002610 <HAL_RCC_GetHCLKFreq+0x14>)
 8002602:	681b      	ldr	r3, [r3, #0]
}
 8002604:	4618      	mov	r0, r3
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000000 	.word	0x20000000

08002614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800261a:	f7ff ffef 	bl	80025fc <HAL_RCC_GetHCLKFreq>
 800261e:	4601      	mov	r1, r0
 8002620:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002628:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800262c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	fa92 f2a2 	rbit	r2, r2
 8002634:	603a      	str	r2, [r7, #0]
  return result;
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	fab2 f282 	clz	r2, r2
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	40d3      	lsrs	r3, r2
 8002640:	4a04      	ldr	r2, [pc, #16]	@ (8002654 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002642:	5cd3      	ldrb	r3, [r2, r3]
 8002644:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40021000 	.word	0x40021000
 8002654:	08004564 	.word	0x08004564

08002658 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800265e:	f7ff ffcd 	bl	80025fc <HAL_RCC_GetHCLKFreq>
 8002662:	4601      	mov	r1, r0
 8002664:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800266c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002670:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	fa92 f2a2 	rbit	r2, r2
 8002678:	603a      	str	r2, [r7, #0]
  return result;
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	fab2 f282 	clz	r2, r2
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	40d3      	lsrs	r3, r2
 8002684:	4a04      	ldr	r2, [pc, #16]	@ (8002698 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002686:	5cd3      	ldrb	r3, [r2, r3]
 8002688:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40021000 	.word	0x40021000
 8002698:	08004564 	.word	0x08004564

0800269c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b092      	sub	sp, #72	@ 0x48
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80026ac:	2300      	movs	r3, #0
 80026ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f000 80d4 	beq.w	8002868 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026c0:	4b4e      	ldr	r3, [pc, #312]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10e      	bne.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026cc:	4b4b      	ldr	r3, [pc, #300]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	4a4a      	ldr	r2, [pc, #296]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d6:	61d3      	str	r3, [r2, #28]
 80026d8:	4b48      	ldr	r3, [pc, #288]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026da:	69db      	ldr	r3, [r3, #28]
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026e4:	2301      	movs	r3, #1
 80026e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ea:	4b45      	ldr	r3, [pc, #276]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d118      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f6:	4b42      	ldr	r3, [pc, #264]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a41      	ldr	r2, [pc, #260]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002700:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002702:	f7fe f84f 	bl	80007a4 <HAL_GetTick>
 8002706:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002708:	e008      	b.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800270a:	f7fe f84b 	bl	80007a4 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b64      	cmp	r3, #100	@ 0x64
 8002716:	d901      	bls.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e1d6      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271c:	4b38      	ldr	r3, [pc, #224]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002728:	4b34      	ldr	r3, [pc, #208]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002730:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 8084 	beq.w	8002842 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002742:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002744:	429a      	cmp	r2, r3
 8002746:	d07c      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002748:	4b2c      	ldr	r3, [pc, #176]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002752:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002756:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800275a:	fa93 f3a3 	rbit	r3, r3
 800275e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002762:	fab3 f383 	clz	r3, r3
 8002766:	b2db      	uxtb	r3, r3
 8002768:	461a      	mov	r2, r3
 800276a:	4b26      	ldr	r3, [pc, #152]	@ (8002804 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800276c:	4413      	add	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	461a      	mov	r2, r3
 8002772:	2301      	movs	r3, #1
 8002774:	6013      	str	r3, [r2, #0]
 8002776:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800277a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800277e:	fa93 f3a3 	rbit	r3, r3
 8002782:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002786:	fab3 f383 	clz	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	461a      	mov	r2, r3
 800278e:	4b1d      	ldr	r3, [pc, #116]	@ (8002804 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002790:	4413      	add	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	461a      	mov	r2, r3
 8002796:	2300      	movs	r3, #0
 8002798:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800279a:	4a18      	ldr	r2, [pc, #96]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800279c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800279e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80027a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d04b      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027aa:	f7fd fffb 	bl	80007a4 <HAL_GetTick>
 80027ae:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b0:	e00a      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7fd fff7 	bl	80007a4 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e180      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80027c8:	2302      	movs	r3, #2
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027d4:	2302      	movs	r3, #2
 80027d6:	623b      	str	r3, [r7, #32]
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	61fb      	str	r3, [r7, #28]
  return result;
 80027e0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	095b      	lsrs	r3, r3, #5
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d108      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80027f6:	4b01      	ldr	r3, [pc, #4]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	e00d      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80027fc:	40021000 	.word	0x40021000
 8002800:	40007000 	.word	0x40007000
 8002804:	10908100 	.word	0x10908100
 8002808:	2302      	movs	r3, #2
 800280a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	fa93 f3a3 	rbit	r3, r3
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	4b9a      	ldr	r3, [pc, #616]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	2202      	movs	r2, #2
 800281a:	613a      	str	r2, [r7, #16]
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	fa92 f2a2 	rbit	r2, r2
 8002822:	60fa      	str	r2, [r7, #12]
  return result;
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	fab2 f282 	clz	r2, r2
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	f002 021f 	and.w	r2, r2, #31
 8002836:	2101      	movs	r1, #1
 8002838:	fa01 f202 	lsl.w	r2, r1, r2
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0b7      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002842:	4b8f      	ldr	r3, [pc, #572]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	498c      	ldr	r1, [pc, #560]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002850:	4313      	orrs	r3, r2
 8002852:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002854:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002858:	2b01      	cmp	r3, #1
 800285a:	d105      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285c:	4b88      	ldr	r3, [pc, #544]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800285e:	69db      	ldr	r3, [r3, #28]
 8002860:	4a87      	ldr	r2, [pc, #540]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002866:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002874:	4b82      	ldr	r3, [pc, #520]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002878:	f023 0203 	bic.w	r2, r3, #3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	497f      	ldr	r1, [pc, #508]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002882:	4313      	orrs	r3, r2
 8002884:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002892:	4b7b      	ldr	r3, [pc, #492]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	4978      	ldr	r1, [pc, #480]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028b0:	4b73      	ldr	r3, [pc, #460]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	4970      	ldr	r1, [pc, #448]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d008      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028ce:	4b6c      	ldr	r3, [pc, #432]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f023 0210 	bic.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	4969      	ldr	r1, [pc, #420]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d008      	beq.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80028ec:	4b64      	ldr	r3, [pc, #400]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f8:	4961      	ldr	r1, [pc, #388]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002906:	2b00      	cmp	r3, #0
 8002908:	d008      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800290a:	4b5d      	ldr	r3, [pc, #372]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	f023 0220 	bic.w	r2, r3, #32
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	495a      	ldr	r1, [pc, #360]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002918:	4313      	orrs	r3, r2
 800291a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d008      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002928:	4b55      	ldr	r3, [pc, #340]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002934:	4952      	ldr	r1, [pc, #328]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002936:	4313      	orrs	r3, r2
 8002938:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d008      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002946:	4b4e      	ldr	r3, [pc, #312]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	494b      	ldr	r1, [pc, #300]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002954:	4313      	orrs	r3, r2
 8002956:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0310 	and.w	r3, r3, #16
 8002960:	2b00      	cmp	r3, #0
 8002962:	d008      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002964:	4b46      	ldr	r3, [pc, #280]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002968:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	4943      	ldr	r1, [pc, #268]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800297e:	2b00      	cmp	r3, #0
 8002980:	d008      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002982:	4b3f      	ldr	r3, [pc, #252]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	493c      	ldr	r1, [pc, #240]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002990:	4313      	orrs	r3, r2
 8002992:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029a0:	4b37      	ldr	r3, [pc, #220]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a4:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	4934      	ldr	r1, [pc, #208]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d008      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80029be:	4b30      	ldr	r3, [pc, #192]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ca:	492d      	ldr	r1, [pc, #180]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d008      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80029dc:	4b28      	ldr	r3, [pc, #160]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	4925      	ldr	r1, [pc, #148]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d008      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80029fa:	4b21      	ldr	r3, [pc, #132]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	491e      	ldr	r1, [pc, #120]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d008      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002a18:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a24:	4916      	ldr	r1, [pc, #88]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d008      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002a36:	4b12      	ldr	r3, [pc, #72]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a42:	490f      	ldr	r1, [pc, #60]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d008      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002a54:	4b0a      	ldr	r3, [pc, #40]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a58:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	4907      	ldr	r1, [pc, #28]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00c      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002a72:	4b03      	ldr	r3, [pc, #12]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a76:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	e002      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8002a7e:	bf00      	nop
 8002a80:	40021000 	.word	0x40021000
 8002a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a86:	4913      	ldr	r1, [pc, #76]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002a98:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	490b      	ldr	r1, [pc, #44]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002ab6:	4b07      	ldr	r3, [pc, #28]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac2:	4904      	ldr	r1, [pc, #16]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3748      	adds	r7, #72	@ 0x48
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000

08002ad8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e040      	b.n	8002b6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d106      	bne.n	8002b00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7fd fd5a 	bl	80005b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2224      	movs	r2, #36	@ 0x24
 8002b04:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0201 	bic.w	r2, r2, #1
 8002b14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 fd0a 	bl	8003538 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 fb33 	bl	8003190 <UART_SetConfig>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d101      	bne.n	8002b34 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e01b      	b.n	8002b6c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 fd89 	bl	800367c <UART_CheckIdleState>
 8002b6a:	4603      	mov	r3, r0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b0ba      	sub	sp, #232	@ 0xe8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002b9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002ba8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d115      	bne.n	8002bdc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bb4:	f003 0320 	and.w	r3, r3, #32
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00f      	beq.n	8002bdc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d009      	beq.n	8002bdc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 82ab 	beq.w	8003128 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	4798      	blx	r3
      }
      return;
 8002bda:	e2a5      	b.n	8003128 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 8117 	beq.w	8002e14 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002be6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d106      	bne.n	8002c00 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002bf2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002bf6:	4b85      	ldr	r3, [pc, #532]	@ (8002e0c <HAL_UART_IRQHandler+0x298>)
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 810a 	beq.w	8002e14 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d011      	beq.n	8002c30 <HAL_UART_IRQHandler+0xbc>
 8002c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00b      	beq.n	8002c30 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d011      	beq.n	8002c60 <HAL_UART_IRQHandler+0xec>
 8002c3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00b      	beq.n	8002c60 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2202      	movs	r2, #2
 8002c4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c56:	f043 0204 	orr.w	r2, r3, #4
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d011      	beq.n	8002c90 <HAL_UART_IRQHandler+0x11c>
 8002c6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00b      	beq.n	8002c90 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c86:	f043 0202 	orr.w	r2, r3, #2
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d017      	beq.n	8002ccc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002ca8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00b      	beq.n	8002ccc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2208      	movs	r2, #8
 8002cba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc2:	f043 0208 	orr.w	r2, r3, #8
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002ccc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d012      	beq.n	8002cfe <HAL_UART_IRQHandler+0x18a>
 8002cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cdc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00c      	beq.n	8002cfe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cf4:	f043 0220 	orr.w	r2, r3, #32
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 8211 	beq.w	800312c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00d      	beq.n	8002d32 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d1a:	f003 0320 	and.w	r3, r3, #32
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d007      	beq.n	8002d32 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d46:	2b40      	cmp	r3, #64	@ 0x40
 8002d48:	d005      	beq.n	8002d56 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d04f      	beq.n	8002df6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fe6c 	bl	8003a34 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d66:	2b40      	cmp	r3, #64	@ 0x40
 8002d68:	d141      	bne.n	8002dee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3308      	adds	r3, #8
 8002d70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d78:	e853 3f00 	ldrex	r3, [r3]
 8002d7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	3308      	adds	r3, #8
 8002d92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002da2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002da6:	e841 2300 	strex	r3, r2, [r1]
 8002daa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002dae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1d9      	bne.n	8002d6a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d013      	beq.n	8002de6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dc2:	4a13      	ldr	r2, [pc, #76]	@ (8002e10 <HAL_UART_IRQHandler+0x29c>)
 8002dc4:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd feeb 	bl	8000ba6 <HAL_DMA_Abort_IT>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d017      	beq.n	8002e06 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002de0:	4610      	mov	r0, r2
 8002de2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de4:	e00f      	b.n	8002e06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f9c8 	bl	800317c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dec:	e00b      	b.n	8002e06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f9c4 	bl	800317c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002df4:	e007      	b.n	8002e06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f9c0 	bl	800317c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002e04:	e192      	b.n	800312c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e06:	bf00      	nop
    return;
 8002e08:	e190      	b.n	800312c <HAL_UART_IRQHandler+0x5b8>
 8002e0a:	bf00      	nop
 8002e0c:	04000120 	.word	0x04000120
 8002e10:	08003cdf 	.word	0x08003cdf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	f040 814b 	bne.w	80030b4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e22:	f003 0310 	and.w	r3, r3, #16
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 8144 	beq.w	80030b4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e30:	f003 0310 	and.w	r3, r3, #16
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 813d 	beq.w	80030b4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2210      	movs	r2, #16
 8002e40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e4c:	2b40      	cmp	r3, #64	@ 0x40
 8002e4e:	f040 80b5 	bne.w	8002fbc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e5e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f000 8164 	beq.w	8003130 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002e6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e72:	429a      	cmp	r2, r3
 8002e74:	f080 815c 	bcs.w	8003130 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e7e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b20      	cmp	r3, #32
 8002e8a:	f000 8086 	beq.w	8002f9a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e9a:	e853 3f00 	ldrex	r3, [r3]
 8002e9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ea2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ea6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eaa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002eb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ebc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ec4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ec8:	e841 2300 	strex	r3, r2, [r1]
 8002ecc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002ed0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1da      	bne.n	8002e8e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	3308      	adds	r3, #8
 8002ede:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee2:	e853 3f00 	ldrex	r3, [r3]
 8002ee6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ee8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eea:	f023 0301 	bic.w	r3, r3, #1
 8002eee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3308      	adds	r3, #8
 8002ef8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002efc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f02:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f04:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e1      	bne.n	8002ed8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3308      	adds	r3, #8
 8002f1a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f1e:	e853 3f00 	ldrex	r3, [r3]
 8002f22:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	3308      	adds	r3, #8
 8002f34:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f38:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f3c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f3e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f40:	e841 2300 	strex	r3, r2, [r1]
 8002f44:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1e3      	bne.n	8002f14 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f62:	e853 3f00 	ldrex	r3, [r3]
 8002f66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f6a:	f023 0310 	bic.w	r3, r3, #16
 8002f6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f7e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f82:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f84:	e841 2300 	strex	r3, r2, [r1]
 8002f88:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1e4      	bne.n	8002f5a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fd fdc8 	bl	8000b2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f001 fa5f 	bl	8004478 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002fba:	e0b9      	b.n	8003130 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 80ab 	beq.w	8003134 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8002fde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 80a6 	beq.w	8003134 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff0:	e853 3f00 	ldrex	r3, [r3]
 8002ff4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ffc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800300a:	647b      	str	r3, [r7, #68]	@ 0x44
 800300c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003010:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003012:	e841 2300 	strex	r3, r2, [r1]
 8003016:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1e4      	bne.n	8002fe8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	3308      	adds	r3, #8
 8003024:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003028:	e853 3f00 	ldrex	r3, [r3]
 800302c:	623b      	str	r3, [r7, #32]
   return(result);
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	f023 0301 	bic.w	r3, r3, #1
 8003034:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	3308      	adds	r3, #8
 800303e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003042:	633a      	str	r2, [r7, #48]	@ 0x30
 8003044:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003046:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800304a:	e841 2300 	strex	r3, r2, [r1]
 800304e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1e3      	bne.n	800301e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2220      	movs	r2, #32
 800305a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	e853 3f00 	ldrex	r3, [r3]
 8003076:	60fb      	str	r3, [r7, #12]
   return(result);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f023 0310 	bic.w	r3, r3, #16
 800307e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800308c:	61fb      	str	r3, [r7, #28]
 800308e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003090:	69b9      	ldr	r1, [r7, #24]
 8003092:	69fa      	ldr	r2, [r7, #28]
 8003094:	e841 2300 	strex	r3, r2, [r1]
 8003098:	617b      	str	r3, [r7, #20]
   return(result);
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e4      	bne.n	800306a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2202      	movs	r2, #2
 80030a4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030aa:	4619      	mov	r1, r3
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f001 f9e3 	bl	8004478 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030b2:	e03f      	b.n	8003134 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80030b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00e      	beq.n	80030de <HAL_UART_IRQHandler+0x56a>
 80030c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 fe41 	bl	8003d5e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030dc:	e02d      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00e      	beq.n	8003108 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d008      	beq.n	8003108 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d01c      	beq.n	8003138 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	4798      	blx	r3
    }
    return;
 8003106:	e017      	b.n	8003138 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800310c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003110:	2b00      	cmp	r3, #0
 8003112:	d012      	beq.n	800313a <HAL_UART_IRQHandler+0x5c6>
 8003114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00c      	beq.n	800313a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 fdf2 	bl	8003d0a <UART_EndTransmit_IT>
    return;
 8003126:	e008      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003128:	bf00      	nop
 800312a:	e006      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
    return;
 800312c:	bf00      	nop
 800312e:	e004      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003130:	bf00      	nop
 8003132:	e002      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003134:	bf00      	nop
 8003136:	e000      	b.n	800313a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003138:	bf00      	nop
  }

}
 800313a:	37e8      	adds	r7, #232	@ 0xe8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003198:	2300      	movs	r3, #0
 800319a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	4b92      	ldr	r3, [pc, #584]	@ (8003404 <UART_SetConfig+0x274>)
 80031bc:	4013      	ands	r3, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	6979      	ldr	r1, [r7, #20]
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	430a      	orrs	r2, r1
 8003200:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a80      	ldr	r2, [pc, #512]	@ (8003408 <UART_SetConfig+0x278>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d120      	bne.n	800324e <UART_SetConfig+0xbe>
 800320c:	4b7f      	ldr	r3, [pc, #508]	@ (800340c <UART_SetConfig+0x27c>)
 800320e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	2b03      	cmp	r3, #3
 8003216:	d817      	bhi.n	8003248 <UART_SetConfig+0xb8>
 8003218:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <UART_SetConfig+0x90>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003231 	.word	0x08003231
 8003224:	0800323d 	.word	0x0800323d
 8003228:	08003243 	.word	0x08003243
 800322c:	08003237 	.word	0x08003237
 8003230:	2301      	movs	r3, #1
 8003232:	77fb      	strb	r3, [r7, #31]
 8003234:	e0b5      	b.n	80033a2 <UART_SetConfig+0x212>
 8003236:	2302      	movs	r3, #2
 8003238:	77fb      	strb	r3, [r7, #31]
 800323a:	e0b2      	b.n	80033a2 <UART_SetConfig+0x212>
 800323c:	2304      	movs	r3, #4
 800323e:	77fb      	strb	r3, [r7, #31]
 8003240:	e0af      	b.n	80033a2 <UART_SetConfig+0x212>
 8003242:	2308      	movs	r3, #8
 8003244:	77fb      	strb	r3, [r7, #31]
 8003246:	e0ac      	b.n	80033a2 <UART_SetConfig+0x212>
 8003248:	2310      	movs	r3, #16
 800324a:	77fb      	strb	r3, [r7, #31]
 800324c:	e0a9      	b.n	80033a2 <UART_SetConfig+0x212>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a6f      	ldr	r2, [pc, #444]	@ (8003410 <UART_SetConfig+0x280>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d124      	bne.n	80032a2 <UART_SetConfig+0x112>
 8003258:	4b6c      	ldr	r3, [pc, #432]	@ (800340c <UART_SetConfig+0x27c>)
 800325a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003260:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003264:	d011      	beq.n	800328a <UART_SetConfig+0xfa>
 8003266:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800326a:	d817      	bhi.n	800329c <UART_SetConfig+0x10c>
 800326c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003270:	d011      	beq.n	8003296 <UART_SetConfig+0x106>
 8003272:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003276:	d811      	bhi.n	800329c <UART_SetConfig+0x10c>
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <UART_SetConfig+0xf4>
 800327c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003280:	d006      	beq.n	8003290 <UART_SetConfig+0x100>
 8003282:	e00b      	b.n	800329c <UART_SetConfig+0x10c>
 8003284:	2300      	movs	r3, #0
 8003286:	77fb      	strb	r3, [r7, #31]
 8003288:	e08b      	b.n	80033a2 <UART_SetConfig+0x212>
 800328a:	2302      	movs	r3, #2
 800328c:	77fb      	strb	r3, [r7, #31]
 800328e:	e088      	b.n	80033a2 <UART_SetConfig+0x212>
 8003290:	2304      	movs	r3, #4
 8003292:	77fb      	strb	r3, [r7, #31]
 8003294:	e085      	b.n	80033a2 <UART_SetConfig+0x212>
 8003296:	2308      	movs	r3, #8
 8003298:	77fb      	strb	r3, [r7, #31]
 800329a:	e082      	b.n	80033a2 <UART_SetConfig+0x212>
 800329c:	2310      	movs	r3, #16
 800329e:	77fb      	strb	r3, [r7, #31]
 80032a0:	e07f      	b.n	80033a2 <UART_SetConfig+0x212>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5b      	ldr	r2, [pc, #364]	@ (8003414 <UART_SetConfig+0x284>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d124      	bne.n	80032f6 <UART_SetConfig+0x166>
 80032ac:	4b57      	ldr	r3, [pc, #348]	@ (800340c <UART_SetConfig+0x27c>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80032b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032b8:	d011      	beq.n	80032de <UART_SetConfig+0x14e>
 80032ba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032be:	d817      	bhi.n	80032f0 <UART_SetConfig+0x160>
 80032c0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032c4:	d011      	beq.n	80032ea <UART_SetConfig+0x15a>
 80032c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032ca:	d811      	bhi.n	80032f0 <UART_SetConfig+0x160>
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <UART_SetConfig+0x148>
 80032d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032d4:	d006      	beq.n	80032e4 <UART_SetConfig+0x154>
 80032d6:	e00b      	b.n	80032f0 <UART_SetConfig+0x160>
 80032d8:	2300      	movs	r3, #0
 80032da:	77fb      	strb	r3, [r7, #31]
 80032dc:	e061      	b.n	80033a2 <UART_SetConfig+0x212>
 80032de:	2302      	movs	r3, #2
 80032e0:	77fb      	strb	r3, [r7, #31]
 80032e2:	e05e      	b.n	80033a2 <UART_SetConfig+0x212>
 80032e4:	2304      	movs	r3, #4
 80032e6:	77fb      	strb	r3, [r7, #31]
 80032e8:	e05b      	b.n	80033a2 <UART_SetConfig+0x212>
 80032ea:	2308      	movs	r3, #8
 80032ec:	77fb      	strb	r3, [r7, #31]
 80032ee:	e058      	b.n	80033a2 <UART_SetConfig+0x212>
 80032f0:	2310      	movs	r3, #16
 80032f2:	77fb      	strb	r3, [r7, #31]
 80032f4:	e055      	b.n	80033a2 <UART_SetConfig+0x212>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a47      	ldr	r2, [pc, #284]	@ (8003418 <UART_SetConfig+0x288>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d124      	bne.n	800334a <UART_SetConfig+0x1ba>
 8003300:	4b42      	ldr	r3, [pc, #264]	@ (800340c <UART_SetConfig+0x27c>)
 8003302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003304:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003308:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800330c:	d011      	beq.n	8003332 <UART_SetConfig+0x1a2>
 800330e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003312:	d817      	bhi.n	8003344 <UART_SetConfig+0x1b4>
 8003314:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003318:	d011      	beq.n	800333e <UART_SetConfig+0x1ae>
 800331a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800331e:	d811      	bhi.n	8003344 <UART_SetConfig+0x1b4>
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <UART_SetConfig+0x19c>
 8003324:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003328:	d006      	beq.n	8003338 <UART_SetConfig+0x1a8>
 800332a:	e00b      	b.n	8003344 <UART_SetConfig+0x1b4>
 800332c:	2300      	movs	r3, #0
 800332e:	77fb      	strb	r3, [r7, #31]
 8003330:	e037      	b.n	80033a2 <UART_SetConfig+0x212>
 8003332:	2302      	movs	r3, #2
 8003334:	77fb      	strb	r3, [r7, #31]
 8003336:	e034      	b.n	80033a2 <UART_SetConfig+0x212>
 8003338:	2304      	movs	r3, #4
 800333a:	77fb      	strb	r3, [r7, #31]
 800333c:	e031      	b.n	80033a2 <UART_SetConfig+0x212>
 800333e:	2308      	movs	r3, #8
 8003340:	77fb      	strb	r3, [r7, #31]
 8003342:	e02e      	b.n	80033a2 <UART_SetConfig+0x212>
 8003344:	2310      	movs	r3, #16
 8003346:	77fb      	strb	r3, [r7, #31]
 8003348:	e02b      	b.n	80033a2 <UART_SetConfig+0x212>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a33      	ldr	r2, [pc, #204]	@ (800341c <UART_SetConfig+0x28c>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d124      	bne.n	800339e <UART_SetConfig+0x20e>
 8003354:	4b2d      	ldr	r3, [pc, #180]	@ (800340c <UART_SetConfig+0x27c>)
 8003356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003358:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800335c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003360:	d011      	beq.n	8003386 <UART_SetConfig+0x1f6>
 8003362:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003366:	d817      	bhi.n	8003398 <UART_SetConfig+0x208>
 8003368:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800336c:	d011      	beq.n	8003392 <UART_SetConfig+0x202>
 800336e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003372:	d811      	bhi.n	8003398 <UART_SetConfig+0x208>
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <UART_SetConfig+0x1f0>
 8003378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800337c:	d006      	beq.n	800338c <UART_SetConfig+0x1fc>
 800337e:	e00b      	b.n	8003398 <UART_SetConfig+0x208>
 8003380:	2300      	movs	r3, #0
 8003382:	77fb      	strb	r3, [r7, #31]
 8003384:	e00d      	b.n	80033a2 <UART_SetConfig+0x212>
 8003386:	2302      	movs	r3, #2
 8003388:	77fb      	strb	r3, [r7, #31]
 800338a:	e00a      	b.n	80033a2 <UART_SetConfig+0x212>
 800338c:	2304      	movs	r3, #4
 800338e:	77fb      	strb	r3, [r7, #31]
 8003390:	e007      	b.n	80033a2 <UART_SetConfig+0x212>
 8003392:	2308      	movs	r3, #8
 8003394:	77fb      	strb	r3, [r7, #31]
 8003396:	e004      	b.n	80033a2 <UART_SetConfig+0x212>
 8003398:	2310      	movs	r3, #16
 800339a:	77fb      	strb	r3, [r7, #31]
 800339c:	e001      	b.n	80033a2 <UART_SetConfig+0x212>
 800339e:	2310      	movs	r3, #16
 80033a0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033aa:	d16b      	bne.n	8003484 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80033ac:	7ffb      	ldrb	r3, [r7, #31]
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d838      	bhi.n	8003424 <UART_SetConfig+0x294>
 80033b2:	a201      	add	r2, pc, #4	@ (adr r2, 80033b8 <UART_SetConfig+0x228>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	080033dd 	.word	0x080033dd
 80033bc:	080033e5 	.word	0x080033e5
 80033c0:	080033ed 	.word	0x080033ed
 80033c4:	08003425 	.word	0x08003425
 80033c8:	080033f3 	.word	0x080033f3
 80033cc:	08003425 	.word	0x08003425
 80033d0:	08003425 	.word	0x08003425
 80033d4:	08003425 	.word	0x08003425
 80033d8:	080033fb 	.word	0x080033fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033dc:	f7ff f91a 	bl	8002614 <HAL_RCC_GetPCLK1Freq>
 80033e0:	61b8      	str	r0, [r7, #24]
        break;
 80033e2:	e024      	b.n	800342e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033e4:	f7ff f938 	bl	8002658 <HAL_RCC_GetPCLK2Freq>
 80033e8:	61b8      	str	r0, [r7, #24]
        break;
 80033ea:	e020      	b.n	800342e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <UART_SetConfig+0x290>)
 80033ee:	61bb      	str	r3, [r7, #24]
        break;
 80033f0:	e01d      	b.n	800342e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033f2:	f7ff f8af 	bl	8002554 <HAL_RCC_GetSysClockFreq>
 80033f6:	61b8      	str	r0, [r7, #24]
        break;
 80033f8:	e019      	b.n	800342e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033fe:	61bb      	str	r3, [r7, #24]
        break;
 8003400:	e015      	b.n	800342e <UART_SetConfig+0x29e>
 8003402:	bf00      	nop
 8003404:	efff69f3 	.word	0xefff69f3
 8003408:	40013800 	.word	0x40013800
 800340c:	40021000 	.word	0x40021000
 8003410:	40004400 	.word	0x40004400
 8003414:	40004800 	.word	0x40004800
 8003418:	40004c00 	.word	0x40004c00
 800341c:	40005000 	.word	0x40005000
 8003420:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	77bb      	strb	r3, [r7, #30]
        break;
 800342c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d073      	beq.n	800351c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	005a      	lsls	r2, r3, #1
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	085b      	lsrs	r3, r3, #1
 800343e:	441a      	add	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	fbb2 f3f3 	udiv	r3, r2, r3
 8003448:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	2b0f      	cmp	r3, #15
 800344e:	d916      	bls.n	800347e <UART_SetConfig+0x2ee>
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003456:	d212      	bcs.n	800347e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	b29b      	uxth	r3, r3
 800345c:	f023 030f 	bic.w	r3, r3, #15
 8003460:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	b29b      	uxth	r3, r3
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	b29a      	uxth	r2, r3
 800346e:	89fb      	ldrh	r3, [r7, #14]
 8003470:	4313      	orrs	r3, r2
 8003472:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	89fa      	ldrh	r2, [r7, #14]
 800347a:	60da      	str	r2, [r3, #12]
 800347c:	e04e      	b.n	800351c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	77bb      	strb	r3, [r7, #30]
 8003482:	e04b      	b.n	800351c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003484:	7ffb      	ldrb	r3, [r7, #31]
 8003486:	2b08      	cmp	r3, #8
 8003488:	d827      	bhi.n	80034da <UART_SetConfig+0x34a>
 800348a:	a201      	add	r2, pc, #4	@ (adr r2, 8003490 <UART_SetConfig+0x300>)
 800348c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003490:	080034b5 	.word	0x080034b5
 8003494:	080034bd 	.word	0x080034bd
 8003498:	080034c5 	.word	0x080034c5
 800349c:	080034db 	.word	0x080034db
 80034a0:	080034cb 	.word	0x080034cb
 80034a4:	080034db 	.word	0x080034db
 80034a8:	080034db 	.word	0x080034db
 80034ac:	080034db 	.word	0x080034db
 80034b0:	080034d3 	.word	0x080034d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034b4:	f7ff f8ae 	bl	8002614 <HAL_RCC_GetPCLK1Freq>
 80034b8:	61b8      	str	r0, [r7, #24]
        break;
 80034ba:	e013      	b.n	80034e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034bc:	f7ff f8cc 	bl	8002658 <HAL_RCC_GetPCLK2Freq>
 80034c0:	61b8      	str	r0, [r7, #24]
        break;
 80034c2:	e00f      	b.n	80034e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <UART_SetConfig+0x3a4>)
 80034c6:	61bb      	str	r3, [r7, #24]
        break;
 80034c8:	e00c      	b.n	80034e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034ca:	f7ff f843 	bl	8002554 <HAL_RCC_GetSysClockFreq>
 80034ce:	61b8      	str	r0, [r7, #24]
        break;
 80034d0:	e008      	b.n	80034e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034d6:	61bb      	str	r3, [r7, #24]
        break;
 80034d8:	e004      	b.n	80034e4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80034da:	2300      	movs	r3, #0
 80034dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	77bb      	strb	r3, [r7, #30]
        break;
 80034e2:	bf00      	nop
    }

    if (pclk != 0U)
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d018      	beq.n	800351c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	085a      	lsrs	r2, r3, #1
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	441a      	add	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b0f      	cmp	r3, #15
 8003502:	d909      	bls.n	8003518 <UART_SetConfig+0x388>
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350a:	d205      	bcs.n	8003518 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	b29a      	uxth	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	60da      	str	r2, [r3, #12]
 8003516:	e001      	b.n	800351c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003528:	7fbb      	ldrb	r3, [r7, #30]
}
 800352a:	4618      	mov	r0, r3
 800352c:	3720      	adds	r7, #32
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	007a1200 	.word	0x007a1200

08003538 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	f003 0320 	and.w	r3, r3, #32
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01a      	beq.n	800364e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003636:	d10a      	bne.n	800364e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	605a      	str	r2, [r3, #4]
  }
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b098      	sub	sp, #96	@ 0x60
 8003680:	af02      	add	r7, sp, #8
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800368c:	f7fd f88a 	bl	80007a4 <HAL_GetTick>
 8003690:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b08      	cmp	r3, #8
 800369e:	d12e      	bne.n	80036fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a8:	2200      	movs	r2, #0
 80036aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f88c 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d021      	beq.n	80036fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c2:	e853 3f00 	ldrex	r3, [r3]
 80036c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	461a      	mov	r2, r3
 80036d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80036da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e6      	bne.n	80036ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e062      	b.n	80037c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b04      	cmp	r3, #4
 800370a:	d149      	bne.n	80037a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800370c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003714:	2200      	movs	r2, #0
 8003716:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f856 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d03c      	beq.n	80037a0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372e:	e853 3f00 	ldrex	r3, [r3]
 8003732:	623b      	str	r3, [r7, #32]
   return(result);
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800373a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003744:	633b      	str	r3, [r7, #48]	@ 0x30
 8003746:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800374a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374c:	e841 2300 	strex	r3, r2, [r1]
 8003750:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e6      	bne.n	8003726 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3308      	adds	r3, #8
 800375e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	e853 3f00 	ldrex	r3, [r3]
 8003766:	60fb      	str	r3, [r7, #12]
   return(result);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0301 	bic.w	r3, r3, #1
 800376e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3308      	adds	r3, #8
 8003776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003778:	61fa      	str	r2, [r7, #28]
 800377a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	69b9      	ldr	r1, [r7, #24]
 800377e:	69fa      	ldr	r2, [r7, #28]
 8003780:	e841 2300 	strex	r3, r2, [r1]
 8003784:	617b      	str	r3, [r7, #20]
   return(result);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e5      	bne.n	8003758 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e011      	b.n	80037c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2220      	movs	r2, #32
 80037a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3758      	adds	r7, #88	@ 0x58
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	4613      	mov	r3, r2
 80037da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037dc:	e04f      	b.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e4:	d04b      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	f7fc ffdd 	bl	80007a4 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d302      	bcc.n	80037fc <UART_WaitOnFlagUntilTimeout+0x30>
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e04e      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0304 	and.w	r3, r3, #4
 800380a:	2b00      	cmp	r3, #0
 800380c:	d037      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b80      	cmp	r3, #128	@ 0x80
 8003812:	d034      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b40      	cmp	r3, #64	@ 0x40
 8003818:	d031      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b08      	cmp	r3, #8
 8003826:	d110      	bne.n	800384a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2208      	movs	r2, #8
 800382e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f000 f8ff 	bl	8003a34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2208      	movs	r2, #8
 800383a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e029      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003854:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003858:	d111      	bne.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003862:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f8e5 	bl	8003a34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2220      	movs	r2, #32
 800386e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e00f      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	69da      	ldr	r2, [r3, #28]
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4013      	ands	r3, r2
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	429a      	cmp	r2, r3
 800388c:	bf0c      	ite	eq
 800388e:	2301      	moveq	r3, #1
 8003890:	2300      	movne	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	429a      	cmp	r2, r3
 800389a:	d0a0      	beq.n	80037de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b096      	sub	sp, #88	@ 0x58
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	4613      	mov	r3, r2
 80038b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	88fa      	ldrh	r2, [r7, #6]
 80038c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2222      	movs	r2, #34	@ 0x22
 80038d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d028      	beq.n	800392e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038e0:	4a3e      	ldr	r2, [pc, #248]	@ (80039dc <UART_Start_Receive_DMA+0x134>)
 80038e2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038e8:	4a3d      	ldr	r2, [pc, #244]	@ (80039e0 <UART_Start_Receive_DMA+0x138>)
 80038ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f0:	4a3c      	ldr	r2, [pc, #240]	@ (80039e4 <UART_Start_Receive_DMA+0x13c>)
 80038f2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f8:	2200      	movs	r2, #0
 80038fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3324      	adds	r3, #36	@ 0x24
 8003906:	4619      	mov	r1, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800390c:	461a      	mov	r2, r3
 800390e:	88fb      	ldrh	r3, [r7, #6]
 8003910:	f7fd f8ac 	bl	8000a6c <HAL_DMA_Start_IT>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d009      	beq.n	800392e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2210      	movs	r2, #16
 800391e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2220      	movs	r2, #32
 8003926:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e051      	b.n	80039d2 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d018      	beq.n	8003968 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800393e:	e853 3f00 	ldrex	r3, [r3]
 8003942:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800394a:	657b      	str	r3, [r7, #84]	@ 0x54
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003954:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003956:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003958:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800395a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800395c:	e841 2300 	strex	r3, r2, [r1]
 8003960:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1e6      	bne.n	8003936 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3308      	adds	r3, #8
 800396e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003972:	e853 3f00 	ldrex	r3, [r3]
 8003976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	3308      	adds	r3, #8
 8003986:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003988:	637a      	str	r2, [r7, #52]	@ 0x34
 800398a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800398e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003990:	e841 2300 	strex	r3, r2, [r1]
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1e5      	bne.n	8003968 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	3308      	adds	r3, #8
 80039a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	e853 3f00 	ldrex	r3, [r3]
 80039aa:	613b      	str	r3, [r7, #16]
   return(result);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	3308      	adds	r3, #8
 80039ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039bc:	623a      	str	r2, [r7, #32]
 80039be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c0:	69f9      	ldr	r1, [r7, #28]
 80039c2:	6a3a      	ldr	r2, [r7, #32]
 80039c4:	e841 2300 	strex	r3, r2, [r1]
 80039c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e5      	bne.n	800399c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3758      	adds	r7, #88	@ 0x58
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	08003afd 	.word	0x08003afd
 80039e0:	08003c23 	.word	0x08003c23
 80039e4:	08003c61 	.word	0x08003c61

080039e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b089      	sub	sp, #36	@ 0x24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	e853 3f00 	ldrex	r3, [r3]
 80039fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003a04:	61fb      	str	r3, [r7, #28]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a12:	6979      	ldr	r1, [r7, #20]
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e6      	bne.n	80039f0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2220      	movs	r2, #32
 8003a26:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003a28:	bf00      	nop
 8003a2a:	3724      	adds	r7, #36	@ 0x24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b095      	sub	sp, #84	@ 0x54
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a44:	e853 3f00 	ldrex	r3, [r3]
 8003a48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a62:	e841 2300 	strex	r3, r2, [r1]
 8003a66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1e6      	bne.n	8003a3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	3308      	adds	r3, #8
 8003a74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f023 0301 	bic.w	r3, r3, #1
 8003a84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	3308      	adds	r3, #8
 8003a8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a96:	e841 2300 	strex	r3, r2, [r1]
 8003a9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1e5      	bne.n	8003a6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d118      	bne.n	8003adc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	e853 3f00 	ldrex	r3, [r3]
 8003ab6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f023 0310 	bic.w	r3, r3, #16
 8003abe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ac8:	61bb      	str	r3, [r7, #24]
 8003aca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003acc:	6979      	ldr	r1, [r7, #20]
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	e841 2300 	strex	r3, r2, [r1]
 8003ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1e6      	bne.n	8003aaa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003af0:	bf00      	nop
 8003af2:	3754      	adds	r7, #84	@ 0x54
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b09c      	sub	sp, #112	@ 0x70
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	d071      	beq.n	8003bf6 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8003b12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b14:	2200      	movs	r2, #0
 8003b16:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b22:	e853 3f00 	ldrex	r3, [r3]
 8003b26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	461a      	mov	r2, r3
 8003b36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b3a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b40:	e841 2300 	strex	r3, r2, [r1]
 8003b44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1e6      	bne.n	8003b1a <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	3308      	adds	r3, #8
 8003b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b56:	e853 3f00 	ldrex	r3, [r3]
 8003b5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3308      	adds	r3, #8
 8003b6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003b6c:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b6e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b74:	e841 2300 	strex	r3, r2, [r1]
 8003b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1e5      	bne.n	8003b4c <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	3308      	adds	r3, #8
 8003b86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8a:	e853 3f00 	ldrex	r3, [r3]
 8003b8e:	623b      	str	r3, [r7, #32]
   return(result);
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b96:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3308      	adds	r3, #8
 8003b9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003ba0:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ba8:	e841 2300 	strex	r3, r2, [r1]
 8003bac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e5      	bne.n	8003b80 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d118      	bne.n	8003bf6 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	e853 3f00 	ldrex	r3, [r3]
 8003bd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f023 0310 	bic.w	r3, r3, #16
 8003bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003be2:	61fb      	str	r3, [r7, #28]
 8003be4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be6:	69b9      	ldr	r1, [r7, #24]
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	e841 2300 	strex	r3, r2, [r1]
 8003bee:	617b      	str	r3, [r7, #20]
   return(result);
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1e6      	bne.n	8003bc4 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d107      	bne.n	8003c14 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003c0e:	f000 fc33 	bl	8004478 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c12:	e002      	b.n	8003c1a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003c14:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003c16:	f7ff fa9d 	bl	8003154 <HAL_UART_RxCpltCallback>
}
 8003c1a:	bf00      	nop
 8003c1c:	3770      	adds	r7, #112	@ 0x70
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d109      	bne.n	8003c52 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003c44:	085b      	lsrs	r3, r3, #1
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	4619      	mov	r1, r3
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 fc14 	bl	8004478 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c50:	e002      	b.n	8003c58 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f7ff fa88 	bl	8003168 <HAL_UART_RxHalfCpltCallback>
}
 8003c58:	bf00      	nop
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c72:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c86:	2b80      	cmp	r3, #128	@ 0x80
 8003c88:	d109      	bne.n	8003c9e <UART_DMAError+0x3e>
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	2b21      	cmp	r3, #33	@ 0x21
 8003c8e:	d106      	bne.n	8003c9e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8003c98:	6978      	ldr	r0, [r7, #20]
 8003c9a:	f7ff fea5 	bl	80039e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca8:	2b40      	cmp	r3, #64	@ 0x40
 8003caa:	d109      	bne.n	8003cc0 <UART_DMAError+0x60>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b22      	cmp	r3, #34	@ 0x22
 8003cb0:	d106      	bne.n	8003cc0 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8003cba:	6978      	ldr	r0, [r7, #20]
 8003cbc:	f7ff feba 	bl	8003a34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc6:	f043 0210 	orr.w	r2, r3, #16
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cd0:	6978      	ldr	r0, [r7, #20]
 8003cd2:	f7ff fa53 	bl	800317c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cd6:	bf00      	nop
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b084      	sub	sp, #16
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f7ff fa3d 	bl	800317c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d02:	bf00      	nop
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b088      	sub	sp, #32
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	e853 3f00 	ldrex	r3, [r3]
 8003d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d26:	61fb      	str	r3, [r7, #28]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	61bb      	str	r3, [r7, #24]
 8003d32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d34:	6979      	ldr	r1, [r7, #20]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	e841 2300 	strex	r3, r2, [r1]
 8003d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1e6      	bne.n	8003d12 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2220      	movs	r2, #32
 8003d48:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7ff f9f5 	bl	8003140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d56:	bf00      	nop
 8003d58:	3720      	adds	r7, #32
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b08c      	sub	sp, #48	@ 0x30
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d142      	bne.n	8003e10 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d002      	beq.n	8003d96 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8003d90:	88fb      	ldrh	r3, [r7, #6]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e03b      	b.n	8003e12 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003da6:	88fb      	ldrh	r3, [r7, #6]
 8003da8:	461a      	mov	r2, r3
 8003daa:	68b9      	ldr	r1, [r7, #8]
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f7ff fd7b 	bl	80038a8 <UART_Start_Receive_DMA>
 8003db2:	4603      	mov	r3, r0
 8003db4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003db8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d124      	bne.n	8003e0a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d11d      	bne.n	8003e04 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2210      	movs	r2, #16
 8003dce:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f043 0310 	orr.w	r3, r3, #16
 8003de4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003df0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6a39      	ldr	r1, [r7, #32]
 8003df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e6      	bne.n	8003dd0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8003e02:	e002      	b.n	8003e0a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8003e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003e0e:	e000      	b.n	8003e12 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003e10:	2302      	movs	r3, #2
  }
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3730      	adds	r7, #48	@ 0x30
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <circularBuffer_init>:
/************************************
 * Function
 * **********************************
 */
uint8_t circularBuffer_init( tCircularBuffer* pBuffer, uint8_t* pData, uint16_t capacity )
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b084      	sub	sp, #16
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	60f8      	str	r0, [r7, #12]
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	4613      	mov	r3, r2
 8003e26:	80fb      	strh	r3, [r7, #6]
	// sanity check in parameters.
	if ( pBuffer == NULL || pData == NULL || capacity == 0 )
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d005      	beq.n	8003e3a <circularBuffer_init+0x20>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d002      	beq.n	8003e3a <circularBuffer_init+0x20>
 8003e34:	88fb      	ldrh	r3, [r7, #6]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <circularBuffer_init+0x24>
	{
		return 1;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e014      	b.n	8003e68 <circularBuffer_init+0x4e>
	}

	// initialize the buffer
	pBuffer->capacity 		= capacity;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	88fa      	ldrh	r2, [r7, #6]
 8003e42:	801a      	strh	r2, [r3, #0]
	pBuffer->head 			= 0;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	809a      	strh	r2, [r3, #4]
	pBuffer->tail   		= 0;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	805a      	strh	r2, [r3, #2]
	pBuffer->pBuffer 		= pData;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	609a      	str	r2, [r3, #8]
	memset( pBuffer->pBuffer, 1, pBuffer->capacity );
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6898      	ldr	r0, [r3, #8]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	881b      	ldrh	r3, [r3, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	2101      	movs	r1, #1
 8003e62:	f000 fb31 	bl	80044c8 <memset>

	return 0;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <circularBuffer_push>:
/************************************
 * Function
 * **********************************
 */
uint8_t circularBuffer_push( tCircularBuffer* pCbuffer, uint8_t* pInData, uint16_t length )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	80fb      	strh	r3, [r7, #6]
	// sanity check in parameters.
	if( pCbuffer == NULL || pInData == NULL || pCbuffer->capacity < length )
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <circularBuffer_push+0x24>
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d004      	beq.n	8003e94 <circularBuffer_push+0x24>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	88fa      	ldrh	r2, [r7, #6]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d901      	bls.n	8003e98 <circularBuffer_push+0x28>
	{
		return 1;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e037      	b.n	8003f08 <circularBuffer_push+0x98>
	 *    n n s d d d d e n n
	 *    d d d e n n n s d d
	 * */

	// do we need to loop over the buffer?
	uint16_t toTheEnd = pCbuffer->capacity - pCbuffer->tail;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	881a      	ldrh	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	885b      	ldrh	r3, [r3, #2]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	82fb      	strh	r3, [r7, #22]
	uint8_t* pDes = &(*pCbuffer).pBuffer[pCbuffer->tail];
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	8852      	ldrh	r2, [r2, #2]
 8003eac:	4413      	add	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]
	if ( toTheEnd < length )
 8003eb0:	8afa      	ldrh	r2, [r7, #22]
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d211      	bcs.n	8003edc <circularBuffer_push+0x6c>
	{
		// first copy from the end of the existing data to the end of the buffer
		memcpy( pDes, pInData, toTheEnd );
 8003eb8:	8afb      	ldrh	r3, [r7, #22]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	68b9      	ldr	r1, [r7, #8]
 8003ebe:	6938      	ldr	r0, [r7, #16]
 8003ec0:	f000 fb2e 	bl	8004520 <memcpy>
		// copy the reset of the inData from the beginning of the buffer.
		memcpy( (*pCbuffer).pBuffer, &pInData[toTheEnd], ( length - toTheEnd ) );
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6898      	ldr	r0, [r3, #8]
 8003ec8:	8afb      	ldrh	r3, [r7, #22]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	18d1      	adds	r1, r2, r3
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	8afb      	ldrh	r3, [r7, #22]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f000 fb23 	bl	8004520 <memcpy>
 8003eda:	e005      	b.n	8003ee8 <circularBuffer_push+0x78>
	}
	else
	{
		memcpy( pDes, pInData, length );
 8003edc:	88fb      	ldrh	r3, [r7, #6]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	68b9      	ldr	r1, [r7, #8]
 8003ee2:	6938      	ldr	r0, [r7, #16]
 8003ee4:	f000 fb1c 	bl	8004520 <memcpy>
		//pBuffer->pBuffer[pBuffer->end] = pInData[0];
	}

	pCbuffer->tail = ( pCbuffer->tail + length ) % pCbuffer->capacity;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	885b      	ldrh	r3, [r3, #2]
 8003eec:	461a      	mov	r2, r3
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	8812      	ldrh	r2, [r2, #0]
 8003ef6:	fb93 f1f2 	sdiv	r1, r3, r2
 8003efa:	fb01 f202 	mul.w	r2, r1, r2
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	805a      	strh	r2, [r3, #2]

	return 0;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <circularBuffer_pop>:
/************************************
 * Function
 * **********************************
 */
uint8_t circularBuffer_pop( tCircularBuffer* pCbuffer, uint8_t* pOutData, uint16_t length )
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	80fb      	strh	r3, [r7, #6]
	if ( circularBuffer_isEmepty(pCbuffer) )
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 f85d 	bl	8003fde <circularBuffer_isEmepty>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <circularBuffer_pop+0x1e>
		return 1;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e037      	b.n	8003f9e <circularBuffer_pop+0x8e>
	// do we need to loop over the buffer?
	uint16_t toTheEnd = pCbuffer->capacity - pCbuffer->head;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	881a      	ldrh	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	889b      	ldrh	r3, [r3, #4]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	82fb      	strh	r3, [r7, #22]
	uint8_t* pSource = &(*pCbuffer).pBuffer[pCbuffer->head];
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	8892      	ldrh	r2, [r2, #4]
 8003f42:	4413      	add	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
	if ( toTheEnd < length )
 8003f46:	8afa      	ldrh	r2, [r7, #22]
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d211      	bcs.n	8003f72 <circularBuffer_pop+0x62>
	{
		// first copy from the end of the existing data to the end of the buffer
		memcpy( pOutData, pSource, toTheEnd );
 8003f4e:	8afb      	ldrh	r3, [r7, #22]
 8003f50:	461a      	mov	r2, r3
 8003f52:	6939      	ldr	r1, [r7, #16]
 8003f54:	68b8      	ldr	r0, [r7, #8]
 8003f56:	f000 fae3 	bl	8004520 <memcpy>
		// copy the reset of the inData from the beginning of the buffer.
		memcpy( &pOutData[toTheEnd], (*pCbuffer).pBuffer, ( length - toTheEnd ) );
 8003f5a:	8afb      	ldrh	r3, [r7, #22]
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	18d0      	adds	r0, r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6899      	ldr	r1, [r3, #8]
 8003f64:	88fa      	ldrh	r2, [r7, #6]
 8003f66:	8afb      	ldrh	r3, [r7, #22]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	f000 fad8 	bl	8004520 <memcpy>
 8003f70:	e005      	b.n	8003f7e <circularBuffer_pop+0x6e>
	}
	else
	{
		memcpy( pOutData, pSource, length );
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	461a      	mov	r2, r3
 8003f76:	6939      	ldr	r1, [r7, #16]
 8003f78:	68b8      	ldr	r0, [r7, #8]
 8003f7a:	f000 fad1 	bl	8004520 <memcpy>
	}

	pCbuffer->head = ( pCbuffer->head + length ) % pCbuffer->capacity;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	889b      	ldrh	r3, [r3, #4]
 8003f82:	461a      	mov	r2, r3
 8003f84:	88fb      	ldrh	r3, [r7, #6]
 8003f86:	4413      	add	r3, r2
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	8812      	ldrh	r2, [r2, #0]
 8003f8c:	fb93 f1f2 	sdiv	r1, r3, r2
 8003f90:	fb01 f202 	mul.w	r2, r1, r2
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	809a      	strh	r2, [r3, #4]

	return 0;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3718      	adds	r7, #24
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <circularBuffer_getSize>:
/************************************
 * Function
 * **********************************
 */
uint16_t circularBuffer_getSize( tCircularBuffer* pBuffer )
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	b085      	sub	sp, #20
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
	uint16_t size = ( pBuffer->capacity + pBuffer->head - pBuffer->tail ) % pBuffer->capacity;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	889b      	ldrh	r3, [r3, #4]
 8003fb8:	4413      	add	r3, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	8852      	ldrh	r2, [r2, #2]
 8003fbe:	1a9b      	subs	r3, r3, r2
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	8812      	ldrh	r2, [r2, #0]
 8003fc4:	fb93 f1f2 	sdiv	r1, r3, r2
 8003fc8:	fb01 f202 	mul.w	r2, r1, r2
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	81fb      	strh	r3, [r7, #14]
	return size;
 8003fd0:	89fb      	ldrh	r3, [r7, #14]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3714      	adds	r7, #20
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <circularBuffer_isEmepty>:
/************************************
 * Function
 * **********************************
 */
uint16_t circularBuffer_isEmepty( tCircularBuffer* pBuffer )
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
	if( pBuffer->head == pBuffer->tail )
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	889a      	ldrh	r2, [r3, #4]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	885b      	ldrh	r3, [r3, #2]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d101      	bne.n	8003ff6 <circularBuffer_isEmepty+0x18>
		return 1;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e000      	b.n	8003ff8 <circularBuffer_isEmepty+0x1a>

	return 0;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <cmdhandler_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void cmdhandler_init( UART_HandleTypeDef* huart )
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
	// create a circular buffer
	circularBuffer_init( &CBuffer, cbuff_data, CBUFF_DATA_SIZE );
 800400c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004010:	490f      	ldr	r1, [pc, #60]	@ (8004050 <cmdhandler_init+0x4c>)
 8004012:	4810      	ldr	r0, [pc, #64]	@ (8004054 <cmdhandler_init+0x50>)
 8004014:	f7ff ff01 	bl	8003e1a <circularBuffer_init>

	// init uart.
	serial_uart_init(huart, &CBuffer );
 8004018:	490e      	ldr	r1, [pc, #56]	@ (8004054 <cmdhandler_init+0x50>)
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f9d4 	bl	80043c8 <serial_uart_init>
	serial_uart_receiveToIdle( huart );
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 f9e5 	bl	80043f0 <serial_uart_receiveToIdle>

	// to let us know to uart received new data;
	serial_uart_registerCB( cmdhandler_processNewData );
 8004026:	480c      	ldr	r0, [pc, #48]	@ (8004058 <cmdhandler_init+0x54>)
 8004028:	f000 f9fe 	bl	8004428 <serial_uart_registerCB>

	// initialize cmd list.
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 800402c:	2300      	movs	r3, #0
 800402e:	73fb      	strb	r3, [r7, #15]
 8004030:	e007      	b.n	8004042 <cmdhandler_init+0x3e>
	{
		cmd_list[i].funPtr 	= NULL;
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	4a09      	ldr	r2, [pc, #36]	@ (800405c <cmdhandler_init+0x58>)
 8004036:	2100      	movs	r1, #0
 8004038:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 800403c:	7bfb      	ldrb	r3, [r7, #15]
 800403e:	3301      	adds	r3, #1
 8004040:	73fb      	strb	r3, [r7, #15]
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	2b09      	cmp	r3, #9
 8004046:	d9f4      	bls.n	8004032 <cmdhandler_init+0x2e>
	}
	return;
 8004048:	bf00      	nop
}
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	200000f8 	.word	0x200000f8
 8004054:	200001f8 	.word	0x200001f8
 8004058:	080040a9 	.word	0x080040a9
 800405c:	20000308 	.word	0x20000308

08004060 <cmdhandler_registerCmd>:

uint8_t cmdhandler_registerCmd( tCmdhandler_registerCmd cmd )
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004068:	2300      	movs	r3, #0
 800406a:	73fb      	strb	r3, [r7, #15]
 800406c:	e00f      	b.n	800408e <cmdhandler_registerCmd+0x2e>
	{
		if ( cmd_list[i].funPtr == NULL )
 800406e:	7bfb      	ldrb	r3, [r7, #15]
 8004070:	4a0c      	ldr	r2, [pc, #48]	@ (80040a4 <cmdhandler_registerCmd+0x44>)
 8004072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <cmdhandler_registerCmd+0x28>
		{
			cmd_list[i].funPtr 	= cmd.funPtr;
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	4909      	ldr	r1, [pc, #36]	@ (80040a4 <cmdhandler_registerCmd+0x44>)
 8004080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return 0;
 8004084:	2300      	movs	r3, #0
 8004086:	e006      	b.n	8004096 <cmdhandler_registerCmd+0x36>
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004088:	7bfb      	ldrb	r3, [r7, #15]
 800408a:	3301      	adds	r3, #1
 800408c:	73fb      	strb	r3, [r7, #15]
 800408e:	7bfb      	ldrb	r3, [r7, #15]
 8004090:	2b09      	cmp	r3, #9
 8004092:	d9ec      	bls.n	800406e <cmdhandler_registerCmd+0xe>
		}
	}

	// if we looped through the whole list without finding an empty slot.
	return 1;
 8004094:	2301      	movs	r3, #1
}
 8004096:	4618      	mov	r0, r3
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000308 	.word	0x20000308

080040a8 <cmdhandler_processNewData>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void cmdhandler_processNewData()
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
	uint8_t oneByte = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	71bb      	strb	r3, [r7, #6]
	uint16_t dataSize = 0;
 80040b2:	2300      	movs	r3, #0
 80040b4:	80bb      	strh	r3, [r7, #4]
	uint8_t cmd = 0;
 80040b6:	2300      	movs	r3, #0
 80040b8:	70fb      	strb	r3, [r7, #3]
	// find new command:
	while( !circularBuffer_isEmepty(&CBuffer) && oneByte != (uint8_t)CMD_NEW )
 80040ba:	e005      	b.n	80040c8 <cmdhandler_processNewData+0x20>
	{
		circularBuffer_pop( &CBuffer, &oneByte, 1 );
 80040bc:	1dbb      	adds	r3, r7, #6
 80040be:	2201      	movs	r2, #1
 80040c0:	4619      	mov	r1, r3
 80040c2:	4826      	ldr	r0, [pc, #152]	@ (800415c <cmdhandler_processNewData+0xb4>)
 80040c4:	f7ff ff24 	bl	8003f10 <circularBuffer_pop>
	while( !circularBuffer_isEmepty(&CBuffer) && oneByte != (uint8_t)CMD_NEW )
 80040c8:	4824      	ldr	r0, [pc, #144]	@ (800415c <cmdhandler_processNewData+0xb4>)
 80040ca:	f7ff ff88 	bl	8003fde <circularBuffer_isEmepty>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d102      	bne.n	80040da <cmdhandler_processNewData+0x32>
 80040d4:	79bb      	ldrb	r3, [r7, #6]
 80040d6:	2bab      	cmp	r3, #171	@ 0xab
 80040d8:	d1f0      	bne.n	80040bc <cmdhandler_processNewData+0x14>
	}

	if ( oneByte != (uint8_t)CMD_NEW )
 80040da:	79bb      	ldrb	r3, [r7, #6]
 80040dc:	2bab      	cmp	r3, #171	@ 0xab
 80040de:	d138      	bne.n	8004152 <cmdhandler_processNewData+0xaa>
		// the buffer is empty and we did not found a new command.
		return;
	}

	// read command
	circularBuffer_pop( &CBuffer, &cmd, 1 );
 80040e0:	1cfb      	adds	r3, r7, #3
 80040e2:	2201      	movs	r2, #1
 80040e4:	4619      	mov	r1, r3
 80040e6:	481d      	ldr	r0, [pc, #116]	@ (800415c <cmdhandler_processNewData+0xb4>)
 80040e8:	f7ff ff12 	bl	8003f10 <circularBuffer_pop>
	inCmd.cmd = cmd;
 80040ec:	78fa      	ldrb	r2, [r7, #3]
 80040ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004160 <cmdhandler_processNewData+0xb8>)
 80040f0:	701a      	strb	r2, [r3, #0]

	// read data size
	circularBuffer_pop( &CBuffer, &dataSize, 2 );
 80040f2:	1d3b      	adds	r3, r7, #4
 80040f4:	2202      	movs	r2, #2
 80040f6:	4619      	mov	r1, r3
 80040f8:	4818      	ldr	r0, [pc, #96]	@ (800415c <cmdhandler_processNewData+0xb4>)
 80040fa:	f7ff ff09 	bl	8003f10 <circularBuffer_pop>
	inCmd.dataSize = dataSize;
 80040fe:	88ba      	ldrh	r2, [r7, #4]
 8004100:	4b17      	ldr	r3, [pc, #92]	@ (8004160 <cmdhandler_processNewData+0xb8>)
 8004102:	805a      	strh	r2, [r3, #2]
	if ( dataSize != 0 )
 8004104:	88bb      	ldrh	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00d      	beq.n	8004126 <cmdhandler_processNewData+0x7e>
	{
		if ( circularBuffer_getSize(&CBuffer) >= dataSize )
 800410a:	4814      	ldr	r0, [pc, #80]	@ (800415c <cmdhandler_processNewData+0xb4>)
 800410c:	f7ff ff4b 	bl	8003fa6 <circularBuffer_getSize>
 8004110:	4603      	mov	r3, r0
 8004112:	461a      	mov	r2, r3
 8004114:	88bb      	ldrh	r3, [r7, #4]
 8004116:	429a      	cmp	r2, r3
 8004118:	d305      	bcc.n	8004126 <cmdhandler_processNewData+0x7e>
		{
			circularBuffer_pop( &CBuffer, &inCmd.data, dataSize );
 800411a:	88bb      	ldrh	r3, [r7, #4]
 800411c:	461a      	mov	r2, r3
 800411e:	4911      	ldr	r1, [pc, #68]	@ (8004164 <cmdhandler_processNewData+0xbc>)
 8004120:	480e      	ldr	r0, [pc, #56]	@ (800415c <cmdhandler_processNewData+0xb4>)
 8004122:	f7ff fef5 	bl	8003f10 <circularBuffer_pop>

	// to this point we have a command, either with data or without.

	// send the command to the relevant module.

	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004126:	2300      	movs	r3, #0
 8004128:	71fb      	strb	r3, [r7, #7]
 800412a:	e00e      	b.n	800414a <cmdhandler_processNewData+0xa2>
	{
		if ( cmd_list[i].funPtr != NULL )
 800412c:	79fb      	ldrb	r3, [r7, #7]
 800412e:	4a0e      	ldr	r2, [pc, #56]	@ (8004168 <cmdhandler_processNewData+0xc0>)
 8004130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <cmdhandler_processNewData+0x9c>
		{
			cmd_list[i].funPtr( &inCmd );
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	4a0b      	ldr	r2, [pc, #44]	@ (8004168 <cmdhandler_processNewData+0xc0>)
 800413c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004140:	4807      	ldr	r0, [pc, #28]	@ (8004160 <cmdhandler_processNewData+0xb8>)
 8004142:	4798      	blx	r3
	for( uint8_t i = 0; i < CMD_LIST_SIZE; i += 1 )
 8004144:	79fb      	ldrb	r3, [r7, #7]
 8004146:	3301      	adds	r3, #1
 8004148:	71fb      	strb	r3, [r7, #7]
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	2b09      	cmp	r3, #9
 800414e:	d9ed      	bls.n	800412c <cmdhandler_processNewData+0x84>
		}
	}

	return;
 8004150:	e000      	b.n	8004154 <cmdhandler_processNewData+0xac>
		return;
 8004152:	bf00      	nop
}
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	200001f8 	.word	0x200001f8
 8004160:	20000204 	.word	0x20000204
 8004164:	20000208 	.word	0x20000208
 8004168:	20000308 	.word	0x20000308

0800416c <led_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_init()
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
	// register led commands with for the command handler to recognize.
	tCmdhandler_registerCmd cmd_set = { .funPtr = led_cmd_handler };
 8004172:	4b04      	ldr	r3, [pc, #16]	@ (8004184 <led_init+0x18>)
 8004174:	607b      	str	r3, [r7, #4]

	cmdhandler_registerCmd( cmd_set );
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7ff ff72 	bl	8004060 <cmdhandler_registerCmd>
	return;
 800417c:	bf00      	nop
}
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	080041a7 	.word	0x080041a7

08004188 <led_toggle>:
 * ********************************************
 * 					function
 * ********************************************/
static uint8_t counter = 0;
void led_toggle( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_TogglePin( GPIOx, GPIO_Pin );
 8004194:	887b      	ldrh	r3, [r7, #2]
 8004196:	4619      	mov	r1, r3
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7fc fff1 	bl	8001180 <HAL_GPIO_TogglePin>
	return;
 800419e:	bf00      	nop
}
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <led_cmd_handler>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void led_cmd_handler( void *param )
{
 80041a6:	b580      	push	{r7, lr}
 80041a8:	b0c4      	sub	sp, #272	@ 0x110
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80041b4:	6018      	str	r0, [r3, #0]
	tCmdhandler_cmd cmd;
	memcpy( &cmd, (uint8_t*)param, sizeof(tCmdhandler_cmd) );
 80041b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80041be:	f107 000c 	add.w	r0, r7, #12
 80041c2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80041c6:	6819      	ldr	r1, [r3, #0]
 80041c8:	f000 f9aa 	bl	8004520 <memcpy>
	switch( cmd.cmd )
 80041cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d002      	beq.n	80041e0 <led_cmd_handler+0x3a>
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d020      	beq.n	8004220 <led_cmd_handler+0x7a>
		{
			led_toggle( LD2_GPIO_Port, LD2_Pin);
			break;
		}
		default:
			break;
 80041de:	e025      	b.n	800422c <led_cmd_handler+0x86>
			uint8_t set = 0;// (uint8_t)param;
 80041e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041e4:	f2a3 1305 	subw	r3, r3, #261	@ 0x105
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
			memcpy(&set, &cmd.data, cmd.dataSize );
 80041ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80041f4:	885b      	ldrh	r3, [r3, #2]
 80041f6:	461a      	mov	r2, r3
 80041f8:	f107 030c 	add.w	r3, r7, #12
 80041fc:	1d19      	adds	r1, r3, #4
 80041fe:	f107 030b 	add.w	r3, r7, #11
 8004202:	4618      	mov	r0, r3
 8004204:	f000 f98c 	bl	8004520 <memcpy>
			HAL_GPIO_WritePin( LD2_GPIO_Port, LD2_Pin, set);
 8004208:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800420c:	f2a3 1305 	subw	r3, r3, #261	@ 0x105
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	2120      	movs	r1, #32
 8004216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800421a:	f7fc ff99 	bl	8001150 <HAL_GPIO_WritePin>
			break;
 800421e:	e005      	b.n	800422c <led_cmd_handler+0x86>
			led_toggle( LD2_GPIO_Port, LD2_Pin);
 8004220:	2120      	movs	r1, #32
 8004222:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004226:	f7ff ffaf 	bl	8004188 <led_toggle>
			break;
 800422a:	bf00      	nop
	}

	return;
 800422c:	bf00      	nop
}
 800422e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <scheduler_init>:
/*
 * function
 * */

void scheduler_init( void )
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
	schedulerVars.nrOfTasks = 0;
 800423e:	4b18      	ldr	r3, [pc, #96]	@ (80042a0 <scheduler_init+0x68>)
 8004240:	2200      	movs	r2, #0
 8004242:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004246:	2300      	movs	r3, #0
 8004248:	71fb      	strb	r3, [r7, #7]
 800424a:	e01f      	b.n	800428c <scheduler_init+0x54>
	{
		schedulerVars.taskList[i].pTask = NULL;
 800424c:	79fa      	ldrb	r2, [r7, #7]
 800424e:	4914      	ldr	r1, [pc, #80]	@ (80042a0 <scheduler_init+0x68>)
 8004250:	4613      	mov	r3, r2
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	2200      	movs	r2, #0
 800425c:	601a      	str	r2, [r3, #0]
		schedulerVars.taskList[i].delay = 0;
 800425e:	79fa      	ldrb	r2, [r7, #7]
 8004260:	490f      	ldr	r1, [pc, #60]	@ (80042a0 <scheduler_init+0x68>)
 8004262:	4613      	mov	r3, r2
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3304      	adds	r3, #4
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
		schedulerVars.taskList[i].lastExecutionTime = 0;
 8004272:	79fa      	ldrb	r2, [r7, #7]
 8004274:	490a      	ldr	r1, [pc, #40]	@ (80042a0 <scheduler_init+0x68>)
 8004276:	4613      	mov	r3, r2
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	4413      	add	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	3308      	adds	r3, #8
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_TASKS; i += 1 )
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	3301      	adds	r3, #1
 800428a:	71fb      	strb	r3, [r7, #7]
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	2b09      	cmp	r3, #9
 8004290:	d9dc      	bls.n	800424c <scheduler_init+0x14>
	}
}
 8004292:	bf00      	nop
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	20000330 	.word	0x20000330

080042a4 <scheduler_runTask>:
	// no available task was found
	return 0;
}

uint8_t scheduler_runTask( void (*pTask)(void) )
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 80042ac:	2300      	movs	r3, #0
 80042ae:	73fb      	strb	r3, [r7, #15]
 80042b0:	e019      	b.n	80042e6 <scheduler_runTask+0x42>
	{
		// search for available task.
		if ( schedulerVars.runOnceTaskList[i].pTask == NULL )
 80042b2:	7bfb      	ldrb	r3, [r7, #15]
 80042b4:	4a11      	ldr	r2, [pc, #68]	@ (80042fc <scheduler_runTask+0x58>)
 80042b6:	331e      	adds	r3, #30
 80042b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10f      	bne.n	80042e0 <scheduler_runTask+0x3c>
		{
			schedulerVars.runOnceTaskList[i].pTask = pTask;
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	490e      	ldr	r1, [pc, #56]	@ (80042fc <scheduler_runTask+0x58>)
 80042c4:	331e      	adds	r3, #30
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			schedulerVars.nrOfRunOnceTasks += 1;
 80042cc:	4b0b      	ldr	r3, [pc, #44]	@ (80042fc <scheduler_runTask+0x58>)
 80042ce:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80042d2:	3301      	adds	r3, #1
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <scheduler_runTask+0x58>)
 80042d8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
			return 1;
 80042dc:	2301      	movs	r3, #1
 80042de:	e006      	b.n	80042ee <scheduler_runTask+0x4a>
	for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	3301      	adds	r3, #1
 80042e4:	73fb      	strb	r3, [r7, #15]
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
 80042e8:	2b09      	cmp	r3, #9
 80042ea:	d9e2      	bls.n	80042b2 <scheduler_runTask+0xe>
		}
	}
	// no available task was found
	return 0;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20000330 	.word	0x20000330

08004300 <scheduler_run>:

/*
 * function
 * */
void scheduler_run( void )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
	uint32_t now = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	603b      	str	r3, [r7, #0]
	while( 1 )
	{
		// run once tasks:
		for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 800430a:	2300      	movs	r3, #0
 800430c:	71fb      	strb	r3, [r7, #7]
 800430e:	e01d      	b.n	800434c <scheduler_run+0x4c>
		{
			// execute task
			if ( schedulerVars.runOnceTaskList[i].pTask != NULL )
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	4a2c      	ldr	r2, [pc, #176]	@ (80043c4 <scheduler_run+0xc4>)
 8004314:	331e      	adds	r3, #30
 8004316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d013      	beq.n	8004346 <scheduler_run+0x46>
			{
				schedulerVars.runOnceTaskList[i].pTask();
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	4a28      	ldr	r2, [pc, #160]	@ (80043c4 <scheduler_run+0xc4>)
 8004322:	331e      	adds	r3, #30
 8004324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004328:	4798      	blx	r3
				// remove task from list:
				schedulerVars.runOnceTaskList[i].pTask = NULL;
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	4a25      	ldr	r2, [pc, #148]	@ (80043c4 <scheduler_run+0xc4>)
 800432e:	331e      	adds	r3, #30
 8004330:	2100      	movs	r1, #0
 8004332:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				schedulerVars.nrOfRunOnceTasks -= 1;
 8004336:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <scheduler_run+0xc4>)
 8004338:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800433c:	3b01      	subs	r3, #1
 800433e:	b2da      	uxtb	r2, r3
 8004340:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <scheduler_run+0xc4>)
 8004342:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
		for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 8004346:	79fb      	ldrb	r3, [r7, #7]
 8004348:	3301      	adds	r3, #1
 800434a:	71fb      	strb	r3, [r7, #7]
 800434c:	79fb      	ldrb	r3, [r7, #7]
 800434e:	2b09      	cmp	r3, #9
 8004350:	d9de      	bls.n	8004310 <scheduler_run+0x10>
			}

		}

		// repeated tasks:
		now = HAL_GetTick();
 8004352:	f7fc fa27 	bl	80007a4 <HAL_GetTick>
 8004356:	6038      	str	r0, [r7, #0]
		for ( uint8_t i = 0; i < schedulerVars.nrOfTasks; i += 1 )
 8004358:	2300      	movs	r3, #0
 800435a:	71bb      	strb	r3, [r7, #6]
 800435c:	e02b      	b.n	80043b6 <scheduler_run+0xb6>
		{
			if ( now - schedulerVars.taskList[i].lastExecutionTime  >= schedulerVars.taskList[i].delay )
 800435e:	79ba      	ldrb	r2, [r7, #6]
 8004360:	4918      	ldr	r1, [pc, #96]	@ (80043c4 <scheduler_run+0xc4>)
 8004362:	4613      	mov	r3, r2
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	3308      	adds	r3, #8
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	1ad1      	subs	r1, r2, r3
 8004374:	79ba      	ldrb	r2, [r7, #6]
 8004376:	4813      	ldr	r0, [pc, #76]	@ (80043c4 <scheduler_run+0xc4>)
 8004378:	4613      	mov	r3, r2
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4403      	add	r3, r0
 8004382:	3304      	adds	r3, #4
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4299      	cmp	r1, r3
 8004388:	d312      	bcc.n	80043b0 <scheduler_run+0xb0>
			{
				// execute task
				schedulerVars.taskList[i].pTask();
 800438a:	79ba      	ldrb	r2, [r7, #6]
 800438c:	490d      	ldr	r1, [pc, #52]	@ (80043c4 <scheduler_run+0xc4>)
 800438e:	4613      	mov	r3, r2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4798      	blx	r3
				schedulerVars.taskList[i].lastExecutionTime = now;
 800439c:	79ba      	ldrb	r2, [r7, #6]
 800439e:	4909      	ldr	r1, [pc, #36]	@ (80043c4 <scheduler_run+0xc4>)
 80043a0:	4613      	mov	r3, r2
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	4413      	add	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	3308      	adds	r3, #8
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	601a      	str	r2, [r3, #0]
		for ( uint8_t i = 0; i < schedulerVars.nrOfTasks; i += 1 )
 80043b0:	79bb      	ldrb	r3, [r7, #6]
 80043b2:	3301      	adds	r3, #1
 80043b4:	71bb      	strb	r3, [r7, #6]
 80043b6:	4b03      	ldr	r3, [pc, #12]	@ (80043c4 <scheduler_run+0xc4>)
 80043b8:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80043bc:	79ba      	ldrb	r2, [r7, #6]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d3cd      	bcc.n	800435e <scheduler_run+0x5e>
		for ( uint8_t i = 0; i < SCHEDULER_MAX_NR_RUN_ONCE_TASKS; i += 1 )
 80043c2:	e7a2      	b.n	800430a <scheduler_run+0xa>
 80043c4:	20000330 	.word	0x20000330

080043c8 <serial_uart_init>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void serial_uart_init(  UART_HandleTypeDef *huart, tCircularBuffer* pCBuff )
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
	serialVars.pUart  = huart;
 80043d2:	4a06      	ldr	r2, [pc, #24]	@ (80043ec <serial_uart_init+0x24>)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6013      	str	r3, [r2, #0]
	serialVars.pCBuff = pCBuff;
 80043d8:	4a04      	ldr	r2, [pc, #16]	@ (80043ec <serial_uart_init+0x24>)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	6053      	str	r3, [r2, #4]

	return;
 80043de:	bf00      	nop
}
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	200003d4 	.word	0x200003d4

080043f0 <serial_uart_receiveToIdle>:
/*
 * ********************************************
 * 					function
 * ********************************************/
uint8_t serial_uart_receiveToIdle()
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA( serialVars.pUart, serialVars.pRxBuff, RX_BUF_SIZE );
 80043f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004420 <serial_uart_receiveToIdle+0x30>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2280      	movs	r2, #128	@ 0x80
 80043fa:	490a      	ldr	r1, [pc, #40]	@ (8004424 <serial_uart_receiveToIdle+0x34>)
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff fcb8 	bl	8003d72 <HAL_UARTEx_ReceiveToIdle_DMA>

	  // not interested of half transfer interrupt.
	  __HAL_DMA_DISABLE_IT( serialVars.pUart->hdmarx, DMA_IT_HT );
 8004402:	4b07      	ldr	r3, [pc, #28]	@ (8004420 <serial_uart_receiveToIdle+0x30>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	4b04      	ldr	r3, [pc, #16]	@ (8004420 <serial_uart_receiveToIdle+0x30>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0204 	bic.w	r2, r2, #4
 8004418:	601a      	str	r2, [r3, #0]
	return 0;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	bd80      	pop	{r7, pc}
 8004420:	200003d4 	.word	0x200003d4
 8004424:	200003dc 	.word	0x200003dc

08004428 <serial_uart_registerCB>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void serial_uart_registerCB( void (*pCB)(void) )
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	serialVars.pCmdHandlerCB = pCB;
 8004430:	4a04      	ldr	r2, [pc, #16]	@ (8004444 <serial_uart_registerCB+0x1c>)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	200003d4 	.word	0x200003d4

08004448 <pushRxToCBuff>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void pushRxToCBuff()
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
	circularBuffer_push( serialVars.pCBuff, serialVars.pRxBuff, serialVars.receivedSize );
 800444c:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <pushRxToCBuff+0x28>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	4a07      	ldr	r2, [pc, #28]	@ (8004470 <pushRxToCBuff+0x28>)
 8004452:	f892 2088 	ldrb.w	r2, [r2, #136]	@ 0x88
 8004456:	4907      	ldr	r1, [pc, #28]	@ (8004474 <pushRxToCBuff+0x2c>)
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff fd09 	bl	8003e70 <circularBuffer_push>

	// notify cmdhandler about the new data.
	scheduler_runTask( serialVars.pCmdHandlerCB );
 800445e:	4b04      	ldr	r3, [pc, #16]	@ (8004470 <pushRxToCBuff+0x28>)
 8004460:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff ff1d 	bl	80042a4 <scheduler_runTask>
	return;
 800446a:	bf00      	nop
}
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	200003d4 	.word	0x200003d4
 8004474:	200003dc 	.word	0x200003dc

08004478 <HAL_UARTEx_RxEventCallback>:
/*
 * ********************************************
 * 					function
 * ********************************************/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	460b      	mov	r3, r1
 8004482:	807b      	strh	r3, [r7, #2]
	if ( huart->Instance == serialVars.pUart->Instance )
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4b0c      	ldr	r3, [pc, #48]	@ (80044bc <HAL_UARTEx_RxEventCallback+0x44>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	d10f      	bne.n	80044b2 <HAL_UARTEx_RxEventCallback+0x3a>
	{
		// restart receiving data.
		HAL_UARTEx_ReceiveToIdle_DMA( serialVars.pUart, serialVars.pRxBuff, RX_BUF_SIZE );
 8004492:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <HAL_UARTEx_RxEventCallback+0x44>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2280      	movs	r2, #128	@ 0x80
 8004498:	4909      	ldr	r1, [pc, #36]	@ (80044c0 <HAL_UARTEx_RxEventCallback+0x48>)
 800449a:	4618      	mov	r0, r3
 800449c:	f7ff fc69 	bl	8003d72 <HAL_UARTEx_ReceiveToIdle_DMA>
		serialVars.receivedSize = Size;
 80044a0:	887b      	ldrh	r3, [r7, #2]
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <HAL_UARTEx_RxEventCallback+0x44>)
 80044a6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

		// move received data from rxBuff to cBuffer out side of the interrupt context.
		scheduler_runTask( pushRxToCBuff );
 80044aa:	4806      	ldr	r0, [pc, #24]	@ (80044c4 <HAL_UARTEx_RxEventCallback+0x4c>)
 80044ac:	f7ff fefa 	bl	80042a4 <scheduler_runTask>
	}
	return;
 80044b0:	bf00      	nop
 80044b2:	bf00      	nop
}
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	200003d4 	.word	0x200003d4
 80044c0:	200003dc 	.word	0x200003dc
 80044c4:	08004449 	.word	0x08004449

080044c8 <memset>:
 80044c8:	4402      	add	r2, r0
 80044ca:	4603      	mov	r3, r0
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d100      	bne.n	80044d2 <memset+0xa>
 80044d0:	4770      	bx	lr
 80044d2:	f803 1b01 	strb.w	r1, [r3], #1
 80044d6:	e7f9      	b.n	80044cc <memset+0x4>

080044d8 <__libc_init_array>:
 80044d8:	b570      	push	{r4, r5, r6, lr}
 80044da:	4d0d      	ldr	r5, [pc, #52]	@ (8004510 <__libc_init_array+0x38>)
 80044dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004514 <__libc_init_array+0x3c>)
 80044de:	1b64      	subs	r4, r4, r5
 80044e0:	10a4      	asrs	r4, r4, #2
 80044e2:	2600      	movs	r6, #0
 80044e4:	42a6      	cmp	r6, r4
 80044e6:	d109      	bne.n	80044fc <__libc_init_array+0x24>
 80044e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004518 <__libc_init_array+0x40>)
 80044ea:	4c0c      	ldr	r4, [pc, #48]	@ (800451c <__libc_init_array+0x44>)
 80044ec:	f000 f826 	bl	800453c <_init>
 80044f0:	1b64      	subs	r4, r4, r5
 80044f2:	10a4      	asrs	r4, r4, #2
 80044f4:	2600      	movs	r6, #0
 80044f6:	42a6      	cmp	r6, r4
 80044f8:	d105      	bne.n	8004506 <__libc_init_array+0x2e>
 80044fa:	bd70      	pop	{r4, r5, r6, pc}
 80044fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004500:	4798      	blx	r3
 8004502:	3601      	adds	r6, #1
 8004504:	e7ee      	b.n	80044e4 <__libc_init_array+0xc>
 8004506:	f855 3b04 	ldr.w	r3, [r5], #4
 800450a:	4798      	blx	r3
 800450c:	3601      	adds	r6, #1
 800450e:	e7f2      	b.n	80044f6 <__libc_init_array+0x1e>
 8004510:	0800458c 	.word	0x0800458c
 8004514:	0800458c 	.word	0x0800458c
 8004518:	0800458c 	.word	0x0800458c
 800451c:	08004590 	.word	0x08004590

08004520 <memcpy>:
 8004520:	440a      	add	r2, r1
 8004522:	4291      	cmp	r1, r2
 8004524:	f100 33ff 	add.w	r3, r0, #4294967295
 8004528:	d100      	bne.n	800452c <memcpy+0xc>
 800452a:	4770      	bx	lr
 800452c:	b510      	push	{r4, lr}
 800452e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004532:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004536:	4291      	cmp	r1, r2
 8004538:	d1f9      	bne.n	800452e <memcpy+0xe>
 800453a:	bd10      	pop	{r4, pc}

0800453c <_init>:
 800453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453e:	bf00      	nop
 8004540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004542:	bc08      	pop	{r3}
 8004544:	469e      	mov	lr, r3
 8004546:	4770      	bx	lr

08004548 <_fini>:
 8004548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800454a:	bf00      	nop
 800454c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800454e:	bc08      	pop	{r3}
 8004550:	469e      	mov	lr, r3
 8004552:	4770      	bx	lr
