// Seed: 1965508847
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1
    , id_10,
    output wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output tri   id_7,
    output wand  id_8
);
  case (id_5)
    id_1: begin : LABEL_0
      assign id_3 = 1;
    end
    default:
    begin : LABEL_0
      assign id_2 = 1;
    end
  endcase
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
