
---------- Begin Simulation Statistics ----------
final_tick                                 6456905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 809112                       # Number of bytes of host memory used
host_op_rate                                   191003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.02                       # Real time elapsed on the host
host_tick_rate                              161353235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006457                       # Number of seconds simulated
sim_ticks                                  6456905000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1847944                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              33555                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            214738                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2093445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             521946                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1847944                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1325998                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2093445                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  151225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       150983                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5622745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3293775                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            215451                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     900607                       # Number of branches committed
system.cpu.commit.bw_lim_events                354615                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5339700                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3927224                       # Number of instructions committed
system.cpu.commit.committedOps                7643389                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5229774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.461514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.369225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3086318     59.01%     59.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       575194     11.00%     70.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       328076      6.27%     76.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       449745      8.60%     84.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       170114      3.25%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       121859      2.33%     90.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70834      1.35%     91.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73019      1.40%     93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       354615      6.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5229774                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                62734                       # Number of function calls committed.
system.cpu.commit.int_insts                   7508678                       # Number of committed integer instructions.
system.cpu.commit.loads                        900022                       # Number of loads committed
system.cpu.commit.membars                         102                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        47627      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6094220     79.73%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             165      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            26281      0.34%     80.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5002      0.07%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2272      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           21016      0.27%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27054      0.35%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          54090      0.71%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           25      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875293     11.45%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         459203      6.01%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24729      0.32%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6356      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7643389                       # Class of committed instruction
system.cpu.commit.refs                        1365581                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3927224                       # Number of Instructions Simulated
system.cpu.committedOps                       7643389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.644140                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.644140                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1178790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1178790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82824.497295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82824.497295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79731.662080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79731.662080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1129805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1129805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4057158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4057158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        48985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1332635000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1332635000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16714                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 103154.857644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103154.857644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101404.409261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101404.409261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       461275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    470282996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    470282996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         4559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    459868996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    459868996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4535                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.185780                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.833333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        19265                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          407                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      1644624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1644624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84555.524354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84555.524354                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84357.098969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84357.098969                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      1591080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1591080                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4527440996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4527440996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032557                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        53544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53544                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        32295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1792503996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1792503996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        21249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      1644624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1644624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84555.524354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84555.524354                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84357.098969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84357.098969                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      1591080                       # number of overall hits
system.cpu.dcache.overall_hits::total         1591080                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4527440996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4527440996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032557                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        53544                       # number of overall misses
system.cpu.dcache.overall_misses::total         53544                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        32295                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32295                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1792503996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1792503996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21249                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21249                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  20224                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             75.881495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3310496                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.669826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             21248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3310496                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1008.669826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1612330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8359                       # number of writebacks
system.cpu.dcache.writebacks::total              8359                       # number of writebacks
system.cpu.decode.BlockedCycles               1430817                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               15526341                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2121989                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2108682                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 215655                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                203283                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1248435                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         11298                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      615905                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4520                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2093445                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1167369                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3466972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 87137                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8279308                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          303                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5104                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  431310                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.324218                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2391497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             673171                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.282241                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6080426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.752117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.511151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3440064     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   175925      2.89%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    93483      1.54%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   222099      3.65%     64.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   182107      2.99%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   134932      2.22%     69.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117029      1.92%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118703      1.95%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1596084     26.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6080426                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    278570                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   141129                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1167367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1167367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30649.211218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30649.211218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29869.474000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29869.474000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1079505                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1079505                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2692900996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2692900996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        87862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87862                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2307386997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2307386997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        77249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77249                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.657143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          746                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1167367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1167367                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30649.211218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30649.211218                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29869.474000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29869.474000                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1079505                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1079505                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2692900996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2692900996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075265                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        87862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87862                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2307386997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2307386997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        77249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1167367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1167367                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30649.211218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30649.211218                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29869.474000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29869.474000                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1079505                       # number of overall hits
system.cpu.icache.overall_hits::total         1079505                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2692900996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2692900996                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075265                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        87862                       # number of overall misses
system.cpu.icache.overall_misses::total         87862                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2307386997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2307386997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        77249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77249                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  76991                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             14.974537                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2411982                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.395428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             77248                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2411982                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.395428                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1156753                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        76991                       # number of writebacks
system.cpu.icache.writebacks::total             76991                       # number of writebacks
system.cpu.idleCycles                          376480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               289870                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1153868                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.643327                       # Inst execution rate
system.cpu.iew.exec_refs                      1861826                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     615220                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  970268                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1579956                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16749                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             17261                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               816521                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12982664                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1246606                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            488763                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10610811                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4618                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29495                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 215655                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 36904                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            59550                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          779                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       679934                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       350962                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            310                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       227808                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          62062                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12559141                       # num instructions consuming a value
system.cpu.iew.wb_count                      10432291                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600374                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7540177                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.615680                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10505568                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14863585                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8552955                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.608221                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.608221                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            118084      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8814691     79.41%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  295      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 29321      0.26%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5684      0.05%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2436      0.02%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                30799      0.28%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                34197      0.31%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61813      0.56%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 44      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              31      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1293033     11.65%     93.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              663805      5.98%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           38884      0.35%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6421      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11099574                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  197104                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              391312                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       182027                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             290820                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      178660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016096                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  159415     89.23%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2351      1.32%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    348      0.19%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    10      0.01%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8893      4.98%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6664      3.73%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               879      0.49%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               98      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10963046                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28116470                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10250264                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18031365                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12935894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11099574                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               46770                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5339274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             49548                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          45274                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7661708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6080426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.825460                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.359157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3116877     51.26%     51.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              518704      8.53%     59.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              500576      8.23%     68.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              444793      7.32%     75.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              387851      6.38%     81.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              413963      6.81%     88.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              365802      6.02%     94.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              225572      3.71%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              106288      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6080426                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.719024                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1168253                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1318                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             47347                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40648                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1579956                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              816521                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4439763                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1278                       # number of misc regfile writes
system.cpu.numCycles                          6456906                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      6456905000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1142159                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9067067                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               60                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 140343                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2259466                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15348                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 13536                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              36654951                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14681119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16415077                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2150507                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 107809                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 215655                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                291982                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7348010                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            360605                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21668906                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20657                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1596                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    477322                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1553                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17858248                       # The number of ROB reads
system.cpu.rob.rob_writes                    26838179                       # The number of ROB writes
system.cpu.timesIdled                           31434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           243                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66033.366154                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66033.366154                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21460844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21460844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            325                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        77240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          77240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113305.759959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113305.759959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93363.982728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93363.982728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          73299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    446538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    446538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.051023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.051023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    367574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    367574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.050971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3937                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          4536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111073.540756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111073.540756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91073.540756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91073.540756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   647                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    431965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     431965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.857363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            3889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3889                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    354185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    354185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.857363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         3889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3889                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        16712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110067.804738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110067.804738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90119.109320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90119.109320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1147677000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1147677000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.623923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.623923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        10427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    938951000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    938951000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.623444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.623444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10419                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        76488                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76488                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76488                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76488                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8359                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            77240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                98488                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113305.759959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110341.017044                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110980.993591                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93363.982728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90378.529494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91022.745958                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                73299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6932                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80231                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    446538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1579642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2026180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.051023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.673758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185373                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14316                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18257                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    367574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1293136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1660710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.050971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.673381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18245                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           77240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               98488                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 113305.759959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110341.017044                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110980.993591                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93363.982728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90378.529494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66033.366154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90585.398169                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               73299                       # number of overall hits
system.l2.overall_hits::.cpu.data                6932                       # number of overall hits
system.l2.overall_hits::total                   80231                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    446538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1579642000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2026180000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.051023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.673758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185373                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3941                       # number of overall misses
system.l2.overall_misses::.cpu.data             14316                       # number of overall misses
system.l2.overall_misses::total                 18257                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    367574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1293136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21460844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1682170844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.050971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.673381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18570                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              417                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 420                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          15171                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          913                       # Occupied blocks per task id
system.l2.tags.avg_refs                     10.133389                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1580635                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     117.883094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       894.653218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2906.404785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.681590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.218421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.709571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.008223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     19267                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1580635                       # Number of tag accesses
system.l2.tags.tagsinuse                  3952.622688                       # Cycle average of tags in use
system.l2.tags.total_refs                      195240                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        69                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3175                       # number of writebacks
system.l2.writebacks::total                      3175                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     296960.31                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39710.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20960.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       183.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    184.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        31.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     39013119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39013119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          39013119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141819029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      3221358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             184053506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31460274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         39013119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141819029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      3221358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215513779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31460274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31460274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.618389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.397074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.388027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3027     43.62%     43.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2192     31.59%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          657      9.47%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          377      5.43%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      3.47%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          110      1.59%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      0.94%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      0.69%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          222      3.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6939                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1185216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1188416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  202048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               203136                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         251904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         915712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1188416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       203136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          203136                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42016.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39039.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35193.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       251904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       912512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 39013118.514210760593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141323435.918601870537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3221357.600893926807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    165377750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    558574750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11437996                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  46467675.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       202048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 31291772.141606543213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 147488401500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               40907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3003                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3174                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    67.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              281                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001681877750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.446237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.882192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    256.557796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           158     84.95%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25     13.44%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   14399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     18569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18569                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       18569                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.30                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    12464                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   92595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    6456808000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               735390496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    388159246                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.940958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     52.69%     52.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.08%     53.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               79     42.47%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      3.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3174                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3174                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.33                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2264                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            254819640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 22826580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1802801130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            518.717586                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     27604000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     198640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    485754750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1409955250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     381304499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3953646501                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             18420000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 12117435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       541433280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                61489680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         469584960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        159313080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3349310175                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5849287251                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6112620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            272256510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 26782140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1465548090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            459.041521                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13637000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     148980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1980932500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    635305500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     464258500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3213791500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             11275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 14216070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       243930240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                70735980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         352188720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        496504920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2963987490                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5829909250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10366920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        51569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        51569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1391552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1391552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1391552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            45702993                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98941754                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18569                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              14680                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3174                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11257                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3889                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3889                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14680                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       231479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        62722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                294201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9870720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1894848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11765568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6456905000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          366413000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         231752991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63799945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    203776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114773                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 112632     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1520      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114153                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          981                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       195713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            982                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           15664                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             93960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76991                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23861                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              484                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         77249                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16712                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
