Return-Path: <linux-tegra+bounces-9937-lists+linux-tegra=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id 111A8BF80EE
	for <lists+linux-tegra@lfdr.de>; Tue, 21 Oct 2025 20:29:27 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id A090719A52D3
	for <lists+linux-tegra@lfdr.de>; Tue, 21 Oct 2025 18:29:50 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 9BB6334A3B4;
	Tue, 21 Oct 2025 18:29:20 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fkbfOJr5"
X-Original-To: linux-tegra@vger.kernel.org
Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE34734A3AF
	for <linux-tegra@vger.kernel.org>; Tue, 21 Oct 2025 18:29:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1761071360; cv=none; b=dLM/YazN9eCzqiG3TayetwGMTBeqqQHMsrdgllDYIyeCsinZvh/4ZQDzyScABH11vUmbhm/2vgZ1C7Sz6obS4Vy6qyGPgtCAb0x0URarSXrDHU7J/zyf7WKe0T5HXOx7A6oTIu89WUFnyNykooUIMrmgaGwiizi7lJFEMf37g/A=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1761071360; c=relaxed/simple;
	bh=/g8ICMa3NefTOG4DzHS614HtprxR6wttp7Od263LK1k=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=L6s0v5xeLI1uspYWA/VlimwxBwkvIqWvtR5wG/fHnf/CH4uoEVCNVrK8vhx6lZNNwkoRkL7Y5FnOa9YMoADWjKJZ7UHNzJhvdlxUmQZtA+42iZbCfhedEg5I/a4vtEIPm80OLrlPHNPdU0IvtLP41S3cYkebzgUoI+8H+ozMFdg=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fkbfOJr5; arc=none smtp.client-ip=209.85.167.53
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-57bd04f2e84so7116394e87.1
        for <linux-tegra@vger.kernel.org>; Tue, 21 Oct 2025 11:29:17 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1761071356; x=1761676156; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=3AEzgCFdwuZqOc4gGaeEVUhxJJB9RlkSUPcJFP88ZeY=;
        b=fkbfOJr5fsI9B2Q2eToQu1vMEdWlKHqKi3DW4fM0PCrTQa8G5x0NnseqI5a0b9KTq5
         Bz5aNJc1NRrBFnle+kvDZ3lQtL9MS2VVhwCKI7tE8ojyenFSML9a4zc4x2E45tr7JCwz
         NP/L+2fSAtNgbrO0S5pWvdedDPkRmcKF7uy0c+ehEZxdT1839jZYScGn/D3C9eKJbawh
         h/sl+9HvQLJoQLGY7i0lE40MQuyP/dkSFJOHkrT8F1/LOY9H3DO4L4FvUQWVlhW2DZy/
         IrlW+ZLgLpJ3Yl/Dr6FzYnRga80jzWgJ38Bh1krWIfmO84raDOmhqu//yW6ihIAtc5uL
         TJjw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1761071356; x=1761676156;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=3AEzgCFdwuZqOc4gGaeEVUhxJJB9RlkSUPcJFP88ZeY=;
        b=jwJyFaeADdiXG1U/UknP7PjHCMByKEsV5bbb8M1g8bGj/mnkoFK9ixylG1SI92a91u
         1Id+IDNTa7lfjUjKku3VFjgsPl1HTBZQ3N82DH3cG+YkZippAybBkUloc856alXGTW5i
         uOlKMfF9s1FHrlTMkWTe1hPH+RDBdD4b3VeI1ONrOG2CXptM+Ys0pNyabueHtnqEKaAQ
         JPtnU4EHSeSO+70kk9NKKIHclWNZuLmCwaLVJ+wv7Zzrogh0olEAc/W7VTteatkdJWu2
         iU71fAOxaV4watNmAw6V0QI0XOpjzA5OJai5fuf/kwZDDi7R7WLZZ91axwPYqNyJsGyN
         5Ilg==
X-Forwarded-Encrypted: i=1; AJvYcCVZXJpLQOW3UrIFYokkDw3uBWxBcfWpPu/45icR6Y28CyUaYMdkPIm0b3ne+5cQn3eoYCK826Gp9RRnHw==@vger.kernel.org
X-Gm-Message-State: AOJu0YwJJUtb9jCDfXQE90YztDMBd+Q9IxJoCcLuNR7przyKC41iOrsD
	GgtGI2eCqSxIfo9isXdwxqP+LeElCup6Mao2sNBHh7eWWWK83cyp4P3eCeVuYhcmyenV7XSgX0k
	jdm/Kmj2CzMLGgI6n3WzPfUMgHS8eCHQ=
X-Gm-Gg: ASbGncsf628fyi7NmnpPF9oB2aO4eautiovvW2FFDrkrwOW3GvQ2KXDjNNbGsl1wbZQ
	e0m2MbZ6XbRB5QNHoui7M20erl9ducEV3rK12qD2ti8P4+dKqKvvM5Vl1NnPcMby3h0OBl+/XT2
	qxGN3Xkf4pSDKBkh8bV4cxYiEuUBnmjmHc3wqjpaPUf+JNqYLtAyMWMbmhkBKiua3QoDOWu39eU
	rJmZ7iDgnqbVDMZzHMaW9gBhILmARI5/7BUcd0GhnpSTy1eoeE33+/IFj+j
X-Google-Smtp-Source: AGHT+IE/wTYDoubw+GPU8YYzuNwa7ung6G4/CZtRuJ7b77Mhfm1RIszPqiOo7CcLZhXzJawDCk1h0Hdo/OG2RDMbGE0=
X-Received: by 2002:a05:6512:3d0d:b0:590:656c:d11d with SMTP id
 2adb3069b0e04-591d857bd83mr6023093e87.54.1761071355673; Tue, 21 Oct 2025
 11:29:15 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-tegra@vger.kernel.org
List-Id: <linux-tegra.vger.kernel.org>
List-Subscribe: <mailto:linux-tegra+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-tegra+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20251021-tegra186-icc-p1-v1-1-0d8eede5cc50@gmail.com>
In-Reply-To: <20251021-tegra186-icc-p1-v1-1-0d8eede5cc50@gmail.com>
From: Aaron Kling <webgeek1234@gmail.com>
Date: Tue, 21 Oct 2025 13:29:04 -0500
X-Gm-Features: AS18NWBzzsN63DV2cPpVvmQWJjW6cprAp9iS2RsyLDnQKYEFdfukGVeJhtWMhVQ
Message-ID: <CALHNRZ8BKSLi3V6=iubCdde2Hb+84Fj8vzTTcCvmRqA6vS8Z8g@mail.gmail.com>
Subject: Re: [PATCH] cpufreq: tegra186: add OPP support and set bandwidth
To: webgeek1234@gmail.com
Cc: "Rafael J. Wysocki" <rafael@kernel.org>, Viresh Kumar <viresh.kumar@linaro.org>, 
	Thierry Reding <thierry.reding@gmail.com>, Jonathan Hunter <jonathanh@nvidia.com>, 
	linux-pm@vger.kernel.org, linux-tegra@vger.kernel.org, 
	linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Tue, Oct 21, 2025 at 1:28=E2=80=AFPM Aaron Kling via B4 Relay
<devnull+webgeek1234.gmail.com@kernel.org> wrote:
>
> From: Aaron Kling <webgeek1234@gmail.com>
>
> Add support to use OPP table from DT in Tegra186 cpufreq driver.
> Tegra SoC's receive the frequency lookup table (LUT) from BPMP-FW.
> Cross check the OPP's present in DT against the LUT from BPMP-FW
> and enable only those DT OPP's which are present in LUT also.
>
> The OPP table in DT has CPU Frequency to bandwidth mapping where
> the bandwidth value is per MC channel. DRAM bandwidth depends on the
> number of MC channels which can vary as per the boot configuration.
> This per channel bandwidth from OPP table will be later converted by
> MC driver to final bandwidth value by multiplying with number of
> channels before being handled in the EMC driver.
>
> If OPP table is not present in DT, then use the LUT from BPMP-FW
> directy as the CPU frequency table and not do the DRAM frequency
> scaling which is same as the current behavior.
>
> Signed-off-by: Aaron Kling <webgeek1234@gmail.com>
> ---
>  drivers/cpufreq/tegra186-cpufreq.c | 152 +++++++++++++++++++++++++++++++=
++++--
>  1 file changed, 145 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/cpufreq/tegra186-cpufreq.c b/drivers/cpufreq/tegra18=
6-cpufreq.c
> index 136ab102f636aa57741639ed1909d095881c14d3..35f1c1371f6a1688c35f3ba01=
2b9f008fba83d74 100644
> --- a/drivers/cpufreq/tegra186-cpufreq.c
> +++ b/drivers/cpufreq/tegra186-cpufreq.c
> @@ -8,6 +8,7 @@
>  #include <linux/module.h>
>  #include <linux/of.h>
>  #include <linux/platform_device.h>
> +#include <linux/units.h>
>
>  #include <soc/tegra/bpmp.h>
>  #include <soc/tegra/bpmp-abi.h>
> @@ -58,7 +59,7 @@ static const struct tegra186_cpufreq_cpu tegra186_cpus[=
] =3D {
>  };
>
>  struct tegra186_cpufreq_cluster {
> -       struct cpufreq_frequency_table *table;
> +       struct cpufreq_frequency_table *bpmp_lut;
>         u32 ref_clk_khz;
>         u32 div;
>  };
> @@ -66,16 +67,121 @@ struct tegra186_cpufreq_cluster {
>  struct tegra186_cpufreq_data {
>         void __iomem *regs;
>         const struct tegra186_cpufreq_cpu *cpus;
> +       bool icc_dram_bw_scaling;
>         struct tegra186_cpufreq_cluster clusters[];
>  };
>
> +static int tegra_cpufreq_set_bw(struct cpufreq_policy *policy, unsigned =
long freq_khz)
> +{
> +       struct tegra186_cpufreq_data *data =3D cpufreq_get_driver_data();
> +       struct device *dev;
> +       int ret;
> +
> +       dev =3D get_cpu_device(policy->cpu);
> +       if (!dev)
> +               return -ENODEV;
> +
> +       struct dev_pm_opp *opp __free(put_opp) =3D
> +               dev_pm_opp_find_freq_exact(dev, freq_khz * HZ_PER_KHZ, tr=
ue);
> +       if (IS_ERR(opp))
> +               return PTR_ERR(opp);
> +
> +       ret =3D dev_pm_opp_set_opp(dev, opp);
> +       if (ret)
> +               data->icc_dram_bw_scaling =3D false;
> +
> +       return ret;
> +}
> +
> +static int tegra_cpufreq_init_cpufreq_table(struct cpufreq_policy *polic=
y,
> +                                           struct cpufreq_frequency_tabl=
e *bpmp_lut,
> +                                           struct cpufreq_frequency_tabl=
e **opp_table)
> +{
> +       struct tegra186_cpufreq_data *data =3D cpufreq_get_driver_data();
> +       struct cpufreq_frequency_table *freq_table =3D NULL;
> +       struct cpufreq_frequency_table *pos;
> +       struct device *cpu_dev;
> +       unsigned long rate;
> +       int ret, max_opps;
> +       int j =3D 0;
> +
> +       cpu_dev =3D get_cpu_device(policy->cpu);
> +       if (!cpu_dev) {
> +               pr_err("%s: failed to get cpu%d device\n", __func__, poli=
cy->cpu);
> +               return -ENODEV;
> +       }
> +
> +       /* Initialize OPP table mentioned in operating-points-v2 property=
 in DT */
> +       ret =3D dev_pm_opp_of_add_table_indexed(cpu_dev, 0);
> +       if (ret) {
> +               dev_err(cpu_dev, "Invalid or empty opp table in device tr=
ee\n");
> +               data->icc_dram_bw_scaling =3D false;
> +               return ret;
> +       }
> +
> +       max_opps =3D dev_pm_opp_get_opp_count(cpu_dev);
> +       if (max_opps <=3D 0) {
> +               dev_err(cpu_dev, "Failed to add OPPs\n");
> +               return max_opps;
> +       }
> +
> +       /* Disable all opps and cross-validate against LUT later */
> +       for (rate =3D 0; ; rate++) {
> +               struct dev_pm_opp *opp __free(put_opp);
> +
> +               opp =3D dev_pm_opp_find_freq_ceil(cpu_dev, &rate);
> +               if (IS_ERR(opp))
> +                       break;
> +
> +               dev_pm_opp_disable(cpu_dev, rate);
> +       }
> +
> +       freq_table =3D kcalloc((max_opps + 1), sizeof(*freq_table), GFP_K=
ERNEL);
> +       if (!freq_table)
> +               return -ENOMEM;
> +
> +       /*
> +        * Cross check the frequencies from BPMP-FW LUT against the OPP's=
 present in DT.
> +        * Enable only those DT OPP's which are present in LUT also.
> +        */
> +       cpufreq_for_each_valid_entry(pos, bpmp_lut) {
> +               struct dev_pm_opp *opp __free(put_opp);
> +
> +               opp =3D dev_pm_opp_find_freq_exact(cpu_dev, pos->frequenc=
y * HZ_PER_KHZ, false);
> +               if (IS_ERR(opp))
> +                       continue;
> +
> +               ret =3D dev_pm_opp_enable(cpu_dev, pos->frequency * HZ_PE=
R_KHZ);
> +               if (ret < 0)
> +                       return ret;
> +
> +               freq_table[j].driver_data =3D pos->driver_data;
> +               freq_table[j].frequency =3D pos->frequency;
> +               j++;
> +       }
> +
> +       freq_table[j].driver_data =3D pos->driver_data;
> +       freq_table[j].frequency =3D CPUFREQ_TABLE_END;
> +
> +       *opp_table =3D &freq_table[0];
> +
> +       dev_pm_opp_set_sharing_cpus(cpu_dev, policy->cpus);
> +
> +       /* Prime interconnect data */
> +       tegra_cpufreq_set_bw(policy, freq_table[j - 1].frequency);
> +
> +       return ret;
> +}
> +
>  static int tegra186_cpufreq_init(struct cpufreq_policy *policy)
>  {
>         struct tegra186_cpufreq_data *data =3D cpufreq_get_driver_data();
>         unsigned int cluster =3D data->cpus[policy->cpu].bpmp_cluster_id;
> +       struct cpufreq_frequency_table *freq_table;
> +       struct cpufreq_frequency_table *bpmp_lut;
>         u32 cpu;
> +       int ret;
>
> -       policy->freq_table =3D data->clusters[cluster].table;
>         policy->cpuinfo.transition_latency =3D 300 * 1000;
>         policy->driver_data =3D NULL;
>
> @@ -85,6 +191,20 @@ static int tegra186_cpufreq_init(struct cpufreq_polic=
y *policy)
>                         cpumask_set_cpu(cpu, policy->cpus);
>         }
>
> +       bpmp_lut =3D data->clusters[cluster].bpmp_lut;
> +
> +       if (data->icc_dram_bw_scaling) {
> +               ret =3D tegra_cpufreq_init_cpufreq_table(policy, bpmp_lut=
, &freq_table);
> +               if (!ret) {
> +                       policy->freq_table =3D freq_table;
> +                       return 0;
> +               }
> +       }
> +
> +       data->icc_dram_bw_scaling =3D false;
> +       policy->freq_table =3D bpmp_lut;
> +       pr_info("OPP tables missing from DT, EMC frequency scaling disabl=
ed\n");
> +
>         return 0;
>  }
>
> @@ -102,6 +222,10 @@ static int tegra186_cpufreq_set_target(struct cpufre=
q_policy *policy,
>                 writel(edvd_val, data->regs + edvd_offset);
>         }
>
> +       if (data->icc_dram_bw_scaling)
> +               tegra_cpufreq_set_bw(policy, tbl->frequency);
> +
> +
>         return 0;
>  }
>
> @@ -134,7 +258,7 @@ static struct cpufreq_driver tegra186_cpufreq_driver =
=3D {
>         .init =3D tegra186_cpufreq_init,
>  };
>
> -static struct cpufreq_frequency_table *init_vhint_table(
> +static struct cpufreq_frequency_table *tegra_cpufreq_bpmp_read_lut(
>         struct platform_device *pdev, struct tegra_bpmp *bpmp,
>         struct tegra186_cpufreq_cluster *cluster, unsigned int cluster_id=
,
>         int *num_rates)
> @@ -229,6 +353,7 @@ static int tegra186_cpufreq_probe(struct platform_dev=
ice *pdev)
>  {
>         struct tegra186_cpufreq_data *data;
>         struct tegra_bpmp *bpmp;
> +       struct device *cpu_dev;
>         unsigned int i =3D 0, err, edvd_offset;
>         int num_rates =3D 0;
>         u32 edvd_val, cpu;
> @@ -254,9 +379,9 @@ static int tegra186_cpufreq_probe(struct platform_dev=
ice *pdev)
>         for (i =3D 0; i < TEGRA186_NUM_CLUSTERS; i++) {
>                 struct tegra186_cpufreq_cluster *cluster =3D &data->clust=
ers[i];
>
> -               cluster->table =3D init_vhint_table(pdev, bpmp, cluster, =
i, &num_rates);
> -               if (IS_ERR(cluster->table)) {
> -                       err =3D PTR_ERR(cluster->table);
> +               cluster->bpmp_lut =3D tegra_cpufreq_bpmp_read_lut(pdev, b=
pmp, cluster, i, &num_rates);
> +               if (IS_ERR(cluster->bpmp_lut)) {
> +                       err =3D PTR_ERR(cluster->bpmp_lut);
>                         goto put_bpmp;
>                 } else if (!num_rates) {
>                         err =3D -EINVAL;
> @@ -265,7 +390,7 @@ static int tegra186_cpufreq_probe(struct platform_dev=
ice *pdev)
>
>                 for (cpu =3D 0; cpu < ARRAY_SIZE(tegra186_cpus); cpu++) {
>                         if (data->cpus[cpu].bpmp_cluster_id =3D=3D i) {
> -                               edvd_val =3D cluster->table[num_rates - 1=
].driver_data;
> +                               edvd_val =3D cluster->bpmp_lut[num_rates =
- 1].driver_data;
>                                 edvd_offset =3D data->cpus[cpu].edvd_offs=
et;
>                                 writel(edvd_val, data->regs + edvd_offset=
);
>                         }
> @@ -274,6 +399,19 @@ static int tegra186_cpufreq_probe(struct platform_de=
vice *pdev)
>
>         tegra186_cpufreq_driver.driver_data =3D data;
>
> +       /* Check for optional OPPv2 and interconnect paths on CPU0 to ena=
ble ICC scaling */
> +       cpu_dev =3D get_cpu_device(0);
> +       if (!cpu_dev) {
> +               err =3D -EPROBE_DEFER;
> +               goto put_bpmp;
> +       }
> +
> +       if (dev_pm_opp_of_get_opp_desc_node(cpu_dev)) {
> +               err =3D dev_pm_opp_of_find_icc_paths(cpu_dev, NULL);
> +               if (!err)
> +                       data->icc_dram_bw_scaling =3D true;
> +       }
> +
>         err =3D cpufreq_register_driver(&tegra186_cpufreq_driver);
>
>  put_bpmp:
>
> ---
> base-commit: 211ddde0823f1442e4ad052a2f30f050145ccada
> change-id: 20251021-tegra186-icc-p1-8455e61d453d
>
> Best regards,
> --
> Aaron Kling <webgeek1234@gmail.com>

This was originally part of a larger series [0], but it was requested to
be split into smaller series.

Aaron

[0] https://lore.kernel.org/r/20250909-tegra186-icc-v2-0-09413724e781@gmail=
.com

