0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/regFileSim.sv,1665102006,systemVerilog,,,,regFileSim,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/testBench_top.sv,1665655922,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/regFileSim.sv,,adder_tb,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/3to8Decoder.sv,1662973550,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/FourToSixteenDecoder.sv,,ThreeToEightDecoder,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ALU.sv,1665655760,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/adder.sv,,ALU,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/EightToOneMux.v,1663144158,verilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/FourToOneMux.v,,EightToOneMux,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/FourToOneMux.v,1663144146,verilog,,,,FourToOneMux,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/FourToSixteenDecoder.sv,1664049645,systemVerilog,,,,FourToSixteenDecoder,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/InstructionMemory.sv,1665655849,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SignExtender.sv,,InstructionMemory,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/MemoryArray.sv,1665658457,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/registerFile.sv,,MemoryArray,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SignExtender.sv,1664755776,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg4bit.sv,,SignExtender,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SixteenToOneMux.sv,1663144528,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/InstructionMemory.sv,,SixteenToOneMux,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ThirtyTwoToOneMux.sv,1663144178,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SixteenToOneMux.sv,,ThirtyTwoToOneMux,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/TwoToOneMux.sv,1663144138,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ThirtyTwoToOneMux.sv,,TwoToOneMux,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/adder.sv,1661551698,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/shifter.sv,,adder,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg32b.sv,1665277670,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/3to8Decoder.sv,,reg32b,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg4bit.sv,1664754908,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/testBench_top.sv,,reg4bit,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/registerFile.sv,1665486795,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg32b.sv,,registerFile,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/shifter.sv,1661550046,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/top.sv,,shifter,,uvm,,,,,,
C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/top.sv,1665658476,systemVerilog,,C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/MemoryArray.sv,,top,,uvm,,,,,,
