// Seed: 1520229754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    id_4,
    input wand id_1,
    input tri1 id_2
);
  assign id_5 = 1;
  id_6(
      1, !id_4
  );
  assign id_4 = -1'd0;
  always_ff begin : LABEL_0
    if (id_2) id_4 <= 1'd0;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
