# Reading C:/questasim64_10.4c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.4c win64 Jul 20 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do do_facq.tcl
# ../../../sub
# facq
# ../../../sub/dsp
# ../../../sub/acquisition
# ../../../sub/interfaces
# ../../../sub/correlator_new
# ../../../sub/sync/verilog
# ../../../sub/debug
# ../../../sub/../misc
# ../../../sub/../misc
# ../../../../c/libfacq
# ** Warning: (vlib-34) Library already exists at "facq".
# 
# ../../../sub/acquisition/tb_sv/
# ../../../sub/acquisition/tb_sv/../verilog_sv/acq_IP.sv ../../../sub/acquisition/tb_sv/../verilog_sv/arr_accum.sv ../../../sub/acquisition/tb_sv/../verilog_sv/bits_signed.sv ../../../sub/acquisition/tb_sv/../verilog_sv/bram_controller.sv ../../../sub/acquisition/tb_sv/../verilog_sv/butterfly_Rad2.sv ../../../sub/acquisition/tb_sv/../verilog_sv/core.sv ../../../sub/acquisition/tb_sv/../verilog_sv/DDS_bin.sv ../../../sub/acquisition/tb_sv/../verilog_sv/DDS_sin_cos.sv ../../../sub/acquisition/tb_sv/../verilog_sv/facq_prn_gen.sv ../../../sub/acquisition/tb_sv/../verilog_sv/facq_prn_ram.sv ../../../sub/acquisition/tb_sv/../verilog_sv/freq_shift.sv ../../../sub/acquisition/tb_sv/../verilog_sv/fsm_controller.sv ../../../sub/acquisition/tb_sv/../verilog_sv/max_args.sv ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv ../../../sub/acquisition/tb_sv/../verilog_sv/prestore.sv ../../../sub/acquisition/tb_sv/../verilog_sv/quad.sv ../../../sub/acquisition/tb_sv/../verilog_sv/slowSigDly.sv ../../../sub/acquisition/tb_sv/../verilog_sv/_core.sv ../../../sub/acquisition/tb_sv/../verilog_sv/_myfix_core.sv
# ../../../sub/correlator_new/verilog/
# ../../../sub/correlator_new/verilog/calibration.sv ../../../sub/correlator_new/verilog/ch_mul.sv ../../../sub/correlator_new/verilog/ch_mul_rom.sv ../../../sub/correlator_new/verilog/corr_ch.sv ../../../sub/correlator_new/verilog/irq_ctrl.sv ../../../sub/correlator_new/verilog/prn_gen.sv ../../../sub/correlator_new/verilog/prn_ram.sv ../../../sub/correlator_new/verilog/ref_in_interpretator.sv ../../../sub/correlator_new/verilog/time_scale_ch.sv ../../../sub/correlator_new/verilog/time_scale_com.sv
# ../../../sub/dsp/tb/
# ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder_stage.v ../../../sub/dsp/tb/../verilog/top/dsp_top.v ../../../sub/dsp/tb/../verilog/randn/randn.sv ../../../sub/dsp/tb/../verilog/randn/randn_u.sv ../../../sub/dsp/tb/../verilog_sv/abs.sv ../../../sub/dsp/tb/../verilog_sv/dds_iq_hd.sv ../../../sub/dsp/tb/../verilog_sv/decimator.sv ../../../sub/dsp/tb/../verilog_sv/dsp_lut_iq.sv ../../../sub/dsp/tb/../verilog_sv/fir.sv ../../../sub/dsp/tb/../verilog_sv/fir_syst.sv ../../../sub/dsp/tb/../verilog_sv/freq_counter.sv ../../../sub/dsp/tb/../verilog_sv/heterodyne.sv ../../../sub/dsp/tb/../verilog_sv/lim_cntr.sv ../../../sub/dsp/tb/../verilog_sv/lim_qnt.sv ../../../sub/dsp/tb/../verilog_sv/log2_alu.sv ../../../sub/dsp/tb/../verilog_sv/max_parallel.sv ../../../sub/dsp/tb/../verilog_sv/mean_compens_v3.sv ../../../sub/dsp/tb/../verilog_sv/normalizer.sv ../../../sub/dsp/tb/../verilog_sv/sig_mag_v3.sv ../../../sub/dsp/tb/../verilog_sv/vitdec.sv
# ** Warning: ../../../sub/dsp/tb/../verilog_sv/freq_counter.sv(127): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/dsp/tb/../verilog_sv/freq_counter.sv(128): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/dsp/tb/../verilog_sv/log2_alu.sv(90): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ../../../sub/interfaces
# ../../../sub/interfaces/bus_interface_ahb_syn.v ../../../sub/interfaces/bus_interface_apb_syn.v ../../../sub/interfaces/dac_clk_interface.v ../../../sub/interfaces/dac_interface.v ../../../sub/interfaces/adc_interconnect.sv ../../../sub/interfaces/adc_interconnect_bypass.sv ../../../sub/interfaces/adc_interf.sv ../../../sub/interfaces/adc_interf_3d.sv ../../../sub/interfaces/ahb_lite_interface.sv ../../../sub/interfaces/apb_interface.sv ../../../sub/interfaces/arm_interface.sv ../../../sub/interfaces/axi3_inject.sv ../../../sub/interfaces/axi3_interface.sv ../../../sub/interfaces/axi3_to_inter.sv ../../../sub/interfaces/axi4lite_interface.sv ../../../sub/interfaces/axi4_interface.sv ../../../sub/interfaces/axi4_stream_interface.sv ../../../sub/interfaces/axi_hp_interface.sv ../../../sub/interfaces/axi_uartlite_spi.sv ../../../sub/interfaces/dma.sv ../../../sub/interfaces/dma_dsp.sv ../../../sub/interfaces/i2c_interf.sv ../../../sub/interfaces/imi_interf.sv ../../../sub/interfaces/intbus_interf.sv ../../../sub/interfaces/regs_file.sv ../../../sub/interfaces/dpi_c/sv/cpu_sim.sv
# COMPILE
# ** Warning: ../../../sub/interfaces/adc_interconnect.sv(87): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/interfaces/adc_interconnect.sv(98): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/interfaces/dma.sv(197): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/interfaces/dma.sv(201): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: ../../../sub/interfaces/dma.sv(202): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ../../../sub/sync/verilog
# ../../../sub/sync/verilog/antiglitch.sv ../../../sub/sync/verilog/conv_reg.sv ../../../sub/sync/verilog/data_delay.sv ../../../sub/sync/verilog/data_resync.sv ../../../sub/sync/verilog/data_sync.sv ../../../sub/sync/verilog/ed_det.sv ../../../sub/sync/verilog/latency.sv ../../../sub/sync/verilog/level_sync.sv ../../../sub/sync/verilog/reset_sync.sv ../../../sub/sync/verilog/signal_sync.sv
# ../../../sub/debug/tb_sv/
# 
# tmp_compile/acq_api_tb.c: In function 'C_cpu_sim':
# tmp_compile/acq_api_tb.c:27:36: warning: initialization makes pointer from integer without a cast
# tmp_compile/acq_api_tb.c:154:3: warning: implicit declaration of function 'set_ram_cfg'
# tmp_compile/acq_api_tb.c:166:5: warning: implicit declaration of function 'set_ram_word'
# 
# 
# tmp_compile/acq_api_tb.c: In function 'C_cpu_sim':
# tmp_compile/acq_api_tb.c:27:36: warning: initialization makes pointer from integer without a cast
# tmp_compile/acq_api_tb.c:154:3: warning: implicit declaration of function 'set_ram_cfg'
# tmp_compile/acq_api_tb.c:166:5: warning: implicit declaration of function 'set_ram_word'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c: In function 'axi_read':
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:15:5: warning: passing argument 1 of 'readReg' makes integer from pointer without a cast
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:7:13: note: expected 'int' but argument is of type 'volatile unsigned int *'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:15:5: warning: passing argument 4 of 'readReg' from incompatible pointer type
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:7:13: note: expected 'int *' but argument is of type 'int (*)[16]'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c: In function 'axi_write_burst':
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:29:5: warning: passing argument 1 of 'writeReg' makes integer from pointer without a cast
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:8:13: note: expected 'int' but argument is of type 'volatile unsigned int *'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c: In function 'axi_write':
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:39:5: warning: passing argument 1 of 'writeReg' makes integer from pointer without a cast
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:8:13: note: expected 'int' but argument is of type 'volatile unsigned int *'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c: In function 'insert_time_stamp':
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:52:5: warning: implicit declaration of function 'printf'
# tmp_compile/libfacq/libfacq/axi_rw_sim.c:52:5: warning: incompatible implicit declaration of built-in function 'printf'
# 
# vsim -voptargs="+acc" facq.acq_api_tb 
# Start time: 15:06:50 on Mar 06,2024
# Loading C:/Users/admin/AppData/Local/Temp\admin@DESKTOP-AJDGONK_dpi_30116\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../../sub/acquisition/tb_sv/../verilog_sv/acq_IP.sv(334): (vopt-2685) [TFMPC] - Too few port connections for 'DATA_COLLECTOR_NOISE'.  Expected 5, found 4.
# 
# ** Warning: ../../../sub/acquisition/tb_sv/../verilog_sv/acq_IP.sv(334): (vopt-2718) [TFMPC] - Missing connection for port 'write_done'.
# 
# ** Warning: acq_api_tb.sv(247): (vopt-2685) [TFMPC] - Too few port connections for 'acq_IP_inst'.  Expected 8, found 7.
# 
# ** Warning: acq_api_tb.sv(247): (vopt-2718) [TFMPC] - Missing connection for port 'pps_in'.
# 
# Loading sv_std.std
# Loading work.acq_api_tb_sv_unit(fast)
# Loading work.acq_api_tb(fast)
# Loading work.axi3_interface(fast__1)
# Loading work.intbus_interf(fast__1)
# Loading work.adc_interf(fast__1)
# Loading work.cpu_sim(fast)
# Loading work.axi3_to_inter(fast)
# Loading work.connectbus(fast)
# Loading work.regs_file(fast)
# Loading work.level_sync(fast)
# Loading work.acq_IP_sv_unit(fast)
# Loading work.acq_IP(fast)
# Loading work.reset_sync(fast)
# Loading work.connectbus(fast__1)
# Loading work.regs_file(fast__1)
# Loading work.prestore_sv_unit(fast)
# Loading work.prestore(fast)
# Loading work.connectbus(fast__2)
# Loading work.regs_file(fast__2)
# Loading work.DDS_sin_cos_sv_unit(fast)
# Loading work.DDS_sin_cos(fast)
# Loading work.regs_file(fast__3)
# Loading work.DDS_bin_sv_unit(fast)
# Loading work.DDS_bin(fast)
# Loading work.regs_file(fast__4)
# Loading work.ed_det(fast)
# Loading work.sig_mag_v3(fast)
# Loading work.max_parallel(fast)
# Loading work.conv_reg(fast)
# Loading work.bram_controller_sv_unit(fast)
# Loading work.bram_controller_interface(fast__1)
# Loading work.freq_shift_interface(fast__1)
# Loading work.facq_prn_gen_sv_unit(fast)
# Loading work.psp_gen_interface(fast__1)
# Loading work.core_interface(fast__1)
# Loading work.arr_accum_interface(fast__1)
# Loading work.max_args_sv_unit(fast)
# Loading work.max_args_interface(fast__1)
# Loading work.bram_controller(fast)
# Loading work.regs_file(fast__5)
# Loading work.signal_sync(fast)
# Loading work.level_sync(fast__1)
# Loading work.ed_det(fast__1)
# Loading work.ed_det(fast__2)
# Loading work.bram_block_v2(fast)
# Loading work.mf(fast)
# Loading work.piped_adder(fast)
# Loading work.piped_adder_stage(fast)
# Loading work.piped_adder_stage(fast__1)
# Loading work.piped_adder_stage(fast__2)
# Loading work.piped_adder_stage(fast__3)
# Loading work.piped_adder_stage(fast__4)
# Loading work.piped_adder_stage(fast__5)
# Loading work.piped_adder_stage(fast__6)
# Loading work.piped_adder(fast__1)
# Loading work.piped_adder_stage(fast__7)
# Loading work.piped_adder_stage(fast__8)
# Loading work.piped_adder_stage(fast__9)
# Loading work.piped_adder_stage(fast__10)
# Loading work.piped_adder_stage(fast__11)
# Loading work.piped_adder_stage(fast__12)
# Loading work.piped_adder_stage(fast__13)
# Loading work.freq_shift(fast)
# Loading work.intbus_interf(fast__3)
# Loading work.DDS_sin_cos(fast__1)
# Loading work.facq_prn_gen(fast)
# Loading work.facq_prn_ram_sv_unit(fast)
# Loading work.facq_prn_ram(fast)
# Loading work.regs_file(fast__6)
# Loading work.bram_block_v2(fast__1)
# Loading work.core(fast)
# Loading work.piped_adder(fast__2)
# Loading work.piped_adder_stage(fast__14)
# Loading work.piped_adder_stage(fast__15)
# Loading work.piped_adder_stage(fast__16)
# Loading work.piped_adder_stage(fast__17)
# Loading work.piped_adder_stage(fast__18)
# Loading work.piped_adder_stage(fast__19)
# Loading work.piped_adder_stage(fast__20)
# Loading work.piped_adder_stage(fast__21)
# Loading work.piped_adder(fast__3)
# Loading work.piped_adder_stage(fast__22)
# Loading work.piped_adder_stage(fast__23)
# Loading work.piped_adder_stage(fast__24)
# Loading work.piped_adder_stage(fast__25)
# Loading work.piped_adder_stage(fast__26)
# Loading work.piped_adder_stage(fast__27)
# Loading work.piped_adder_stage(fast__28)
# Loading work.piped_adder_stage(fast__29)
# Loading work.mf(fast__1)
# Loading work.arr_accum(fast)
# Loading work.latency(fast)
# Loading work.bram_block_v2(fast__2)
# Loading work.quad(fast)
# Loading work.arr_accum(fast__1)
# Loading work.bram_block_v2(fast__3)
# Loading work.max_args(fast)
# Loading work.regs_file(fast__7)
# Loading work.latency(fast__1)
# Loading work.conv_reg(fast__1)
# Loading work.conv_reg(fast__2)
# Loading work.fsm_controller_sv_unit(fast)
# Loading work.fsm_controller(fast)
# Loading work.regs_file(fast__8)
# Loading work.ed_det(fast__3)
# Loading work.data_collector_sv_unit(fast)
# Loading work.data_collector(fast)
# Loading work.intbus_interf(fast__4)
# Loading work.pipe_line_bus(fast)
# Loading work.regs_file(fast__9)
# Loading work.bram_block_v2(fast__4)
# Loading work.intbus_interf(fast__2)
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(72): [PCDPC] - Port size (10) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/bram_controller_inst/MFwriteSide/SUM_I_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(84): [PCDPC] - Port size (10) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/bram_controller_inst/MFwriteSide/SUM_Q_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(72): [PCDPC] - Port size (10) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/bram_controller_inst/MFreadSide/SUM_I_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(84): [PCDPC] - Port size (10) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/bram_controller_inst/MFreadSide/SUM_Q_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/_myfix_core.sv(147): [PCDPC] - Port size (256) does not match connection size (1) for port 'code'. The port definition is at: ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/core_inst/MFcode File: ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(72): [PCDPC] - Port size (11) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/core_inst/MFcode/SUM_I_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# ** Warning: (vsim-3015) ../../../sub/acquisition/tb_sv/../verilog_sv/mf.sv(84): [PCDPC] - Port size (11) does not match connection size (9) for port 'sum_out'. The port definition is at: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb/acq_IP_inst/core_inst/MFcode/SUM_Q_INST File: ../../../sub/dsp/tb/../verilog/piped_adder/piped_adder.v
# Compiling C:/Users/admin/AppData/Local/Temp\admin@DESKTOP-AJDGONK_dpi_30116\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/admin/AppData/Local/Temp\admin@DESKTOP-AJDGONK_dpi_30116\win64_gcc-4.5.0\vsim_auto_compile.dll
# unsigned
# -Logic
# ** Warning: (vsim-PLI-3407) Too many data words read on line 30001 of file "../matlab/acq_test_signal/sig_I.txt". (Current address [30000], address range [0:29999])    : acq_api_tb.sv(32)
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb
# ** Warning: (vsim-PLI-3407) Too many data words read on line 30001 of file "../matlab/acq_test_signal/mag_I.txt". (Current address [30000], address range [0:29999])    : acq_api_tb.sv(33)
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb
# ** Warning: (vsim-PLI-3407) Too many data words read on line 30001 of file "../matlab/acq_test_signal/sig_Q.txt". (Current address [30000], address range [0:29999])    : acq_api_tb.sv(34)
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb
# ** Warning: (vsim-PLI-3407) Too many data words read on line 30001 of file "../matlab/acq_test_signal/mag_Q.txt". (Current address [30000], address range [0:29999])    : acq_api_tb.sv(35)
#    Time: 0 ps  Iteration: 0  Instance: /acq_api_tb
#                    0
# ID[0] 0
# Hello from cpu_sim!
# ** Error: multiple valid on a bus
#    Time: 40 ns Started: 40 ns  Scope: acq_api_tb.connectbus_inst.loop_hub_buses[0].a_vl_2 File: ../../../sub/interfaces/intbus_interf.sv Line: 144
# tb ID read = 0x00031234
#                10000
# tb size_reg = 0x00007530
# tb offset = 0x00000000
# facq init
# reset fsm
# fsm_target[0] = FSM_WAIT_START
# fsm_target[1] = FSM_INIT
# fsm_target[2] = FSM_N_TAU_ZONE
# fsm_target[3] = FSM_LAST_PSP
# fsm_target[4] = FSM_INIT
# fsm_target[5] = FSM_WAIT_MAX
# fsm_target[6] = FSM_INIT
# fsm_target[7] = FSM_WAIT_START
# fsm_target[8] = FSM_RESET
# fsm_target[9] = FSM_RESET
# fsm_target = 0x002AA8D1
#               100000
#               101100
# HW specification:
# Core freq  = 0.000000 MHz
# core_size  = 256
# BRAM_depth = 819200 (in takts)
# tesetRegs
# tesetRegs done
# facq init done
# ------
# adresa:
# facq_module_offset[0] = 0x40000004
# facq_module_offset[1] = 0x40000010
# facq_module_offset[2] = 0x40000018
# facq_module_offset[3] = 0x40000020
# facq_module_offset[4] = 0x40000028
# facq_module_offset[5] = 0x4000003C
# facq_module_offset[6] = 0x40000048
# facq_module_offset[7] = 0x4000005C
# Mode: continuous facq
# N_record = 30000
# ram update
# prestore_set
# get_f_prestore
# fi    = 0.000000 Hz
# f_pre = 20460000.000000 Hz
# dds freq prestore | k = 439375154
# dds freq sin/cos | k = 0
# get_f_prestore
# compute_params
# freq_prestore     = 20460000.000000 Hz
# KG_ms (set)       = 0.100000 ms
# KG_ms (actual)    = 0.100098 ms
# tau acq (set)     = 0.300000 ms
# tau acq (actual)  = 0.312805 ms
# freq acq (set)    = +/-0 Hz
# freq acq (actual) = +/-0 Hz
# freq resolution   = 9990 Hz
# KG        = 8
# NKG       = 1
# ntau_zone = 25
# NF        = 1
# wr_depth  = 8192
# 
# use BRAM 8192/819200
# ram update successfully started
# ram update successfully complete
# facq_run
# get_f_prestore
# compute_params
# freq_prestore     = 20460000.000000 Hz
# KG_ms (set)       = 0.100000 ms
# KG_ms (actual)    = 0.100098 ms
# tau acq (set)     = 0.300000 ms
# tau acq (actual)  = 0.312805 ms
# freq acq (set)    = +/-0 Hz
# freq acq (actual) = +/-0 Hz
# freq resolution   = 9990 Hz
# KG        = 8
# NKG       = 1
# ntau_zone = 25
# NF        = 1
# wr_depth  = 8192
# 
# get_f_prestore
# Need 0.576000 ms real time to facq
# code_step = 0x00200000
# code_init = 0x00000000
# psp_init, SignType=17
# time to facq: 0.576ms
# successfully run
#    0 | tau =    381 | freq =    0 | R = 110889
# res_freq = 0
# ram update successfully complete
# facq_run
# get_f_prestore
# compute_params
# freq_prestore     = 20460000.000000 Hz
# KG_ms (set)       = 0.100000 ms
# KG_ms (actual)    = 0.100098 ms
# tau acq (set)     = 0.300000 ms
# tau acq (actual)  = 0.312805 ms
# freq acq (set)    = +/-0 Hz
# freq acq (actual) = +/-0 Hz
# freq resolution   = 9990 Hz
# KG        = 8
# NKG       = 1
# ntau_zone = 25
# NF        = 1
# wr_depth  = 8192
# 
# get_f_prestore
# Need 0.576000 ms real time to facq
# code_step = 0x00200000
# code_init = 0x00000000
# psp_init, SignType=17
# time to facq: 0.576ms
# successfully run
#    1 | tau =    381 | freq =    0 | R = 110889
# res_freq = 0
# ram update successfully complete
# facq_run
# get_f_prestore
# compute_params
# freq_prestore     = 20460000.000000 Hz
# KG_ms (set)       = 0.100000 ms
# KG_ms (actual)    = 0.100098 ms
# tau acq (set)     = 0.300000 ms
# tau acq (actual)  = 0.312805 ms
# freq acq (set)    = +/-0 Hz
# freq acq (actual) = +/-0 Hz
# freq resolution   = 9990 Hz
# KG        = 8
# NKG       = 1
# ntau_zone = 25
# NF        = 1
# wr_depth  = 8192
# 
# get_f_prestore
# Need 0.576000 ms real time to facq
# code_step = 0x00200000
# code_init = 0x00000000
# psp_init, SignType=17
# time to facq: 0.576ms
# successfully run
#    2 | tau =    381 | freq =    0 | R = 110889
# res_freq = 0
# ram update successfully complete
# facq_run
# get_f_prestore
# compute_params
# freq_prestore     = 20460000.000000 Hz
# KG_ms (set)       = 0.100000 ms
# KG_ms (actual)    = 0.100098 ms
# tau acq (set)     = 0.300000 ms
# tau acq (actual)  = 0.312805 ms
# freq acq (set)    = +/-0 Hz
# freq acq (actual) = +/-0 Hz
# freq resolution   = 9990 Hz
# KG        = 8
# NKG       = 1
# ntau_zone = 25
# NF        = 1
# wr_depth  = 8192
# 
# get_f_prestore
# Need 0.576000 ms real time to facq
# code_step = 0x00200000
# code_init = 0x00000000
# psp_init, SignType=17
# time to facq: 0.576ms
# successfully run
# End time: 15:36:41 on Mar 06,2024, Elapsed time: 0:29:51
# Errors: 1, Warnings: 15
