<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Member List
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XIOModule_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#6e4eee99f937d0c93b6bc457f89dc04c">AckBeforeService</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#2fac08c24c8373333b9f2a62008c62f3">BaseAddress</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a1087854634f7d3de6892178d641b043">BaseVector</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#7ef9ce08df995dd52f55e9ed6644ea1d">BaudRate</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#d0263c6cf0769cabc86cfe88226d204b">DeviceId</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#205f311589e6d32e735d688dc2f9c20f">FastIntr</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#9d90bb61fa3cba3706f583bbd364d219">GpoInit</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#43e4e46a9e0984e4f5c77cb0d3513ebf">HandlerTable</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#9754fc15a38f58d334ec09694d23152c">InputClockHz</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#2142a2a1035924b3573598e9fe44eb2f">IoBaseAddress</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#dae8ace18bdcbcc6ae5aece263e14fe8">Options</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#6923fb5f1646de89f8d54872d2e821bc">PitMask</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#496d4b6ec956a1c42545baa81ac05129">PitPrescaler</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#07ad4f8e281160a759ce27a0c503795e">PitReadable</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#9dbbf8a5be6d5ab680ebb259e1086eb3">PitSize</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a1cad0a286f90abcfcd5e0a50c7faab7">PitUsed</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
</table>Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
