Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c1c2659ba5c54d72a60fa28bc3102429 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ARM_SigleCycle_SoC_tb_behav xil_defaultlib.ARM_SigleCycle_SoC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'i_Mux_Src0' [F:/vivado/arm/src/rtl/ARM_SingleCycle_DataPath.sv:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'o_Mux_out' [F:/vivado/arm/src/rtl/ARM_SingleCycle_DataPath.sv:80]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'i_Mux_Src0' [F:/vivado/arm/src/rtl/ARM_SingleCycle_DataPath.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'o_Mux_out' [F:/vivado/arm/src/rtl/ARM_SingleCycle_DataPath.sv:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
