###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        55562   # Number of WRITE/WRITEP commands
num_reads_done                 =      1285229   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       988555   # Number of read row buffer hits
num_read_cmds                  =      1285218   # Number of READ/READP commands
num_writes_done                =        55562   # Number of read requests issued
num_write_row_hits             =        33560   # Number of write row buffer hits
num_act_cmds                   =       320438   # Number of ACT commands
num_pre_cmds                   =       320409   # Number of PRE commands
num_ondemand_pres              =       296585   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471798   # Cyles of rank active rank.0
rank_active_cycles.1           =      9254958   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528202   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       745042   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1265603   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25902   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11057   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4160   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4203   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4360   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1449   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1015   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          785   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21144   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           49   # Write cmd latency (cycles)
write_latency[120-139]         =           70   # Write cmd latency (cycles)
write_latency[140-159]         =          114   # Write cmd latency (cycles)
write_latency[160-179]         =          212   # Write cmd latency (cycles)
write_latency[180-199]         =          331   # Write cmd latency (cycles)
write_latency[200-]            =        54725   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       313304   # Read request latency (cycles)
read_latency[40-59]            =       125716   # Read request latency (cycles)
read_latency[60-79]            =       140699   # Read request latency (cycles)
read_latency[80-99]            =        85078   # Read request latency (cycles)
read_latency[100-119]          =        70529   # Read request latency (cycles)
read_latency[120-139]          =        66814   # Read request latency (cycles)
read_latency[140-159]          =        53347   # Read request latency (cycles)
read_latency[160-179]          =        45397   # Read request latency (cycles)
read_latency[180-199]          =        39170   # Read request latency (cycles)
read_latency[200-]             =       345164   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.77366e+08   # Write energy
read_energy                    =    5.182e+09   # Read energy
act_energy                     =  8.76718e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53537e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5762e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9104e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77509e+09   # Active standby energy rank.1
average_read_latency           =      179.496   # Average read request latency (cycles)
average_interarrival           =      7.45813   # Average request interarrival latency (cycles)
total_energy                   =  1.93374e+10   # Total energy (pJ)
average_power                  =      1933.74   # Average power (mW)
average_bandwidth              =      11.4414   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        50529   # Number of WRITE/WRITEP commands
num_reads_done                 =      1234248   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1000491   # Number of read row buffer hits
num_read_cmds                  =      1234244   # Number of READ/READP commands
num_writes_done                =        50533   # Number of read requests issued
num_write_row_hits             =        30866   # Number of write row buffer hits
num_act_cmds                   =       254784   # Number of ACT commands
num_pre_cmds                   =       254754   # Number of PRE commands
num_ondemand_pres              =       230642   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9391625   # Cyles of rank active rank.0
rank_active_cycles.1           =      9358763   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       608375   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       641237   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1205924   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27937   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11488   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4647   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4308   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4572   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1581   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1051   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1218   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          824   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21231   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           46   # Write cmd latency (cycles)
write_latency[100-119]         =           87   # Write cmd latency (cycles)
write_latency[120-139]         =          122   # Write cmd latency (cycles)
write_latency[140-159]         =          204   # Write cmd latency (cycles)
write_latency[160-179]         =          361   # Write cmd latency (cycles)
write_latency[180-199]         =          489   # Write cmd latency (cycles)
write_latency[200-]            =        49191   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       374528   # Read request latency (cycles)
read_latency[40-59]            =       142765   # Read request latency (cycles)
read_latency[60-79]            =       139856   # Read request latency (cycles)
read_latency[80-99]            =        82803   # Read request latency (cycles)
read_latency[100-119]          =        66619   # Read request latency (cycles)
read_latency[120-139]          =        59563   # Read request latency (cycles)
read_latency[140-159]          =        46004   # Read request latency (cycles)
read_latency[160-179]          =        38008   # Read request latency (cycles)
read_latency[180-199]          =        31718   # Read request latency (cycles)
read_latency[200-]             =       252380   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.52241e+08   # Write energy
read_energy                    =  4.97647e+09   # Read energy
act_energy                     =  6.97089e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9202e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.07794e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86037e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83987e+09   # Active standby energy rank.1
average_read_latency           =      150.416   # Average read request latency (cycles)
average_interarrival           =      7.78326   # Average request interarrival latency (cycles)
total_energy                   =  1.89305e+10   # Total energy (pJ)
average_power                  =      1893.05   # Average power (mW)
average_bandwidth              =      10.9635   # Average bandwidth
