--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    4.314|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.025|
SW<0>          |L<1>           |   14.863|
SW<0>          |L<2>           |   15.525|
SW<0>          |L<3>           |   14.306|
SW<0>          |L<4>           |   17.140|
SW<0>          |L<5>           |   14.358|
SW<0>          |L<6>           |   15.746|
SW<0>          |L<7>           |   16.150|
SW<0>          |L<8>           |   16.025|
SW<0>          |L<9>           |   17.050|
SW<0>          |L<10>          |   14.986|
SW<0>          |L<11>          |   14.716|
SW<0>          |L<12>          |   15.680|
SW<0>          |L<13>          |   15.211|
SW<0>          |L<14>          |   13.914|
SW<0>          |L<15>          |   15.880|
SW<1>          |L<0>           |   14.401|
SW<1>          |L<1>           |   14.525|
SW<1>          |L<2>           |   15.627|
SW<1>          |L<3>           |   15.173|
SW<1>          |L<4>           |   16.384|
SW<1>          |L<5>           |   13.507|
SW<1>          |L<6>           |   14.899|
SW<1>          |L<7>           |   15.542|
SW<1>          |L<8>           |   16.160|
SW<1>          |L<9>           |   16.769|
SW<1>          |L<10>          |   14.015|
SW<1>          |L<11>          |   14.912|
SW<1>          |L<12>          |   16.135|
SW<1>          |L<13>          |   15.426|
SW<1>          |L<14>          |   14.489|
SW<1>          |L<15>          |   15.425|
SW<2>          |L<0>           |   13.425|
SW<2>          |L<1>           |   13.758|
SW<2>          |L<2>           |   14.720|
SW<2>          |L<3>           |   13.195|
SW<2>          |L<4>           |   15.551|
SW<2>          |L<5>           |   13.059|
SW<2>          |L<6>           |   14.355|
SW<2>          |L<7>           |   14.424|
SW<2>          |L<8>           |   15.151|
SW<2>          |L<9>           |   15.526|
SW<2>          |L<10>          |   13.867|
SW<2>          |L<11>          |   13.439|
SW<2>          |L<12>          |   14.793|
SW<2>          |L<13>          |   14.310|
SW<2>          |L<14>          |   13.792|
SW<2>          |L<15>          |   15.013|
SW<12>         |L<0>           |   14.470|
SW<12>         |L<1>           |   14.534|
SW<12>         |L<2>           |   14.453|
SW<12>         |L<3>           |   13.168|
SW<12>         |L<4>           |   14.796|
SW<12>         |L<5>           |   11.210|
SW<12>         |L<6>           |   11.662|
SW<12>         |L<7>           |   12.385|
SW<12>         |L<8>           |   14.038|
SW<12>         |L<9>           |   14.883|
SW<12>         |L<10>          |   11.618|
SW<12>         |L<11>          |   12.142|
SW<12>         |L<12>          |   12.710|
SW<12>         |L<13>          |   14.124|
SW<12>         |L<14>          |   12.574|
SW<12>         |L<15>          |   12.897|
SW<13>         |L<0>           |   13.745|
SW<13>         |L<1>           |   13.316|
SW<13>         |L<2>           |   14.215|
SW<13>         |L<3>           |   12.693|
SW<13>         |L<4>           |   12.551|
SW<13>         |L<5>           |   10.662|
SW<13>         |L<6>           |   11.350|
SW<13>         |L<7>           |   12.071|
SW<13>         |L<8>           |   12.882|
SW<13>         |L<9>           |   13.365|
SW<13>         |L<10>          |   11.305|
SW<13>         |L<11>          |   13.179|
SW<13>         |L<12>          |   12.621|
SW<13>         |L<13>          |   14.682|
SW<13>         |L<14>          |   12.806|
SW<13>         |L<15>          |   13.617|
SW<14>         |L<0>           |   13.033|
SW<14>         |L<1>           |   13.352|
SW<14>         |L<2>           |   13.749|
SW<14>         |L<3>           |   13.190|
SW<14>         |L<4>           |   13.472|
SW<14>         |L<5>           |   10.733|
SW<14>         |L<6>           |   10.929|
SW<14>         |L<7>           |   12.721|
SW<14>         |L<8>           |   13.409|
SW<14>         |L<9>           |   12.796|
SW<14>         |L<10>          |   11.809|
SW<14>         |L<11>          |   13.643|
SW<14>         |L<12>          |   14.037|
SW<14>         |L<13>          |   12.916|
SW<14>         |L<14>          |   13.037|
SW<14>         |L<15>          |   13.839|
SW<15>         |L<0>           |    9.609|
SW<15>         |L<1>           |    9.824|
SW<15>         |L<2>           |   10.245|
SW<15>         |L<3>           |   11.985|
SW<15>         |L<4>           |   10.048|
SW<15>         |L<5>           |    9.330|
SW<15>         |L<6>           |    9.899|
SW<15>         |L<7>           |   11.614|
SW<15>         |L<8>           |   11.282|
SW<15>         |L<9>           |   11.002|
SW<15>         |L<10>          |   10.612|
SW<15>         |L<11>          |   11.840|
SW<15>         |L<12>          |   10.915|
SW<15>         |L<13>          |   10.334|
SW<15>         |L<14>          |   12.075|
SW<15>         |L<15>          |   12.539|
---------------+---------------+---------+


Analysis completed Sun Dec 07 20:22:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



