{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 09:56:03 2016 " "Info: Processing started: Tue Nov 22 09:56:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cache -c Cache --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cache -c Cache --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 register Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\] 102.19 MHz 9.786 ns Internal " "Info: Clock \"clk\" has Internal fmax of 102.19 MHz between source memory \"Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (period= 9.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.791 ns + Longest memory register " "Info: + Longest memory to register delay is 4.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y15; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|q_a\[8\] 2 MEM M4K_X20_Y15 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|q_a\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.154 ns) 2.984 ns Memory:inst1\|lpm_ram_io:inst\|datatri\[8\]~3 3 COMB LCCOMB_X14_Y16_N26 3 " "Info: 3: + IC(0.980 ns) + CELL(0.154 ns) = 2.984 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 3; COMB Node = 'Memory:inst1\|lpm_ram_io:inst\|datatri\[8\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] Memory:inst1|lpm_ram_io:inst|datatri[8]~3 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 3.260 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~23DUPLICATE 4 COMB LCCOMB_X14_Y16_N4 17 " "Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 3.260 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 17; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~23DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Memory:inst1|lpm_ram_io:inst|datatri[8]~3 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.309 ns) 4.791 ns Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\] 5 REG LCFF_X19_Y19_N13 1 " "Info: 5: + IC(1.222 ns) + CELL(0.309 ns) = 4.791 ns; Loc. = LCFF_X19_Y19_N13; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.366 ns ( 49.38 % ) " "Info: Total cell delay = 2.366 ns ( 49.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.425 ns ( 50.62 % ) " "Info: Total interconnect delay = 2.425 ns ( 50.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] Memory:inst1|lpm_ram_io:inst|datatri[8]~3 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] {} Memory:inst1|lpm_ram_io:inst|datatri[8]~3 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.980ns 0.223ns 1.222ns } { 0.000ns 1.850ns 0.154ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.124 ns - Smallest " "Info: - Smallest clock skew is 0.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X19_Y19_N13 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y19_N13; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.334 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.481 ns) 2.334 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y15 12 " "Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.20 % ) " "Info: Total cell delay = 1.335 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 42.80 % ) " "Info: Total interconnect delay = 0.999 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] Memory:inst1|lpm_ram_io:inst|datatri[8]~3 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[8] {} Memory:inst1|lpm_ram_io:inst|datatri[8]~3 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23DUPLICATE {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.980ns 0.223ns 1.222ns } { 0.000ns 1.850ns 0.154ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\] address\[7\] clk 10.444 ns register " "Info: tsu for register \"Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"address\[7\]\", clock pin = \"clk\") is 10.444 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.820 ns + Longest pin register " "Info: + Longest pin to register delay is 12.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns address\[7\] 1 PIN PIN_J15 18 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_J15; Fanout = 18; PIN Node = 'address\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -128 40 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.994 ns) + CELL(0.272 ns) 6.073 ns Cache:inst\|teg_comparator:inst24\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X11_Y13_N24 13 " "Info: 2: + IC(4.994 ns) + CELL(0.272 ns) = 6.073 ns; Loc. = LCCOMB_X11_Y13_N24; Fanout = 13; COMB Node = 'Cache:inst\|teg_comparator:inst24\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.266 ns" { address[7] Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.154 ns) 7.300 ns Cache:inst\|inst151~0 3 COMB LCCOMB_X19_Y16_N0 16 " "Info: 3: + IC(1.073 ns) + CELL(0.154 ns) = 7.300 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 16; COMB Node = 'Cache:inst\|inst151~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Cache:inst|inst151~0 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Cache.bdf" { { -824 976 1040 -680 "inst151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.346 ns) 7.938 ns Cache:inst\|inst151~2 4 COMB LCCOMB_X19_Y16_N20 23 " "Info: 4: + IC(0.292 ns) + CELL(0.346 ns) = 7.938 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 23; COMB Node = 'Cache:inst\|inst151~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { Cache:inst|inst151~0 Cache:inst|inst151~2 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Cache.bdf" { { -824 976 1040 -680 "inst151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.272 ns) 9.184 ns Cache:inst\|offset_decoder:inst33\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~2 5 COMB LCCOMB_X15_Y13_N0 8 " "Info: 5: + IC(0.974 ns) + CELL(0.272 ns) = 9.184 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 8; COMB Node = 'Cache:inst\|offset_decoder:inst33\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { Cache:inst|inst151~2 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.378 ns) 10.979 ns Cache:inst\|inst82 6 COMB LCCOMB_X19_Y19_N24 12 " "Info: 6: + IC(1.417 ns) + CELL(0.378 ns) = 10.979 ns; Loc. = LCCOMB_X19_Y19_N24; Fanout = 12; COMB Node = 'Cache:inst\|inst82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 Cache:inst|inst82 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Cache.bdf" { { -312 1872 1936 -264 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.746 ns) 12.820 ns Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\] 7 REG LCFF_X17_Y14_N17 1 " "Info: 7: + IC(1.095 ns) + CELL(0.746 ns) = 12.820 ns; Loc. = LCFF_X17_Y14_N17; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { Cache:inst|inst82 Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.975 ns ( 23.21 % ) " "Info: Total cell delay = 2.975 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.845 ns ( 76.79 % ) " "Info: Total interconnect delay = 9.845 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.820 ns" { address[7] Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Cache:inst|inst151~0 Cache:inst|inst151~2 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 Cache:inst|inst82 Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.820 ns" { address[7] {} address[7]~combout {} Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Cache:inst|inst151~0 {} Cache:inst|inst151~2 {} Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 {} Cache:inst|inst82 {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.994ns 1.073ns 0.292ns 0.974ns 1.417ns 1.095ns } { 0.000ns 0.807ns 0.272ns 0.154ns 0.346ns 0.272ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.466 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X17_Y14_N17 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X17_Y14_N17; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst81\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.820 ns" { address[7] Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Cache:inst|inst151~0 Cache:inst|inst151~2 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 Cache:inst|inst82 Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.820 ns" { address[7] {} address[7]~combout {} Cache:inst|teg_comparator:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Cache:inst|inst151~0 {} Cache:inst|inst151~2 {} Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 {} Cache:inst|inst82 {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.994ns 1.073ns 0.292ns 0.974ns 1.417ns 1.095ns } { 0.000ns 0.807ns 0.272ns 0.154ns 0.346ns 0.272ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst81|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[10\] Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] 11.015 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[10\]\" through register \"Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 11.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X10_Y16_N7 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.438 ns + Longest register pin " "Info: + Longest register to pin delay is 8.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X10_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.511 ns Cache:inst\|teg_comparator:inst28\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X10_Y16_N2 2 " "Info: 2: + IC(0.239 ns) + CELL(0.272 ns) = 0.511 ns; Loc. = LCCOMB_X10_Y16_N2; Fanout = 2; COMB Node = 'Cache:inst\|teg_comparator:inst28\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.228 ns) 1.324 ns Cache:inst\|teg_comparator:inst28\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X11_Y15_N10 12 " "Info: 3: + IC(0.585 ns) + CELL(0.228 ns) = 1.324 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 12; COMB Node = 'Cache:inst\|teg_comparator:inst28\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.272 ns) 2.878 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[10\]~16 4 COMB LCCOMB_X19_Y19_N8 1 " "Info: 4: + IC(1.282 ns) + CELL(0.272 ns) = 2.878 ns; Loc. = LCCOMB_X19_Y19_N8; Fanout = 1; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.272 ns) 4.095 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[10\]~17 5 COMB LCCOMB_X18_Y16_N10 33 " "Info: 5: + IC(0.945 ns) + CELL(0.272 ns) = 4.095 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 33; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(2.144 ns) 8.438 ns data\[10\] 6 PIN PIN_L20 0 " "Info: 6: + IC(2.199 ns) + CELL(2.144 ns) = 8.438 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'data\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 data[10] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 264 840 1016 280 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 37.78 % ) " "Info: Total cell delay = 3.188 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.250 ns ( 62.22 % ) " "Info: Total interconnect delay = 5.250 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.438 ns" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 data[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.438 ns" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] {} Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 {} data[10] {} } { 0.000ns 0.239ns 0.585ns 1.282ns 0.945ns 2.199ns } { 0.000ns 0.272ns 0.228ns 0.272ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.438 ns" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 data[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.438 ns" { Cache:inst|teg_dff:inst13|lpm_ff:lpm_ff_component|dffs[0] {} Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Cache:inst|teg_comparator:inst28|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~16 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[10]~17 {} data[10] {} } { 0.000ns 0.239ns 0.585ns 1.282ns 0.945ns 2.199ns } { 0.000ns 0.272ns 0.228ns 0.272ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[2\] data\[8\] 13.829 ns Longest " "Info: Longest tpd from source pin \"address\[2\]\" to destination pin \"data\[8\]\" is 13.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns address\[2\] 1 PIN PIN_K22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K22; Fanout = 18; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -128 40 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.706 ns) + CELL(0.378 ns) 5.904 ns Cache:inst\|teg_comparator:inst25\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X15_Y15_N12 13 " "Info: 2: + IC(4.706 ns) + CELL(0.378 ns) = 5.904 ns; Loc. = LCCOMB_X15_Y15_N12; Fanout = 13; COMB Node = 'Cache:inst\|teg_comparator:inst25\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { address[2] Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.378 ns) 7.459 ns Cache:inst\|data_bustri:inst108\|lpm_bustri:lpm_bustri_component\|dout\[8\]~3 3 COMB LCCOMB_X18_Y19_N8 1 " "Info: 3: + IC(1.177 ns) + CELL(0.378 ns) = 7.459 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'Cache:inst\|data_bustri:inst108\|lpm_bustri:lpm_bustri_component\|dout\[8\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|data_bustri:inst108|lpm_bustri:lpm_bustri_component|dout[8]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.272 ns) 8.859 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~22 4 COMB LCCOMB_X19_Y14_N22 2 " "Info: 4: + IC(1.128 ns) + CELL(0.272 ns) = 8.859 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 2; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Cache:inst|data_bustri:inst108|lpm_bustri:lpm_bustri_component|dout[8]~3 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.154 ns) 9.804 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~23 5 COMB LCCOMB_X14_Y16_N6 16 " "Info: 5: + IC(0.791 ns) + CELL(0.154 ns) = 9.804 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 16; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~22 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(2.104 ns) 13.829 ns data\[8\] 6 PIN PIN_L8 0 " "Info: 6: + IC(1.921 ns) + CELL(2.104 ns) = 13.829 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'data\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23 data[8] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 264 840 1016 280 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.106 ns ( 29.69 % ) " "Info: Total cell delay = 4.106 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.723 ns ( 70.31 % ) " "Info: Total interconnect delay = 9.723 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.829 ns" { address[2] Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|data_bustri:inst108|lpm_bustri:lpm_bustri_component|dout[8]~3 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~22 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23 data[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.829 ns" { address[2] {} address[2]~combout {} Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Cache:inst|data_bustri:inst108|lpm_bustri:lpm_bustri_component|dout[8]~3 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~22 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~23 {} data[8] {} } { 0.000ns 0.000ns 4.706ns 1.177ns 1.128ns 0.791ns 1.921ns } { 0.000ns 0.820ns 0.378ns 0.378ns 0.272ns 0.154ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] address\[5\] clk -2.437 ns register " "Info: th for register \"Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"address\[5\]\", clock pin = \"clk\") is -2.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -128 40 128 "clk" "" } { 120 536 576 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X10_Y16_N19 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.069 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns address\[5\] 1 PIN PIN_L16 18 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L16; Fanout = 18; PIN Node = 'address\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -128 40 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.980 ns) + CELL(0.309 ns) 5.069 ns Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X10_Y16_N19 1 " "Info: 2: + IC(3.980 ns) + CELL(0.309 ns) = 5.069 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.289 ns" { address[5] Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 21.48 % ) " "Info: Total cell delay = 1.089 ns ( 21.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.980 ns ( 78.52 % ) " "Info: Total interconnect delay = 3.980 ns ( 78.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { address[5] Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { address[5] {} address[5]~combout {} Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.980ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { address[5] Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { address[5] {} address[5]~combout {} Cache:inst|teg_dff:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.980ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 09:56:04 2016 " "Info: Processing ended: Tue Nov 22 09:56:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
