entity D_FlipFlop is 
 Port ( clk,d : in STD_LOGIC; 
 q : out STD_LOGIC); 
end D_FlipFlop;
architecture Behavioral of D_FlipFlop is 
begin 
process(clk) 
begin 
 if(rising_edge (clk))then
 q<=d; 
end if;
end process; 
end Behavioral;
