{
	"route__net": 3352,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1447,
	"route__wirelength__iter:1": 80008,
	"route__drc_errors__iter:2": 837,
	"route__wirelength__iter:2": 79389,
	"route__drc_errors__iter:3": 740,
	"route__wirelength__iter:3": 79267,
	"route__drc_errors__iter:4": 115,
	"route__wirelength__iter:4": 79174,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 79142,
	"route__drc_errors": 0,
	"route__wirelength": 79142,
	"route__vias": 23416,
	"route__vias__singlecut": 23416,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 68769.9,
	"design__core__area": 60132.7,
	"design__instance__count": 4155,
	"design__instance__area": 26506.7,
	"design__instance__count__stdcell": 4155,
	"design__instance__area__stdcell": 26506.7,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.440803,
	"design__instance__utilization__stdcell": 0.440803,
	"design__instance__count__class:fill_cell": 180,
	"design__instance__count__class:tap_cell": 828,
	"design__instance__count__class:antenna_cell": 8,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 320,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2911,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}