/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  reg [20:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  reg [5:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [18:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_60z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_10z);
  assign celloutsig_0_21z = ~in_data[63];
  assign celloutsig_0_23z = ~celloutsig_0_7z;
  assign celloutsig_1_11z = ~((celloutsig_1_9z | in_data[122]) & celloutsig_1_10z);
  assign celloutsig_0_17z = ~((celloutsig_0_6z[2] | celloutsig_0_11z[7]) & (celloutsig_0_14z[17] | celloutsig_0_9z));
  assign celloutsig_0_79z = celloutsig_0_44z | celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[190] | in_data[114];
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[151];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[191];
  assign celloutsig_1_7z = in_data[188] | celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_8z[1] | celloutsig_1_7z;
  assign celloutsig_1_13z = celloutsig_1_8z[0] ^ celloutsig_1_10z;
  assign celloutsig_0_3z = celloutsig_0_0z[8] ^ celloutsig_0_0z[2];
  assign celloutsig_0_44z = ~(celloutsig_0_16z[2] ^ celloutsig_0_17z);
  assign celloutsig_1_6z = ~(in_data[170] ^ celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z[1] ^ celloutsig_1_5z[0]);
  assign celloutsig_0_10z = { celloutsig_0_2z[12:8], celloutsig_0_1z } & celloutsig_0_8z[5:0];
  assign celloutsig_0_5z = celloutsig_0_1z == celloutsig_0_4z[0];
  assign celloutsig_0_7z = { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[10:3], celloutsig_0_2z };
  assign celloutsig_0_26z = ! { celloutsig_0_16z[2], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_50z = celloutsig_0_35z[9:2] % { 1'h1, celloutsig_0_14z[3], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_45z };
  assign celloutsig_1_5z = { in_data[118:116], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_5z[3], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z } % { 1'h1, celloutsig_1_8z[2:0] };
  assign celloutsig_0_16z = celloutsig_0_4z[10:8] % { 1'h1, celloutsig_0_10z[4:3] };
  assign celloutsig_0_2z = { in_data[68:65], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[7:5], celloutsig_0_0z[8:1], in_data[0] };
  assign celloutsig_1_3z = { in_data[103:99], celloutsig_1_1z } != { in_data[102:98], celloutsig_1_0z };
  assign celloutsig_0_4z = - { celloutsig_0_0z[7:2], celloutsig_0_2z };
  assign celloutsig_1_8z = - { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_35z = ~ celloutsig_0_4z[18:2];
  assign celloutsig_0_11z = ~ { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = | { celloutsig_0_4z[4:0], in_data[81:73] };
  assign celloutsig_1_15z = | { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = | in_data[81:73];
  assign celloutsig_0_0z = in_data[58:50] - in_data[28:20];
  assign celloutsig_0_45z = ~((celloutsig_0_5z & celloutsig_0_17z) | celloutsig_0_21z);
  assign celloutsig_0_78z = ~((celloutsig_0_60z[1] & celloutsig_0_23z) | celloutsig_0_50z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_3z & celloutsig_0_6z[2]) | celloutsig_0_4z[6]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_2z[10:8];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_60z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_60z = { celloutsig_0_14z[19], celloutsig_0_28z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_0z;
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_12z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_12z = celloutsig_0_10z[3:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_14z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_12z[1:0], celloutsig_0_11z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_28z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_28z = { celloutsig_0_14z[8:6], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_17z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
