TimeQuest Timing Analyzer report for GSensor
Sun Apr 19 10:43:14 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK50'
 34. Slow 1200mV 0C Model Hold: 'CLOCK50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'CLOCK50'
 53. Fast 1200mV 0C Model Hold: 'CLOCK50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; GSensor.out.sdc ; OK     ; Sun Apr 19 10:43:10 2015 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK50    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.35 MHz ; 57.35 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLOCK50 ; 2.564 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 0.298 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; CLOCK50 ; 15.198 ; 0.000               ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; CLOCK50 ; 3.263 ; 0.000               ;
+---------+-------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; CLOCK50 ; 9.483 ; 0.000                           ;
+---------+-------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK50'                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 2.564  ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.164     ; 5.272      ;
; 2.849  ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.164     ; 4.987      ;
; 3.289  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.155     ; 4.556      ;
; 3.334  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.164     ; 4.502      ;
; 3.570  ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.164     ; 4.266      ;
; 4.069  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.908     ;
; 4.217  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.760     ;
; 4.430  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 15.508     ;
; 4.474  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.503     ;
; 4.477  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.500     ;
; 4.478  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.499     ;
; 4.658  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 15.280     ;
; 4.664  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.313     ;
; 4.690  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.287     ;
; 4.694  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 15.244     ;
; 4.765  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 15.187     ;
; 4.822  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 15.142     ;
; 4.894  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 15.044     ;
; 4.958  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 15.006     ;
; 4.962  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 14.990     ;
; 4.970  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.994     ;
; 4.974  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 15.003     ;
; 5.053  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 14.924     ;
; 5.055  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 14.922     ;
; 5.078  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 14.874     ;
; 5.097  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 14.855     ;
; 5.106  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.858     ;
; 5.160  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 14.792     ;
; 5.183  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.742     ;
; 5.227  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.737     ;
; 5.230  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.734     ;
; 5.231  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.733     ;
; 5.306  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.038     ; 14.671     ;
; 5.319  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.606     ;
; 5.326  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 14.626     ;
; 5.327  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 14.611     ;
; 5.363  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.601     ;
; 5.366  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.598     ;
; 5.367  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.597     ;
; 5.411  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.514     ;
; 5.417  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.547     ;
; 5.443  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.521     ;
; 5.447  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.478     ;
; 5.518  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.421     ;
; 5.547  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.378     ;
; 5.553  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.411     ;
; 5.579  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.385     ;
; 5.583  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.342     ;
; 5.647  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.278     ;
; 5.654  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.285     ;
; 5.715  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.224     ;
; 5.727  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.237     ;
; 5.783  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 14.142     ;
; 5.806  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.158     ;
; 5.808  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.156     ;
; 5.831  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.108     ;
; 5.850  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.089     ;
; 5.851  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.088     ;
; 5.863  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.101     ;
; 5.913  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 14.026     ;
; 5.942  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.022     ;
; 5.944  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 14.020     ;
; 5.967  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 13.972     ;
; 5.986  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 13.953     ;
; 6.049  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 13.890     ;
; 6.059  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 13.905     ;
; 6.079  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 13.860     ;
; 6.080  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 13.845     ;
; 6.195  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.051     ; 13.769     ;
; 6.215  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 13.724     ;
; 6.216  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 13.709     ;
; 6.828  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 13.138     ;
; 6.892  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 13.074     ;
; 6.925  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 13.041     ;
; 7.177  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 12.789     ;
; 7.581  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.372     ;
; 7.584  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 12.382     ;
; 7.645  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.308     ;
; 7.678  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.275     ;
; 7.717  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.236     ;
; 7.781  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.172     ;
; 7.814  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.139     ;
; 7.930  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.023     ;
; 8.062  ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 11.904     ;
; 8.066  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.887     ;
; 8.164  ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.049     ; 11.802     ;
; 8.337  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.616     ;
; 8.473  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.480     ;
; 8.869  ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.084     ;
; 8.971  ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 10.982     ;
; 9.042  ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 10.911     ;
; 9.145  ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 10.808     ;
; 9.157  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.354     ; 10.504     ;
; 9.331  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.609     ;
; 9.499  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.441     ;
; 9.508  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 10.445     ;
; 9.910  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.367     ; 9.738      ;
; 9.917  ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 10.022     ;
; 9.954  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.362     ; 9.699      ;
; 10.046 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.367     ; 9.602      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK50'                                                                                                                                                                                                            ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; vga:u_vga|data_a_roc[250]        ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.384      ; 0.869      ;
; 0.326 ; vga:u_vga|address_b_sub[2]       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.382      ; 0.895      ;
; 0.337 ; vga:u_vga|address_a_sub[1]       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.377      ; 0.901      ;
; 0.353 ; vga:u_vga|address_a_sub[1]       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.377      ; 0.917      ;
; 0.357 ; vga:u_vga|rd_en_b_sub            ; vga:u_vga|rd_en_b_sub                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[12]         ; vga:u_vga|submarines[12]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[14]         ; vga:u_vga|submarines[14]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[13]         ; vga:u_vga|submarines[13]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[15]         ; vga:u_vga|submarines[15]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[10]              ; vga:u_vga|v_cnt[10]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[9]               ; vga:u_vga|v_cnt[9]                                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[48]     ; vga:u_vga|second_row_roc[48]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[59]     ; vga:u_vga|second_row_roc[59]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[41]     ; vga:u_vga|second_row_roc[41]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[57]     ; vga:u_vga|second_row_roc[57]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[9]      ; vga:u_vga|second_row_roc[9]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[25]     ; vga:u_vga|second_row_roc[25]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[3]      ; vga:u_vga|second_row_roc[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[35]     ; vga:u_vga|second_row_roc[35]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_roc[19]     ; vga:u_vga|second_row_roc[19]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[138]        ; vga:u_vga|data_a_roc[138]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[138] ; vga:u_vga|tmp_read_data_roc[138]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[178]        ; vga:u_vga|data_a_roc[178]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_data_roc[50]     ; vga:u_vga|first_data_roc[50]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[178] ; vga:u_vga|tmp_read_data_roc[178]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[130]        ; vga:u_vga|data_a_roc[130]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[130] ; vga:u_vga|tmp_read_data_roc[130]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[131]        ; vga:u_vga|data_a_roc[131]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[131] ; vga:u_vga|tmp_read_data_roc[131]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[139]        ; vga:u_vga|data_a_roc[139]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[139] ; vga:u_vga|tmp_read_data_roc[139]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[160]        ; vga:u_vga|data_a_roc[160]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[160] ; vga:u_vga|tmp_read_data_roc[160]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[168]        ; vga:u_vga|data_a_roc[168]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[168] ; vga:u_vga|tmp_read_data_roc[168]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[170]        ; vga:u_vga|data_a_roc[170]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[170] ; vga:u_vga|tmp_read_data_roc[170]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[161]        ; vga:u_vga|data_a_roc[161]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[161] ; vga:u_vga|tmp_read_data_roc[161]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[163]        ; vga:u_vga|data_a_roc[163]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[169]        ; vga:u_vga|data_a_roc[169]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[169] ; vga:u_vga|tmp_read_data_roc[169]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[15]         ; vga:u_vga|data_a_roc[15]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[15]    ; vga:u_vga|second_data_roc[15]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[15]  ; vga:u_vga|tmp_read_data_roc[15]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[7]          ; vga:u_vga|data_a_roc[7]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[7]     ; vga:u_vga|second_data_roc[7]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[10]         ; vga:u_vga|data_a_roc[10]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[13]         ; vga:u_vga|data_a_roc[13]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[13]    ; vga:u_vga|second_data_roc[13]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[13]  ; vga:u_vga|tmp_read_data_roc[13]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[26]         ; vga:u_vga|data_a_roc[26]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[26]  ; vga:u_vga|tmp_read_data_roc[26]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[47]  ; vga:u_vga|tmp_read_data_roc[47]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[8]          ; vga:u_vga|data_a_roc[8]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[34]         ; vga:u_vga|data_a_roc[34]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[34]    ; vga:u_vga|second_data_roc[34]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[34]  ; vga:u_vga|tmp_read_data_roc[34]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[59]         ; vga:u_vga|data_a_roc[59]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[59]    ; vga:u_vga|second_data_roc[59]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[59]  ; vga:u_vga|tmp_read_data_roc[59]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[14]         ; vga:u_vga|data_a_roc[14]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[14]    ; vga:u_vga|second_data_roc[14]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[14]  ; vga:u_vga|tmp_read_data_roc[14]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[35]         ; vga:u_vga|data_a_roc[35]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[35]    ; vga:u_vga|second_data_roc[35]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[35]  ; vga:u_vga|tmp_read_data_roc[35]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[51]         ; vga:u_vga|data_a_roc[51]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[51]    ; vga:u_vga|second_data_roc[51]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[51]  ; vga:u_vga|tmp_read_data_roc[51]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[57]         ; vga:u_vga|data_a_roc[57]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[57]    ; vga:u_vga|second_data_roc[57]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[57]  ; vga:u_vga|tmp_read_data_roc[57]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[22]  ; vga:u_vga|tmp_read_data_roc[22]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[28]         ; vga:u_vga|data_a_roc[28]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[28]    ; vga:u_vga|second_data_roc[28]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_sub[6]   ; vga:u_vga|tmp_read_data_sub[6]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_sub[8]   ; vga:u_vga|tmp_read_data_sub[8]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_sub[5]   ; vga:u_vga|tmp_read_data_sub[5]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[44]  ; vga:u_vga|tmp_read_data_roc[44]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[65]         ; vga:u_vga|data_a_roc[65]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[65]    ; vga:u_vga|second_data_roc[65]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[65]  ; vga:u_vga|tmp_read_data_roc[65]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[79]         ; vga:u_vga|data_a_roc[79]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[79]    ; vga:u_vga|second_data_roc[79]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[79]  ; vga:u_vga|tmp_read_data_roc[79]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[90]         ; vga:u_vga|data_a_roc[90]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[90]    ; vga:u_vga|second_data_roc[90]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[90]  ; vga:u_vga|tmp_read_data_roc[90]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[94]         ; vga:u_vga|data_a_roc[94]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[94]    ; vga:u_vga|second_data_roc[94]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[94]  ; vga:u_vga|tmp_read_data_roc[94]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[96]         ; vga:u_vga|data_a_roc[96]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[96]    ; vga:u_vga|second_data_roc[96]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[96]  ; vga:u_vga|tmp_read_data_roc[96]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[97]         ; vga:u_vga|data_a_roc[97]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[97]    ; vga:u_vga|second_data_roc[97]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|tmp_read_data_roc[97]  ; vga:u_vga|tmp_read_data_roc[97]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|data_a_roc[101]        ; vga:u_vga|data_a_roc[101]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_data_roc[101]   ; vga:u_vga|second_data_roc[101]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK50'                                                                                                                                                        ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.198 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 2.465      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.464 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.350     ; 2.201      ;
; 15.681 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.352     ; 1.982      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
; 15.923 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.348     ; 1.744      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK50'                                                                                                                                                        ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.263 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.862     ; 1.558      ;
; 3.515 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.866     ; 1.806      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.708 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.863     ; 2.002      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
; 3.962 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.865     ; 2.254      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_address_reg0    ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_re_reg          ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_datain_reg0     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_re_reg          ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_we_reg          ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_address_reg0    ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_datain_reg0     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_re_reg          ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_we_reg          ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_datain_reg0     ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_datain_reg0     ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a132~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a132~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a15~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a15~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a167~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a167~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a3~portb_address_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a3~portb_re_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a5~portb_address_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a5~portb_re_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_datain_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_address_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_re_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_datain_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a6~portb_address_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a6~portb_re_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[128]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[133]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[135]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[138]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[141]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[143]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[148]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[149]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[150]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[151]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[156]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[157]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[158]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[159]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[165]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[166]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[172]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[173]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[176]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[178]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[181]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[184]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[186]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[189]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[202]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[203]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[206]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[207]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[218]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[219]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[222]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[223]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[235]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[239]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[251]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[255]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[128]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[133]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[135]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.283 ; 6.717 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 4.716 ; 5.295 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -4.607 ; -5.033 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -4.003 ; -4.568 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.742 ; 5.612 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 6.533 ; 6.433 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 9.501 ; 9.600 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 7.436 ; 7.410 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 6.415 ; 6.430 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 6.632 ; 6.666 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 7.122 ; 7.151 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 6.662 ; 6.711 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.900 ; 6.145 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.149 ; 5.027 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.319 ; 5.561 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 6.652 ; 6.752 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 7.176 ; 7.148 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 6.196 ; 6.208 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 6.405 ; 6.433 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 6.875 ; 6.899 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 6.434 ; 6.477 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.319 ; 5.561 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 6.497 ; 6.375 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.501 ; 5.379 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 6.379     ; 6.501     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.487     ; 5.609     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 59.71 MHz ; 59.71 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 3.251 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.288 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 15.761 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 2.903 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.484 ; 0.000                          ;
+---------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 3.251  ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.948     ; 4.801      ;
; 3.543  ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.948     ; 4.509      ;
; 3.979  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.942     ; 4.079      ;
; 4.001  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.948     ; 4.051      ;
; 4.209  ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.948     ; 3.843      ;
; 5.689  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 14.294     ;
; 5.821  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 14.162     ;
; 6.049  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.934     ;
; 6.069  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.914     ;
; 6.072  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.911     ;
; 6.087  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 13.862     ;
; 6.234  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.749     ;
; 6.266  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.717     ;
; 6.278  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 13.671     ;
; 6.312  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 13.637     ;
; 6.335  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.636     ;
; 6.369  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.590     ;
; 6.467  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.504     ;
; 6.479  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.492     ;
; 6.487  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 13.462     ;
; 6.522  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.461     ;
; 6.541  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.418     ;
; 6.589  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.394     ;
; 6.590  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.393     ;
; 6.611  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.360     ;
; 6.632  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.327     ;
; 6.645  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.314     ;
; 6.694  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.265     ;
; 6.695  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.276     ;
; 6.715  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.256     ;
; 6.718  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.253     ;
; 6.733  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 13.204     ;
; 6.813  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.032     ; 13.170     ;
; 6.837  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 13.112     ;
; 6.839  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.132     ;
; 6.849  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.056     ; 13.110     ;
; 6.859  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.112     ;
; 6.862  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.109     ;
; 6.877  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 13.060     ;
; 6.880  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.091     ;
; 6.912  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 13.059     ;
; 6.924  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 13.013     ;
; 6.958  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.979     ;
; 7.015  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.932     ;
; 7.024  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.947     ;
; 7.056  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.915     ;
; 7.068  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.869     ;
; 7.102  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.835     ;
; 7.133  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.804     ;
; 7.159  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.788     ;
; 7.168  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.803     ;
; 7.187  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.760     ;
; 7.235  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.736     ;
; 7.236  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.735     ;
; 7.277  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.660     ;
; 7.278  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.669     ;
; 7.291  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.656     ;
; 7.312  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.659     ;
; 7.331  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.616     ;
; 7.340  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.607     ;
; 7.379  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.592     ;
; 7.380  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.591     ;
; 7.422  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.525     ;
; 7.435  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.512     ;
; 7.459  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.512     ;
; 7.483  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.454     ;
; 7.484  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.463     ;
; 7.495  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.452     ;
; 7.603  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 12.368     ;
; 7.627  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 12.310     ;
; 7.639  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 12.308     ;
; 8.202  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 11.770     ;
; 8.268  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 11.704     ;
; 8.282  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 11.690     ;
; 8.506  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 11.466     ;
; 8.848  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.112     ;
; 8.863  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 11.109     ;
; 8.914  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.046     ;
; 8.928  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.032     ;
; 8.992  ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.968     ;
; 9.058  ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.902     ;
; 9.072  ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.888     ;
; 9.152  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.808     ;
; 9.295  ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 10.677     ;
; 9.296  ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.664     ;
; 9.408  ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.043     ; 10.564     ;
; 9.509  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.451     ;
; 9.653  ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.307     ;
; 10.008 ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 9.952      ;
; 10.136 ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 9.824      ;
; 10.152 ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 9.808      ;
; 10.265 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.316     ; 9.434      ;
; 10.280 ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 9.680      ;
; 10.357 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 9.591      ;
; 10.513 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 9.435      ;
; 10.552 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 9.408      ;
; 10.911 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.328     ; 8.776      ;
; 10.917 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 9.030      ;
; 11.000 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.325     ; 8.690      ;
; 11.033 ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.068     ; 8.914      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                         ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; vga:u_vga|data_a_roc[250]        ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.344      ; 0.801      ;
; 0.311 ; vga:u_vga|rd_en_b_sub            ; vga:u_vga|rd_en_b_sub                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[12]         ; vga:u_vga|submarines[12]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[14]         ; vga:u_vga|submarines[14]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[13]         ; vga:u_vga|submarines[13]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[15]         ; vga:u_vga|submarines[15]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|v_cnt[10]              ; vga:u_vga|v_cnt[10]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|v_cnt[9]               ; vga:u_vga|v_cnt[9]                                                                                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[183]        ; vga:u_vga|data_a_roc[183]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_data_roc[55]     ; vga:u_vga|first_data_roc[55]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[183] ; vga:u_vga|tmp_read_data_roc[183]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[191]        ; vga:u_vga|data_a_roc[191]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_data_roc[63]     ; vga:u_vga|first_data_roc[63]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[191] ; vga:u_vga|tmp_read_data_roc[191]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[144]        ; vga:u_vga|data_a_roc[144]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[144] ; vga:u_vga|tmp_read_data_roc[144]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[146]        ; vga:u_vga|data_a_roc[146]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[146] ; vga:u_vga|tmp_read_data_roc[146]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[152]        ; vga:u_vga|data_a_roc[152]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[152] ; vga:u_vga|tmp_read_data_roc[152]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[145]        ; vga:u_vga|data_a_roc[145]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[145] ; vga:u_vga|tmp_read_data_roc[145]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[147]        ; vga:u_vga|data_a_roc[147]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[147] ; vga:u_vga|tmp_read_data_roc[147]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[153]        ; vga:u_vga|data_a_roc[153]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[153] ; vga:u_vga|tmp_read_data_roc[153]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[29]         ; vga:u_vga|data_a_roc[29]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[29]    ; vga:u_vga|second_data_roc[29]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[18]         ; vga:u_vga|data_a_roc[18]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[18]    ; vga:u_vga|second_data_roc[18]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[19]         ; vga:u_vga|data_a_roc[19]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[19]    ; vga:u_vga|second_data_roc[19]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[19]  ; vga:u_vga|tmp_read_data_roc[19]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[44]         ; vga:u_vga|data_a_roc[44]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[44]    ; vga:u_vga|second_data_roc[44]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[120]        ; vga:u_vga|data_a_roc[120]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[120]   ; vga:u_vga|second_data_roc[120]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[120] ; vga:u_vga|tmp_read_data_roc[120]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[122]    ; vga:u_vga|second_row_roc[122]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[104]    ; vga:u_vga|second_row_roc[104]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[108]    ; vga:u_vga|second_row_roc[108]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[76]     ; vga:u_vga|second_row_roc[76]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[72]     ; vga:u_vga|second_row_roc[72]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[109]    ; vga:u_vga|second_row_roc[109]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[77]     ; vga:u_vga|second_row_roc[77]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[73]     ; vga:u_vga|second_row_roc[73]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[105]    ; vga:u_vga|second_row_roc[105]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[81]     ; vga:u_vga|second_row_roc[81]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[80]     ; vga:u_vga|second_row_roc[80]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[84]     ; vga:u_vga|second_row_roc[84]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[117]    ; vga:u_vga|second_row_roc[117]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[112]    ; vga:u_vga|second_row_roc[112]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[113]    ; vga:u_vga|second_row_roc[113]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[116]    ; vga:u_vga|second_row_roc[116]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[102]    ; vga:u_vga|second_row_roc[102]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[62]     ; vga:u_vga|second_row_roc[62]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row_roc[16]     ; vga:u_vga|second_row_roc[16]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[97]      ; vga:u_vga|first_row_roc[97]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[66]      ; vga:u_vga|first_row_roc[66]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[219]        ; vga:u_vga|data_a_roc[219]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_data_roc[91]     ; vga:u_vga|first_data_roc[91]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[219] ; vga:u_vga|tmp_read_data_roc[219]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[64]         ; vga:u_vga|data_a_roc[64]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[64]    ; vga:u_vga|second_data_roc[64]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[64]  ; vga:u_vga|tmp_read_data_roc[64]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[68]         ; vga:u_vga|data_a_roc[68]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[68]    ; vga:u_vga|second_data_roc[68]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[68]  ; vga:u_vga|tmp_read_data_roc[68]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[69]         ; vga:u_vga|data_a_roc[69]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[69]    ; vga:u_vga|second_data_roc[69]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[69]  ; vga:u_vga|tmp_read_data_roc[69]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[112]        ; vga:u_vga|data_a_roc[112]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[112]   ; vga:u_vga|second_data_roc[112]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[112] ; vga:u_vga|tmp_read_data_roc[112]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[113]        ; vga:u_vga|data_a_roc[113]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[113]   ; vga:u_vga|second_data_roc[113]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[113] ; vga:u_vga|tmp_read_data_roc[113]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[116]        ; vga:u_vga|data_a_roc[116]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[116]   ; vga:u_vga|second_data_roc[116]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[116] ; vga:u_vga|tmp_read_data_roc[116]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[117]        ; vga:u_vga|data_a_roc[117]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[117]   ; vga:u_vga|second_data_roc[117]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[117] ; vga:u_vga|tmp_read_data_roc[117]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[122]        ; vga:u_vga|data_a_roc[122]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[122]   ; vga:u_vga|second_data_roc[122]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[122] ; vga:u_vga|tmp_read_data_roc[122]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[93]         ; vga:u_vga|data_a_roc[93]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[93]    ; vga:u_vga|second_data_roc[93]                                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[93]  ; vga:u_vga|tmp_read_data_roc[93]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[108]        ; vga:u_vga|data_a_roc[108]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[108]   ; vga:u_vga|second_data_roc[108]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[108] ; vga:u_vga|tmp_read_data_roc[108]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a_roc[121]        ; vga:u_vga|data_a_roc[121]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_data_roc[121]   ; vga:u_vga|second_data_roc[121]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_read_data_roc[121] ; vga:u_vga|tmp_read_data_roc[121]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[94]      ; vga:u_vga|first_row_roc[94]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[90]      ; vga:u_vga|first_row_roc[90]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[78]      ; vga:u_vga|first_row_roc[78]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[74]      ; vga:u_vga|first_row_roc[74]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row_roc[79]      ; vga:u_vga|first_row_roc[79]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 15.761 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.059     ; 2.195      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.012 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.947      ;
; 16.194 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.060     ; 1.761      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
; 16.409 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.056     ; 1.550      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 2.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.624     ; 1.423      ;
; 3.130 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.629     ; 1.645      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.315 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.625     ; 1.834      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
; 3.551 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.628     ; 2.067      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_re_reg           ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_we_reg           ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_datain_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_datain_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_datain_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[100]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[101]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[107]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[112]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[113]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[116]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[117]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[122]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[126]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[64]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[65]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[68]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[69]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[79]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[90]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[94]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[96]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[97]                              ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[101]                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[107]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 5.528 ; 5.919 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 4.135 ; 4.598 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -3.988 ; -4.400 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -3.503 ; -3.956 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.194 ; 5.167 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.988 ; 5.776 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 8.627 ; 8.566 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 6.749 ; 6.629 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 5.791 ; 5.779 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 5.999 ; 5.965 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 6.457 ; 6.405 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 6.021 ; 6.013 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.413 ; 5.562 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.656 ; 4.633 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.880 ; 5.032 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 6.108 ; 6.051 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 6.504 ; 6.385 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 5.584 ; 5.569 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 5.784 ; 5.748 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 6.224 ; 6.171 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 5.805 ; 5.794 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.880 ; 5.032 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.900 ; 5.758 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.047 ; 4.905 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.701     ; 5.843     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.888     ; 5.030     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 5.567 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.139 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 17.153 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 1.878 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.206 ; 0.000                          ;
+---------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 5.567  ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.158     ; 3.275      ;
; 5.689  ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.158     ; 3.153      ;
; 5.974  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.154     ; 2.872      ;
; 6.004  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.158     ; 2.838      ;
; 6.136  ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.158     ; 2.706      ;
; 10.868 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 9.118      ;
; 10.948 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 9.015      ;
; 10.960 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 9.026      ;
; 11.046 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.940      ;
; 11.047 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.939      ;
; 11.089 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 8.874      ;
; 11.107 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 8.856      ;
; 11.108 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.878      ;
; 11.152 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.834      ;
; 11.162 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.808      ;
; 11.165 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.821      ;
; 11.215 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 8.748      ;
; 11.275 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.695      ;
; 11.288 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.698      ;
; 11.326 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.652      ;
; 11.374 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.604      ;
; 11.382 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.588      ;
; 11.388 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.598      ;
; 11.388 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.598      ;
; 11.397 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.573      ;
; 11.406 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.549      ;
; 11.418 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.560      ;
; 11.435 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.535      ;
; 11.454 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.501      ;
; 11.466 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.512      ;
; 11.504 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.474      ;
; 11.505 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.473      ;
; 11.525 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.044     ; 8.438      ;
; 11.528 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 8.442      ;
; 11.536 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.021     ; 8.450      ;
; 11.547 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.408      ;
; 11.552 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.426      ;
; 11.553 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.425      ;
; 11.565 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.390      ;
; 11.566 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.412      ;
; 11.595 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.360      ;
; 11.610 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.368      ;
; 11.613 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.342      ;
; 11.614 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.364      ;
; 11.620 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.342      ;
; 11.623 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.355      ;
; 11.658 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.320      ;
; 11.668 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.294      ;
; 11.671 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.307      ;
; 11.673 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.282      ;
; 11.721 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 8.234      ;
; 11.733 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.229      ;
; 11.746 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.232      ;
; 11.781 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.181      ;
; 11.794 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.184      ;
; 11.840 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.122      ;
; 11.846 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.132      ;
; 11.846 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.132      ;
; 11.855 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.107      ;
; 11.888 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.074      ;
; 11.893 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.069      ;
; 11.894 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.084      ;
; 11.894 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 8.084      ;
; 11.903 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.059      ;
; 11.941 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 8.021      ;
; 11.983 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.972      ;
; 11.986 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 7.976      ;
; 11.994 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.984      ;
; 12.031 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.924      ;
; 12.034 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 7.928      ;
; 12.042 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.936      ;
; 12.370 ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.608      ;
; 12.387 ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.591      ;
; 12.424 ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.554      ;
; 12.548 ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.430      ;
; 12.769 ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 7.209      ;
; 12.828 ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.142      ;
; 12.845 ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.125      ;
; 12.876 ; vga:u_vga|current_rocket_line[6]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.094      ;
; 12.882 ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.088      ;
; 12.893 ; vga:u_vga|current_rocket_line[4]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.077      ;
; 12.930 ; vga:u_vga|current_rocket_line[5]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 7.040      ;
; 13.006 ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.964      ;
; 13.054 ; vga:u_vga|current_rocket_line[7]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.916      ;
; 13.092 ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 6.886      ;
; 13.092 ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.029     ; 6.886      ;
; 13.227 ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.743      ;
; 13.275 ; vga:u_vga|current_rocket_line[8]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.695      ;
; 13.513 ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.457      ;
; 13.513 ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.457      ;
; 13.607 ; vga:u_vga|current_rocket_line[9]                                                                    ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.363      ;
; 13.651 ; vga:u_vga|current_rocket_line[10]                                                                   ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.319      ;
; 13.654 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.209     ; 6.144      ;
; 13.946 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.016      ;
; 14.030 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 5.932      ;
; 14.064 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 5.906      ;
; 14.112 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.217     ; 5.678      ;
; 14.160 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.217     ; 5.630      ;
; 14.218 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.215     ; 5.574      ;
; 14.236 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[144] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.209     ; 5.562      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                                ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.139 ; vga:u_vga|data_a_roc[250]           ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.225      ; 0.468      ;
; 0.161 ; vga:u_vga|address_b_sub[2]          ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.226      ; 0.491      ;
; 0.174 ; vga:u_vga|address_a_sub[1]          ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; vga:u_vga|address_a_sub[1]          ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.220      ; 0.498      ;
; 0.186 ; vga:u_vga|second_row_roc[85]        ; vga:u_vga|second_row_roc[85]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[96]        ; vga:u_vga|second_row_roc[96]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[97]        ; vga:u_vga|second_row_roc[97]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[101]       ; vga:u_vga|second_row_roc[101]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[100]       ; vga:u_vga|second_row_roc[100]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[69]        ; vga:u_vga|second_row_roc[69]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[65]        ; vga:u_vga|second_row_roc[65]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[64]        ; vga:u_vga|second_row_roc[64]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[68]        ; vga:u_vga|second_row_roc[68]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[27]        ; vga:u_vga|second_row_roc[27]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[11]        ; vga:u_vga|second_row_roc[11]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[102]        ; vga:u_vga|first_row_roc[102]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[103]        ; vga:u_vga|first_row_roc[103]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[71]         ; vga:u_vga|first_row_roc[71]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[70]         ; vga:u_vga|first_row_roc[70]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[67]         ; vga:u_vga|first_row_roc[67]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[98]         ; vga:u_vga|first_row_roc[98]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[87]         ; vga:u_vga|first_row_roc[87]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[119]        ; vga:u_vga|first_row_roc[119]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[86]         ; vga:u_vga|first_row_roc[86]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[118]        ; vga:u_vga|first_row_roc[118]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[83]         ; vga:u_vga|first_row_roc[83]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[115]        ; vga:u_vga|first_row_roc[115]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[82]         ; vga:u_vga|first_row_roc[82]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[114]        ; vga:u_vga|first_row_roc[114]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_roc[32]         ; vga:u_vga|first_row_roc[32]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[11]         ; vga:u_vga|first_row_sub[11]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[11]        ; vga:u_vga|second_row_sub[11]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[9]          ; vga:u_vga|first_row_sub[9]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[8]          ; vga:u_vga|first_row_sub[8]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[7]          ; vga:u_vga|first_row_sub[7]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[6]          ; vga:u_vga|first_row_sub[6]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[5]          ; vga:u_vga|first_row_sub[5]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[4]          ; vga:u_vga|first_row_sub[4]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[3]          ; vga:u_vga|first_row_sub[3]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[2]          ; vga:u_vga|first_row_sub[2]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[1]          ; vga:u_vga|first_row_sub[1]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[0]          ; vga:u_vga|first_row_sub[0]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[9]         ; vga:u_vga|second_row_sub[9]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[8]         ; vga:u_vga|second_row_sub[8]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[7]         ; vga:u_vga|second_row_sub[7]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[6]         ; vga:u_vga|second_row_sub[6]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[5]         ; vga:u_vga|second_row_sub[5]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[4]         ; vga:u_vga|second_row_sub[4]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[3]         ; vga:u_vga|second_row_sub[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[2]         ; vga:u_vga|second_row_sub[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[1]         ; vga:u_vga|second_row_sub[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[0]         ; vga:u_vga|second_row_sub[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|data_a_roc[224]           ; vga:u_vga|data_a_roc[224]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_data_roc[96]        ; vga:u_vga|first_data_roc[96]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_roc[224]    ; vga:u_vga|tmp_read_data_roc[224]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|data_a_roc[229]           ; vga:u_vga|data_a_roc[229]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_data_roc[101]       ; vga:u_vga|first_data_roc[101]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_roc[229]    ; vga:u_vga|tmp_read_data_roc[229]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|data_a_roc[225]           ; vga:u_vga|data_a_roc[225]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_data_roc[97]        ; vga:u_vga|first_data_roc[97]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_roc[225]    ; vga:u_vga|tmp_read_data_roc[225]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|data_a_roc[228]           ; vga:u_vga|data_a_roc[228]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_data_roc[100]       ; vga:u_vga|first_data_roc[100]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_roc[228]    ; vga:u_vga|tmp_read_data_roc[228]                                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[26]     ; vga:u_vga|tmp_read_data_sub[26]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rd_en_b_sub               ; vga:u_vga|rd_en_b_sub                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[11]     ; vga:u_vga|tmp_read_data_sub[11]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[3]      ; vga:u_vga|tmp_read_data_sub[3]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[2]      ; vga:u_vga|tmp_read_data_sub[2]                                                                                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[10]     ; vga:u_vga|tmp_read_data_sub[10]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|current_submarine_line[0] ; vga:u_vga|current_submarine_line[0]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[20]     ; vga:u_vga|tmp_read_data_sub[20]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[21]     ; vga:u_vga|tmp_read_data_sub[21]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[23]     ; vga:u_vga|tmp_read_data_sub[23]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[25]     ; vga:u_vga|tmp_read_data_sub[25]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[19]     ; vga:u_vga|tmp_read_data_sub[19]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[16]     ; vga:u_vga|tmp_read_data_sub[16]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[17]     ; vga:u_vga|tmp_read_data_sub[17]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[24]     ; vga:u_vga|tmp_read_data_sub[24]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_read_data_sub[18]     ; vga:u_vga|tmp_read_data_sub[18]                                                                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[12]            ; vga:u_vga|submarines[12]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[14]            ; vga:u_vga|submarines[14]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[13]            ; vga:u_vga|submarines[13]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[15]            ; vga:u_vga|submarines[15]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|update_rockets            ; vga:u_vga|update_rockets                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|v_cnt[10]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|v_cnt[9]                                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[111]       ; vga:u_vga|second_row_roc[111]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[127]       ; vga:u_vga|second_row_roc[127]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[95]        ; vga:u_vga|second_row_roc[95]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[91]        ; vga:u_vga|second_row_roc[91]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[45]        ; vga:u_vga|second_row_roc[45]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[13]        ; vga:u_vga|second_row_roc[13]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[29]        ; vga:u_vga|second_row_roc[29]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[23]        ; vga:u_vga|second_row_roc[23]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[55]        ; vga:u_vga|second_row_roc[55]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[39]        ; vga:u_vga|second_row_roc[39]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[7]         ; vga:u_vga|second_row_roc[7]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[22]        ; vga:u_vga|second_row_roc[22]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_roc[54]        ; vga:u_vga|second_row_roc[54]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.401     ; 1.453      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.323 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.399     ; 1.285      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.402     ; 1.162      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
; 17.595 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.398     ; 1.014      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 1.878 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 0.857      ;
; 2.007 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.109     ; 0.982      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.105     ; 1.091      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
; 2.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.108     ; 1.231      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_re_reg          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_we_reg          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_address_reg0    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_re_reg          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~porta_we_reg          ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[128]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[133]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[135]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[138]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[141]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[143]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[148]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[149]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[150]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[151]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[156]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[157]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[158]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[159]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[165]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[166]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[172]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[173]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[176]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[178]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[181]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[184]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[186]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[189]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[202]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[203]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[206]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[207]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[218]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[219]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[222]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[223]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[235]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[239]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[251]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_a[255]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[128]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[133]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[135]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[138]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[141]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[143]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[148]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[149]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[150]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[151]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[156]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[157]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[158]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[159]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[165]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[166]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[172]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[173]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[176]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[178]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[181]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[184]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[186]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[189]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[202]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[203]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[206]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[207]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[218]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[219]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[222]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[223]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[235]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[239]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[251]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[255]                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_address_reg0    ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a148~portb_re_reg          ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_re_reg           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_we_reg           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 3.579 ; 4.320 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 2.739 ; 3.569 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.671 ; -3.311 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.320 ; -3.141 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.485 ; 3.275 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.775 ; 4.181 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 5.501 ; 5.722 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.312 ; 4.433 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 3.773 ; 3.864 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 3.893 ; 3.996 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.170 ; 4.311 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 3.917 ; 4.026 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.410 ; 4.181 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.126 ; 2.926 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.066 ; 3.509 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 3.830 ; 4.052 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.160 ; 4.273 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 3.642 ; 3.728 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 3.757 ; 3.854 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.024 ; 4.157 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 3.781 ; 3.884 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.066 ; 3.827 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.776 ; 3.683 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.148 ; 3.055 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.768     ; 3.861     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.279     ; 3.372     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.564 ; 0.139 ; 15.198   ; 1.878   ; 9.206               ;
;  CLOCK50         ; 2.564 ; 0.139 ; 15.198   ; 1.878   ; 9.206               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK50         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.283 ; 6.717 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 4.716 ; 5.295 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.671 ; -3.311 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.320 ; -3.141 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.742 ; 5.612 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 6.533 ; 6.433 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 9.501 ; 9.600 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 7.436 ; 7.410 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 6.415 ; 6.430 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 6.632 ; 6.666 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 7.122 ; 7.151 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 6.662 ; 6.711 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.900 ; 6.145 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.126 ; 2.926 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.066 ; 3.509 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 3.830 ; 4.052 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.160 ; 4.273 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 3.642 ; 3.728 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 3.757 ; 3.854 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.024 ; 4.157 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 3.781 ; 3.884 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.066 ; 3.827 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 1463418  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 1463418  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Apr 19 10:43:08 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'GSensor.out.sdc'
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[2] is being clocked by vga:u_vga|v_sync
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.564               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.198               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 3.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.263               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 CLOCK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[2] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.251               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.761               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 2.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.903               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[2] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.567               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 17.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.153               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 1.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.878               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Sun Apr 19 10:43:14 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


