[ProjectWorkspace]
ptn_Child1=Frames
[ProjectWorkspace.Frames]
ptn_Child1=ChildFrames
[ProjectWorkspace.Frames.ChildFrames]
ptn_Child1=Document-0
[ProjectWorkspace.Frames.ChildFrames.Document-0]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0]
DocPathName=accumulator_computer_wave.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=True
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=accumulator_computer
AFC_PROJ_DB_PATH=D:/University/2nd Year/Second Semester (2023)/COMPUTER ORGANIZATION AND MICROPROCESSOR -ENCS2380-/Course Project/Project/Project/Verilog/db/accumulator_computer.quartus_db
AFC_IN_REPORT=False
