xload _0_0std_0_0cells_0_0NOR2X2
box 0 0 48 100
label prboundary
box 38 27 41 29
paint ndiffusion
box 39 28 39 28
label "GND" right ndiffusion
box 38 73 41 75
paint pdiffusion
box 39 74 39 74
label "Y" right pdiffusion
box 28 87 29 89
paint polysilicon
box 29 88 29 88
label "B" right polysilicon
box 36 27 38 29
paint ndiffusion
box 37 28 37 28
label "GND" right ndiffusion
box 36 73 38 75
paint pdiffusion
box 37 74 37 74
label "Y" right pdiffusion
box 26 78 28 86
paint polysilicon
box 27 79 27 79
label "B" right polysilicon
box 26 87 28 89
paint polysilicon
box 27 88 27 88
label "B" right polysilicon
box 28 22 41 27
paint ndiffusion
box 29 23 29 23
label "GND" right ndiffusion
box 28 27 36 29
paint ndiffusion
box 29 28 29 28
label "GND" right ndiffusion
box 28 29 41 32
paint ndiffusion
box 29 30 29 30
label "GND" right ndiffusion
box 24 26 26 28
paint ndiffusion
box 25 27 25 27
label "Y" right ndiffusion
box 28 48 41 73
paint pdiffusion
box 29 49 29 49
label "Y" right pdiffusion
box 28 73 36 75
paint pdiffusion
box 29 74 29 74
label "Y" right pdiffusion
box 28 75 41 78
paint pdiffusion
box 29 76 29 76
label "Y" right pdiffusion
box 24 62 26 65
paint pdiffusion
box 25 63 25 63
label "Y" right pdiffusion
box 25 86 29 87
paint polysilicon
box 26 87 26 87
label "B" right polysilicon
box 25 87 26 89
paint polysilicon
box 26 88 26 88
label "B" right polysilicon
box 25 89 29 90
paint polysilicon
box 26 90 26 90
label "B" right polysilicon
box 26 19 28 22
paint polysilicon
box 27 20 27 20
label "B" right polysilicon
box 26 22 28 32
paint ntransistor
box 27 23 27 23
label "B" right ntransistor
box 22 26 24 28
paint ndiffusion
box 23 27 23 27
label "Y" right ndiffusion
box 26 32 28 48
paint polysilicon
box 27 33 27 33
label "B" right polysilicon
box 26 48 28 78
paint ptransistor
box 27 49 27 49
label "B" right ptransistor
box 21 62 24 65
paint pdiffusion
box 22 63 22 63
label "Y" right pdiffusion
box 19 87 20 89
paint polysilicon
box 20 88 20 88
label "A" right polysilicon
box 20 22 26 26
paint ndiffusion
box 21 23 21 23
label "Y" right ndiffusion
box 20 26 22 28
paint ndiffusion
box 21 27 21 27
label "Y" right ndiffusion
box 20 28 26 32
paint ndiffusion
box 21 29 21 29
label "Y" right ndiffusion
box 12 27 18 29
paint ndiffusion
box 13 28 13 28
label "GND" right ndiffusion
box 20 48 26 62
paint pdiffusion
box 21 49 21 49
label "Y" right pdiffusion
box 20 62 21 65
paint pdiffusion
box 21 63 21 63
label "Y" right pdiffusion
box 20 65 26 78
paint pdiffusion
box 21 66 21 66
label "Y" right pdiffusion
box 14 62 18 65
paint pdiffusion
box 15 63 15 63
label "Vdd" right pdiffusion
box 18 78 20 86
paint polysilicon
box 19 79 19 79
label "A" right polysilicon
box 17 87 19 89
paint polysilicon
box 18 88 18 88
label "A" right polysilicon
box 18 19 20 22
paint polysilicon
box 19 20 19 20
label "A" right polysilicon
box 18 22 20 32
paint ntransistor
box 19 23 19 23
label "A" right ntransistor
box 10 27 12 29
paint ndiffusion
box 11 28 11 28
label "GND" right ndiffusion
box 18 32 20 48
paint polysilicon
box 19 33 19 33
label "A" right polysilicon
box 18 48 20 78
paint ptransistor
box 19 49 19 49
label "A" right ptransistor
box 11 62 14 65
paint pdiffusion
box 12 63 12 63
label "Vdd" right pdiffusion
box 16 86 20 87
paint polysilicon
box 17 87 17 87
label "A" right polysilicon
box 16 87 17 89
paint polysilicon
box 17 88 17 88
label "A" right polysilicon
box 16 89 20 90
paint polysilicon
box 17 90 17 90
label "A" right polysilicon
box 7 22 18 27
paint ndiffusion
box 8 23 8 23
label "GND" right ndiffusion
box 7 27 10 29
paint ndiffusion
box 8 28 8 28
label "GND" right ndiffusion
box 7 29 18 32
paint ndiffusion
box 8 30 8 30
label "GND" right ndiffusion
box 7 48 18 62
paint pdiffusion
box 8 49 8 49
label "Vdd" right pdiffusion
box 7 62 11 65
paint pdiffusion
box 8 63 8 63
label "Vdd" right pdiffusion
box 7 65 18 78
paint pdiffusion
box 8 66 8 66
label "Vdd" right pdiffusion
box 36 27 38 29
paint ndcontact
box 37 28 37 28
label "GND" right ndcontact
box 36 73 38 75
paint pdcontact
box 37 74 37 74
label "Y" right pdcontact
box 21 62 24 65
paint pdcontact
box 22 63 22 63
label "Y" right pdcontact
box 26 87 28 89
paint polycontact
box 27 88 27 88
label "B" right polycontact
box 17 87 19 89
paint polycontact
box 18 88 18 88
label "A" right polycontact
box 22 26 24 28
paint ndcontact
box 23 27 23 27
label "Y" right ndcontact
box 11 62 14 65
paint pdcontact
box 12 63 12 63
label "Vdd" right pdcontact
box 10 27 12 29
paint ndcontact
box 11 28 11 28
label "GND" right ndcontact
box 28 87 29 89
paint m1
box 29 88 29 88
label "B" right m1
port class input
port make
box 26 87 28 89
paint m1
box 27 88 27 88
label "B" right m1
port class input
port make
box 25 86 29 87
paint m1
box 26 87 26 87
label "B" right m1
port class input
port make
box 25 87 26 89
paint m1
box 26 88 26 88
label "B" right m1
port class input
port make
box 25 89 29 90
paint m1
box 26 90 26 90
label "B" right m1
port class input
port make
box 38 27 39 29
paint m1
box 39 28 39 28
label "GND" right m1
box 38 73 39 75
paint m1
box 39 74 39 74
label "Y" right m1
port class output
port make
box 24 62 25 65
paint m1
box 25 63 25 63
label "Y" right m1
port class output
port make
box 36 27 38 29
paint m1
box 37 28 37 28
label "GND" right m1
box 36 73 38 75
paint m1
box 37 74 37 74
label "Y" right m1
port class output
port make
box 36 76 39 89
paint m1
box 37 77 37 77
label "Vdd" right m1
box 21 62 24 65
paint m1
box 22 63 22 63
label "Y" right m1
port class output
port make
box 35 27 36 29
paint m1
box 36 28 36 28
label "GND" right m1
box 35 29 39 30
paint m1
box 36 30 36 30
label "GND" right m1
box 35 72 39 73
paint m1
box 36 73 36 73
label "Y" right m1
port class output
port make
box 35 73 36 75
paint m1
box 36 74 36 74
label "Y" right m1
port class output
port make
box 35 75 39 76
paint m1
box 36 76 36 76
label "Vdd" right m1
box 20 62 21 65
paint m1
box 21 63 21 63
label "Y" right m1
port class output
port make
box 20 65 25 66
paint m1
box 21 66 21 66
label "Y" right m1
port class output
port make
box 38 13 39 16
paint m1
box 39 14 39 14
label "GND" right m1
box 35 26 39 27
paint m1
box 36 27 36 27
label "GND" right m1
box 35 13 38 16
paint m1
box 36 14 36 14
label "GND" right m1
box 36 17 39 26
paint m1
box 37 18 37 18
label "GND" right m1
box 19 87 20 89
paint m1
box 20 88 20 88
label "A" right m1
port class input
port make
box 34 12 39 13
paint m1
box 35 13 35 13
label "GND" right m1
box 34 13 35 16
paint m1
box 35 14 35 14
label "GND" right m1
box 34 16 39 17
paint m1
box 35 17 35 17
label "GND" right m1
box 24 26 25 28
paint m1
box 25 27 25 27
label "Y" right m1
port class output
port make
box 21 28 25 61
paint m1
box 22 29 22 29
label "Y" right m1
port class output
port make
box 17 87 19 89
paint m1
box 18 88 18 88
label "A" right m1
port class input
port make
box 22 26 24 28
paint m1
box 23 27 23 27
label "Y" right m1
port class output
port make
box 20 61 25 62
paint m1
box 21 62 21 62
label "Y" right m1
port class output
port make
box 14 62 15 65
paint m1
box 15 63 15 63
label "Vdd" right m1
box 16 86 20 87
paint m1
box 17 87 17 87
label "A" right m1
port class input
port make
box 16 87 17 89
paint m1
box 17 88 17 88
label "A" right m1
port class input
port make
box 16 89 20 90
paint m1
box 17 90 17 90
label "A" right m1
port class input
port make
box 13 13 14 16
paint m1
box 14 14 14 14
label "GND" right m1
box 21 25 25 26
paint m1
box 22 26 22 26
label "Y" right m1
port class output
port make
box 21 26 22 28
paint m1
box 22 27 22 27
label "Y" right m1
port class output
port make
box 12 27 13 29
paint m1
box 13 28 13 28
label "GND" right m1
box 11 62 14 65
paint m1
box 12 63 12 63
label "Vdd" right m1
box 10 13 13 16
paint m1
box 11 14 11 14
label "GND" right m1
box 10 27 12 29
paint m1
box 11 28 11 28
label "GND" right m1
box 10 61 15 62
paint m1
box 11 62 11 62
label "Vdd" right m1
box 10 62 11 65
paint m1
box 11 63 11 63
label "Vdd" right m1
box 10 65 15 66
paint m1
box 11 66 11 66
label "Vdd" right m1
box 9 12 14 13
paint m1
box 10 13 10 13
label "GND" right m1
box 9 13 10 16
paint m1
box 10 14 10 14
label "GND" right m1
box 9 16 14 17
paint m1
box 10 17 10 17
label "GND" right m1
box 9 17 12 26
paint m1
box 10 18 10 18
label "GND" right m1
box 9 26 13 27
paint m1
box 10 27 10 27
label "GND" right m1
box 9 27 10 29
paint m1
box 10 28 10 28
label "GND" right m1
box 9 29 13 30
paint m1
box 10 30 10 30
label "GND" right m1
box 21 62 24 65
paint v1
box 22 63 22 63
label "Y" right v1
box 35 13 38 16
paint v1
box 36 14 36 14
label "GND" right v1
box 11 62 14 65
paint v1
box 12 63 12 63
label "Vdd" right v1
box 10 13 13 16
paint v1
box 11 14 11 14
label "GND" right v1
box 38 13 39 16
paint m2
box 39 14 39 14
label "GND" right m2
box 24 62 25 65
paint m2
box 25 63 25 63
label "Y" right m2
port class output
port make
box 35 13 38 16
paint m2
box 36 14 36 14
label "GND" right m2
box 21 62 24 65
paint m2
box 22 63 22 63
label "Y" right m2
port class output
port make
box 13 13 35 16
paint m2
box 14 14 14 14
label "GND" right m2
box 14 62 21 65
paint m2
box 15 63 15 63
label "Vdd" right m2
box 10 13 13 16
paint m2
box 11 14 11 14
label "GND" right m2
box 11 62 14 65
paint m2
box 12 63 12 63
label "Vdd" right m2
box 9 12 39 13
paint m2
box 10 13 10 13
label "GND" right m2
box 9 13 10 16
paint m2
box 10 14 10 14
label "GND" right m2
box 9 16 39 17
paint m2
box 10 17 10 17
label "GND" right m2
box 9 60 25 62
paint m2
box 10 61 10 61
label "Vdd" right m2
box 9 62 11 65
paint m2
box 10 63 10 63
label "Vdd" right m2
box 9 65 25 66
paint m2
box 10 66 10 66
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
