module half_adder(S,C,x,y);
	output S,C;
	input x,y;
	
	xor(S,x,y);
	and(C,x,y);

endmodule

module t_half_adder;
	wire S,C;
	reg x,y;

	half_adder(S,C,x,y);
	
	initial # 40 $finish;
	
	initial begin 
		x=0; y=0; 
		#5 x=0; y=1; 
		#5 x=1; y=0;
		#5 x=1; y=1;
	end 

endmodule		
