Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: motorpackage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motorpackage.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motorpackage"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : motorpackage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Clock_Divider.v" into library work
Parsing module <Clock_Divider>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/zerobit.v" into library work
Parsing module <zerobit>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/UART_Transmiter (2).v" into library work
Parsing module <UART_Transmiter>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pwm.v" into library work
Parsing module <pwm>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" into library work
Parsing module <pid>.
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 42: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 53: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 58: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" into library work
Parsing module <gatedriver>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/directionbit.v" into library work
Parsing module <directionbit>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" into library work
Parsing module <speed4>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/motormodule.vf" into library work
Parsing module <motormodule>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" into library work
Parsing module <kicker>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kickbit.v" into library work
Parsing module <kickdribblerbit>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" into library work
Parsing module <Encoder_4_Motor_Transmitter>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" into library work
Parsing module <dribbler1>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/motorpackage.vf" into library work
Parsing module <motormodule_MUSER_motorpackage>.
Parsing module <motorpackage>.
Parsing VHDL file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/UART_Receiver.vhd" into library work
Parsing entity <UART_Receiver>.
Parsing architecture <rtl> of entity <uart_receiver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <motorpackage>.
Going to vhdl side to elaborate module UART_Receiver

Elaborating entity <UART_Receiver> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/UART_Receiver.vhd" Line 120. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

Elaborating module <motormodule_MUSER_motorpackage>.
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 42: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 53: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 58: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <pid>.
WARNING:HDLCompiler:872 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 18: Using initial value of k1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 19: Using initial value of k2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 20: Using initial value of k3 since it is never assigned
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 42: Result of 770-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 53: Result of 770-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 72: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pid.v" Line 78: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <zerobit>.
WARNING:HDLCompiler:634 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/zerobit.v" Line 27: Net <k[7]> does not have a driver.

Elaborating module <directionbit>.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/directionbit.v" Line 11: Signal <insignal1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <pwm>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/pwm.v" Line 23: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/clock.v" Line 16: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <gatedriver>.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 29: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 30: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 31: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 32: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 33: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 34: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/gatedriver.v" Line 38: Signal <brake> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <decoder>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/decoder.v" Line 33: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/decoder.v" Line 51: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:552 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/motorpackage.vf" Line 66: Input port cl is not connected on this instance

Elaborating module <kicker>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 54: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 57: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 61: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 66: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 87: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 88: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 95: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 96: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 112: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 113: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 118: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 119: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 124: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 125: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 128: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 129: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:634 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kicker.v" Line 20: Net <kick> does not have a driver.

Elaborating module <speed4>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" Line 58: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" Line 59: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" Line 61: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/speed4motor.v" Line 62: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <kickdribblerbit>.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/kickbit.v" Line 32: Signal <inkick> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <dribbler1>.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 26: Signal <en> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 29: Signal <f> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 30: Signal <e> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 31: Signal <g> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 32: Signal <f> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 33: Signal <e> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/dribbler1.v" Line 34: Signal <e> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Encoder_4_Motor_Transmitter>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" Line 39: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" Line 40: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" Line 41: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
ERROR:HDLCompiler:24 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/UART_Transmiter (2).v" Line 28: Clock_Divider expects 3 arguments
Module Encoder_4_Motor_Transmitter remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/FPGA codes 2019/fpga module/Encoder_4_Motor_Transmitter (1).v" Line 21: Empty module <Encoder_4_Motor_Transmitter> remains a black box.

Elaborating module <GND>.
--> 


Total memory usage is 414776 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    0 (   0 filtered)

