strict digraph "" {
	node [label="\N"];
	"1136:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd77331dc50>",
		def_var="['we_clock_divider_low']",
		fillcolor=deepskyblue,
		label="1136:AS
we_clock_divider_low = cs & we & (addr == 8'd31);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cs', 'we', 'addr']"];
}
