#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 08:34:50 2019
# Process ID: 5876
# Current directory: E:/VivadoProjects/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5056 E:\VivadoProjects\Lab03\Lab03.xpr
# Log file: E:/VivadoProjects/Lab03/vivado.log
# Journal file: E:/VivadoProjects/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProjects/Lab03/Lab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 901.582 ; gain = 60.367
update_compile_order -fileset sources_1
set_property top decoder2to4DataFlow [current_fileset]
update_compile_order -fileset sources_1
set_property top decoder2to4DataFlow_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder2to4DataFlow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder2to4DataFlow_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab03/Lab03.srcs/sources_1/new/decoder2to4DataFlow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2to4DataFlow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab03/Lab03.srcs/sim_1/new/decoder2to4DataFlow_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2to4DataFlow_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 8c5cc20252264a3bb04630232b7bb880 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder2to4DataFlow_tb_behav xil_defaultlib.decoder2to4DataFlow_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c5cc20252264a3bb04630232b7bb880 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder2to4DataFlow_tb_behav xil_defaultlib.decoder2to4DataFlow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder2to4DataFlow
Compiling module xil_defaultlib.decoder2to4DataFlow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder2to4DataFlow_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim/xsim.dir/decoder2to4DataFlow_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim/xsim.dir/decoder2to4DataFlow_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  5 08:38:33 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  5 08:38:33 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder2to4DataFlow_tb_behav -key {Behavioral:sim_1:Functional:decoder2to4DataFlow_tb} -tclbatch {decoder2to4DataFlow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source decoder2to4DataFlow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder2to4DataFlow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 901.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/Lab03/Lab03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov  5 08:39:58 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/Lab03/Lab03.runs/synth_1/runme.log
[Tue Nov  5 08:39:58 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/Lab03/Lab03.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 901.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1984.262 ; gain = 1082.680
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/Lab03/Lab03.runs/impl_1/decoder2to4DataFlow.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top multiplexer8 [current_fileset]
update_compile_order -fileset sources_1
set_property top multiplixer8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplixer8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplixer8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab03/Lab03.srcs/sim_1/new/multiplixer8_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplixer8_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 8c5cc20252264a3bb04630232b7bb880 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplixer8_tb_behav xil_defaultlib.multiplixer8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c5cc20252264a3bb04630232b7bb880 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplixer8_tb_behav xil_defaultlib.multiplixer8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer2
Compiling module xil_defaultlib.multiplexer4
Compiling module xil_defaultlib.multiplexer8
Compiling module xil_defaultlib.multiplixer8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplixer8_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim/xsim.dir/multiplixer8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim/xsim.dir/multiplixer8_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  5 09:06:58 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  5 09:06:58 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2045.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplixer8_tb_behav -key {Behavioral:sim_1:Functional:multiplixer8_tb} -tclbatch {multiplixer8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multiplixer8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplixer8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.602 ; gain = 0.000
set_property top functionMux [current_fileset]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/Lab03/Lab03.runs/impl_1/decoder2to4DataFlow.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/Lab03/Lab03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov  5 09:08:38 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/Lab03/Lab03.runs/synth_1/runme.log
[Tue Nov  5 09:08:38 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/Lab03/Lab03.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/Lab03/Lab03.runs/impl_1/functionMux.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.926 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 09:13:13 2019...
