
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 15 2020 16:35:56 CET (Dec 15 2020 15:35:56 UTC)

// Verification Directory fv/accumulator 

module accumulator(clk, reset, ac_db, ac_sb, sb_ac, sb_in, sb_out, db,
     zero_flag, negative_flag);
  input clk, reset, ac_db, ac_sb, sb_ac;
  input [7:0] sb_in;
  output [7:0] sb_out, db;
  output zero_flag, negative_flag;
  wire clk, reset, ac_db, ac_sb, sb_ac;
  wire [7:0] sb_in;
  wire [7:0] sb_out, db;
  wire zero_flag, negative_flag;
  wire [7:0] data_out;
  wire l1_n_0, l1_n_1, n_0, n_1, n_2, n_3;
  BUFFD4BWP7T g35(.I (sb_in[7]), .Z (negative_flag));
  BUFTD4BWP7T g20(.I (data_out[0]), .OE (n_3), .Z (sb_out[0]));
  BUFTD4BWP7T g15(.I (data_out[5]), .OE (n_3), .Z (sb_out[5]));
  BUFTD4BWP7T g19(.I (data_out[1]), .OE (n_3), .Z (sb_out[1]));
  BUFTD4BWP7T g27(.I (data_out[1]), .OE (n_2), .Z (db[1]));
  BUFTD4BWP7T g13(.I (data_out[7]), .OE (n_3), .Z (sb_out[7]));
  BUFTD4BWP7T g25(.I (data_out[3]), .OE (n_2), .Z (db[3]));
  BUFTD4BWP7T g16(.I (data_out[4]), .OE (n_3), .Z (sb_out[4]));
  BUFTD4BWP7T g21(.I (data_out[7]), .OE (n_2), .Z (db[7]));
  BUFTD4BWP7T g24(.I (data_out[4]), .OE (n_2), .Z (db[4]));
  BUFTD4BWP7T g23(.I (data_out[5]), .OE (n_2), .Z (db[5]));
  BUFTD4BWP7T g14(.I (data_out[6]), .OE (n_3), .Z (sb_out[6]));
  BUFTD4BWP7T g17(.I (data_out[3]), .OE (n_3), .Z (sb_out[3]));
  BUFTD4BWP7T g22(.I (data_out[6]), .OE (n_2), .Z (db[6]));
  BUFTD4BWP7T g26(.I (data_out[2]), .OE (n_2), .Z (db[2]));
  BUFTD4BWP7T g18(.I (data_out[2]), .OE (n_3), .Z (sb_out[2]));
  BUFTD4BWP7T g28(.I (data_out[0]), .OE (n_2), .Z (db[0]));
  INR2XD0BWP7T g52(.A1 (ac_sb), .B1 (ac_db), .ZN (n_3));
  INR2XD0BWP7T g53(.A1 (ac_db), .B1 (ac_sb), .ZN (n_2));
  AN2D4BWP7T g77(.A1 (n_1), .A2 (n_0), .Z (zero_flag));
  NR4D0BWP7T g78(.A1 (sb_in[7]), .A2 (sb_in[3]), .A3 (sb_in[2]), .A4
       (sb_in[6]), .ZN (n_1));
  NR4D0BWP7T g79(.A1 (sb_in[1]), .A2 (sb_in[0]), .A3 (sb_in[4]), .A4
       (sb_in[5]), .ZN (n_0));
  EDFKCNQD1BWP7T \l1_q_reg[3] (.CP (clk), .CN (l1_n_0), .D (sb_in[3]),
       .E (l1_n_1), .Q (data_out[3]));
  EDFKCNQD1BWP7T \l1_q_reg[2] (.CP (clk), .CN (l1_n_0), .D (sb_in[2]),
       .E (l1_n_1), .Q (data_out[2]));
  EDFKCNQD1BWP7T \l1_q_reg[0] (.CP (clk), .CN (l1_n_0), .D (sb_in[0]),
       .E (l1_n_1), .Q (data_out[0]));
  EDFKCNQD1BWP7T \l1_q_reg[4] (.CP (clk), .CN (l1_n_0), .D (sb_in[4]),
       .E (l1_n_1), .Q (data_out[4]));
  EDFKCNQD1BWP7T \l1_q_reg[6] (.CP (clk), .CN (l1_n_0), .D (sb_in[6]),
       .E (l1_n_1), .Q (data_out[6]));
  EDFKCNQD1BWP7T \l1_q_reg[5] (.CP (clk), .CN (l1_n_0), .D (sb_in[5]),
       .E (l1_n_1), .Q (data_out[5]));
  EDFKCNQD1BWP7T \l1_q_reg[1] (.CP (clk), .CN (l1_n_0), .D (sb_in[1]),
       .E (l1_n_1), .Q (data_out[1]));
  EDFKCNQD1BWP7T \l1_q_reg[7] (.CP (clk), .CN (l1_n_0), .D
       (negative_flag), .E (l1_n_1), .Q (data_out[7]));
  AN2D1BWP7T l1_g45(.A1 (l1_n_0), .A2 (sb_ac), .Z (l1_n_1));
  INVD1BWP7T l1_g46(.I (reset), .ZN (l1_n_0));
endmodule

