{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672412384528 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9_34 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lab9_34\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672412384532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672412384562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672412384562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672412384562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672412384617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672412384623 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672412384743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672412384743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672412384743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672412384743 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/tools/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/tools/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672412384744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/tools/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/tools/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672412384744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/tools/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/tools/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672412384744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/tools/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/tools/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672412384744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/tools/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/tools/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672412384744 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672412384744 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672412384745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9_34.sdc " "Synopsys Design Constraints File file not found: 'lab9_34.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672412385062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672412385063 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672412385067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672412385068 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672412385069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt24_34:inst14\|inst2  " "Automatically promoted node cnt24_34:inst14\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24_34:inst14\|inst11 " "Destination node cnt24_34:inst14\|inst11" {  } { { "cnt24_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt24_34.bdf" { { 424 872 936 472 "inst11" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt24_34:inst14|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672412385083 ""}  } { { "cnt24_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt24_34.bdf" { { 264 760 824 344 "inst2" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt24_34:inst14|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672412385083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst\|74390:inst\|7  " "Automatically promoted node fre_div:inst\|74390:inst\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spead_select:inst1\|74151:inst\|f74151:sub\|67~0 " "Destination node spead_select:inst1\|74151:inst\|f74151:sub\|67~0" {  } { { "f74151.bdf" "" { Schematic "f:/tools/altera/quartus/libraries/others/maxplus2/f74151.bdf" { { 112 400 464 152 "67" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spead_select:inst1|74151:inst|f74151:sub|67~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst\|74390:inst\|29 " "Destination node fre_div:inst\|74390:inst\|29" {  } { { "74390.bdf" "" { Schematic "f:/tools/altera/quartus/libraries/others/maxplus2/74390.bdf" { { 904 408 472 944 "29" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst|74390:inst|29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst\|74390:inst\|7~0 " "Destination node fre_div:inst\|74390:inst\|7~0" {  } { { "74390.bdf" "" { Schematic "f:/tools/altera/quartus/libraries/others/maxplus2/74390.bdf" { { 456 520 584 536 "7" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst|74390:inst|7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672412385083 ""}  } { { "74390.bdf" "" { Schematic "f:/tools/altera/quartus/libraries/others/maxplus2/74390.bdf" { { 456 520 584 536 "7" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst|74390:inst|7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672412385083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt60_34:inst15\|inst2  " "Automatically promoted node cnt60_34:inst15\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672412385084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt60_34:inst15\|inst4 " "Destination node cnt60_34:inst15\|inst4" {  } { { "cnt60_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt60_34.bdf" { { 384 944 1008 432 "inst4" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt60_34:inst15|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672412385084 ""}  } { { "cnt60_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt60_34.bdf" { { 240 816 880 320 "inst2" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt60_34:inst15|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672412385084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt60_34:inst16\|inst2  " "Automatically promoted node cnt60_34:inst16\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672412385085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt60_34:inst16\|inst4 " "Destination node cnt60_34:inst16\|inst4" {  } { { "cnt60_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt60_34.bdf" { { 384 944 1008 432 "inst4" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt60_34:inst16|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672412385085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672412385085 ""}  } { { "cnt60_34.bdf" "" { Schematic "E:/mathlabs/szdzz_34tian/cnt60_34.bdf" { { 240 816 880 320 "inst2" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt60_34:inst16|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672412385085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spead_select:inst1\|74151:inst\|f74151:sub\|78  " "Automatically promoted node spead_select:inst1\|74151:inst\|f74151:sub\|78 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672412385085 ""}  } { { "f74151.bdf" "" { Schematic "f:/tools/altera/quartus/libraries/others/maxplus2/f74151.bdf" { { 272 640 704 312 "78" "" } } } } { "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/tools/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spead_select:inst1|74151:inst|f74151:sub|78 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672412385085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672412385283 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672412385283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672412385283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672412385284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672412385285 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672412385285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672412385285 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672412385285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672412385286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672412385286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672412385286 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672412385306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672412385740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672412385847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672412385854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672412387162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672412387162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672412387378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/mathlabs/szdzz_34tian/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672412388107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672412388107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672412388665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672412388665 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672412388665 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672412388673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672412388720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672412388829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672412388868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672412388981 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672412389268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/mathlabs/szdzz_34tian/output_files/lab9_34.fit.smsg " "Generated suppressed messages file E:/mathlabs/szdzz_34tian/output_files/lab9_34.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672412389491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6179 " "Peak virtual memory: 6179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672412389730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 22:59:49 2022 " "Processing ended: Fri Dec 30 22:59:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672412389730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672412389730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672412389730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672412389730 ""}
