vendor_name = ModelSim
source_file = 1, C:/intelFPGA/Projeto/Fase3/DataPath.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Regs.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Mux2_1.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/ALU.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/DMemory.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/IMemory.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/SignExtend.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/PC.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Reg.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Dec3_8.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Mux8_1.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_Mux2_1.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_Regs.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Test_Mux8_1.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/teste_PC.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_ALU.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_DMemory.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_IMemory.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/Teste_Reg.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/teste_dec3_8.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/teste_signEx.vwf
source_file = 1, C:/intelFPGA/Projeto/Fase3/ControlUnit.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Fase3.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/Fase3_Tb.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/intelFPGA/Projeto/Fase3/db/DataPath.cbx.xml
design_name = Fase3
instance = comp, \reset~input\, reset~input, Fase3, 1
instance = comp, \clk~input\, clk~input, Fase3, 1
