Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct  7 11:15:03 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file waveform_capture_top_timing_summary_routed.rpt -pb waveform_capture_top_timing_summary_routed.pb -rpx waveform_capture_top_timing_summary_routed.rpx -warn_on_violation
| Design       : waveform_capture_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (105)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (105)
--------------------------------
 There are 105 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.079        0.000                      0                  182        0.046        0.000                      0                  182        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.079        0.000                      0                  119        0.177        0.000                      0                  119        4.500        0.000                       0                    58  
  clk_out2_clk_wiz_0         45.845        0.000                      0                   63        0.144        0.000                      0                   63       24.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.080        0.000                      0                  119        0.177        0.000                      0                  119        4.500        0.000                       0                    58  
  clk_out2_clk_wiz_0_1       45.849        0.000                      0                   63        0.144        0.000                      0                   63       24.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          6.428        0.000                      0                   16        0.136        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.079        0.000                      0                  119        0.102        0.000                      0                  119  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          6.432        0.000                      0                   16        0.140        0.000                      0                   16  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         45.845        0.000                      0                   63        0.046        0.000                      0                   63  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.079        0.000                      0                  119        0.102        0.000                      0                  119  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        6.428        0.000                      0                   16        0.136        0.000                      0                   16  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.432        0.000                      0                   16        0.140        0.000                      0                   16  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       45.845        0.000                      0                   63        0.046        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.193ns (30.977%)  route 2.658ns (69.023%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          1.164     2.881    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     3.005    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.193ns (31.741%)  route 2.566ns (68.259%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.852     1.612    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.938 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.789    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.913 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     9.132    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.986     2.642    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.578     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     9.083    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.193ns (33.096%)  route 2.412ns (66.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.505     1.265    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     1.591 f  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=14, routed)          1.043     2.635    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.759 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     2.759    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.193ns (33.311%)  route 2.388ns (66.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.894     2.611    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.735 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     2.735    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.193ns (33.292%)  route 2.390ns (66.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.896     2.613    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.737 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     2.737    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     9.072    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.193ns (33.338%)  route 2.386ns (66.662%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.891     2.609    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.733 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     2.733    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.922%)  route 2.784ns (77.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.984     2.640    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.764 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     2.764    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.077     9.118    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.193ns (33.405%)  route 2.378ns (66.595%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.884     2.601    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.725 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     2.725    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.968     2.625    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.749    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     9.122    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  6.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT3 (Prop_lut3_I2_O)        0.048    -0.238 r  spi_slave_inst/addrcmnd_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    spi_slave_inst/p_0_in__0[2]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.414    spi_slave_inst/addrcmnd_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.048    -0.234 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.414    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  spi_slave_inst/addrcmnd_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_slave_inst/p_0_in__0[1]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.120    -0.425    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.237 r  spi_slave_inst/addrcmnd_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    spi_slave_inst/p_0_in__0[3]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.424    spi_slave_inst/addrcmnd_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/Q
                         net (fo=3, routed)           0.130    -0.289    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[12]
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.075    -0.485    spi_slave_inst/AddressAndCommandD_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.954%)  route 0.147ns (51.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/Q
                         net (fo=8, routed)           0.147    -0.272    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[0]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.070    -0.472    spi_slave_inst/AddressAndCommandD_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 spi_slave_inst/MOSIr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X63Y63         FDRE                                         r  spi_slave_inst/MOSIr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/MOSIr_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.273    spi_slave_inst/p_1_in0
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.059    -0.488    spi_slave_inst/AddressAndCommandD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.940%)  route 0.147ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.270    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[5]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.071    -0.487    spi_slave_inst/AddressAndCommandD_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.987%)  route 0.159ns (53.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.258    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[2]
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.066    -0.478    spi_slave_inst/AddressAndCommandD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.571%)  route 0.155ns (52.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.263    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[3]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.047    -0.495    spi_slave_inst/AddressAndCommandD_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y61     SPI_DataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y59     SPI_DataOut_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61     SPI_DataOut_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61     SPI_DataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61     SPI_DataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     SPI_DataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     SPI_DataOut_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 output_counter_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.564%)  route 0.065ns (25.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 24.440 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    23.341 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    23.827    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.853 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.587    24.440    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    24.586 f  output_counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.065    24.651    output_counter_reg[3]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.045    24.696 r  output_reg_i_1/O
                         net (fo=1, routed)           0.000    24.696    output_next
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    22.787 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    23.316    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    24.200    clk20MHz
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.253    24.453    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.099    24.552    output_reg_reg
  -------------------------------------------------------------------
                         required time                        -24.552    
                         arrival time                          24.696    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 input_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.317%)  route 0.123ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.295    input_data_reg_reg_n_0_[0]
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.070    -0.489    input_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 input_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.285    input_data_reg_reg_n_0_[1]
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/C
                         clock pessimism              0.251    -0.546    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.066    -0.480    input_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.283    data3[1]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.060    -0.499    input_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.366%)  route 0.170ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.248    input_data_reg_reg_n_0_[13]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/C
                         clock pessimism              0.254    -0.543    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.075    -0.468    input_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.260    input_data_reg_reg_n_0_[6]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075    -0.483    input_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 input_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  input_data_reg_reg[27]/Q
                         net (fo=2, routed)           0.126    -0.268    data3[11]
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.060    -0.498    input_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 input_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[8]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[8]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.023    -0.535    input_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.111%)  route 0.138ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[7]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.017    -0.541    input_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.312    input_data_reg_reg_n_0_[9]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)        -0.007    -0.565    input_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y60     input_data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y60     input_data_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y22      output_counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.193ns (30.977%)  route 2.658ns (69.023%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          1.164     2.881    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     3.005    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.193ns (31.741%)  route 2.566ns (68.259%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.852     1.612    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.938 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.789    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.913 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     9.132    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.986     2.642    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.578     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     9.083    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.193ns (33.096%)  route 2.412ns (66.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.505     1.265    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     1.591 f  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=14, routed)          1.043     2.635    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.759 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     2.759    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.193ns (33.311%)  route 2.388ns (66.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.894     2.611    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.735 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     2.735    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.193ns (33.292%)  route 2.390ns (66.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.896     2.613    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.737 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     2.737    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     9.072    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.193ns (33.338%)  route 2.386ns (66.662%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.891     2.609    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.733 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     2.733    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.922%)  route 2.784ns (77.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.984     2.640    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.764 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     2.764    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.077     9.118    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.193ns (33.405%)  route 2.378ns (66.595%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.884     2.601    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.725 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     2.725    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.968     2.625    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.749    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     9.122    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  6.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT3 (Prop_lut3_I2_O)        0.048    -0.238 r  spi_slave_inst/addrcmnd_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    spi_slave_inst/p_0_in__0[2]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.414    spi_slave_inst/addrcmnd_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.048    -0.234 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.414    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  spi_slave_inst/addrcmnd_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_slave_inst/p_0_in__0[1]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.120    -0.425    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.237 r  spi_slave_inst/addrcmnd_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    spi_slave_inst/p_0_in__0[3]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.424    spi_slave_inst/addrcmnd_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/Q
                         net (fo=3, routed)           0.130    -0.289    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[12]
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.075    -0.485    spi_slave_inst/AddressAndCommandD_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.954%)  route 0.147ns (51.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/Q
                         net (fo=8, routed)           0.147    -0.272    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[0]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.070    -0.472    spi_slave_inst/AddressAndCommandD_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 spi_slave_inst/MOSIr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X63Y63         FDRE                                         r  spi_slave_inst/MOSIr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/MOSIr_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.273    spi_slave_inst/p_1_in0
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.059    -0.488    spi_slave_inst/AddressAndCommandD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.940%)  route 0.147ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.270    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[5]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.071    -0.487    spi_slave_inst/AddressAndCommandD_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.987%)  route 0.159ns (53.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.258    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[2]
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.066    -0.478    spi_slave_inst/AddressAndCommandD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.571%)  route 0.155ns (52.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.263    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[3]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.047    -0.495    spi_slave_inst/AddressAndCommandD_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y61     SPI_DataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y59     SPI_DataOut_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61     SPI_DataOut_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61     SPI_DataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61     SPI_DataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     SPI_DataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     SPI_DataOut_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     spi_slave_inst/AddressAndCommandD_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.849ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.094    74.023    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.597    output_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         73.597    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.849    

Slack (MET) :             45.849ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.094    74.023    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.597    output_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         73.597    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.849    

Slack (MET) :             45.849ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.094    74.023    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.597    output_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         73.597    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.849    

Slack (MET) :             45.908ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.094    74.040    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.614    output_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.614    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.908    

Slack (MET) :             45.908ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.094    74.040    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.614    output_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         73.614    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.908    

Slack (MET) :             45.908ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.094    74.040    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.614    output_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.614    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.908    

Slack (MET) :             45.908ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.094    74.040    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.614    output_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.614    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.908    

Slack (MET) :             46.051ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.094    74.059    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.633    output_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         73.633    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.051    

Slack (MET) :             46.051ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.094    74.059    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.633    output_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         73.633    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.051    

Slack (MET) :             46.051ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.094    74.059    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.633    output_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         73.633    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 output_counter_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@25.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.564%)  route 0.065ns (25.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 24.440 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    23.341 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    23.827    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.853 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.587    24.440    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    24.586 f  output_counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.065    24.651    output_counter_reg[3]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.045    24.696 r  output_reg_i_1/O
                         net (fo=1, routed)           0.000    24.696    output_next
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    22.787 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    23.316    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    24.200    clk20MHz
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.253    24.453    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.099    24.552    output_reg_reg
  -------------------------------------------------------------------
                         required time                        -24.552    
                         arrival time                          24.696    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 input_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.317%)  route 0.123ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.295    input_data_reg_reg_n_0_[0]
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.070    -0.489    input_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 input_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.285    input_data_reg_reg_n_0_[1]
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/C
                         clock pessimism              0.251    -0.546    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.066    -0.480    input_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.283    data3[1]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.060    -0.499    input_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.366%)  route 0.170ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.248    input_data_reg_reg_n_0_[13]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/C
                         clock pessimism              0.254    -0.543    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.075    -0.468    input_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.260    input_data_reg_reg_n_0_[6]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075    -0.483    input_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 input_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  input_data_reg_reg[27]/Q
                         net (fo=2, routed)           0.126    -0.268    data3[11]
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.060    -0.498    input_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 input_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[8]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[8]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.023    -0.535    input_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.111%)  route 0.138ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[7]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.017    -0.541    input_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.312    input_data_reg_reg_n_0_[9]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)        -0.007    -0.565    input_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y60     input_data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X61Y59     input_data_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y60     input_data_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     input_data_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y60     input_data_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     input_data_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y22      output_counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y24      output_counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y25      output_counter_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y22      output_counter_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 input_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.766ns (23.732%)  route 2.462ns (76.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[16]/Q
                         net (fo=2, routed)           1.611     1.282    spi_slave_inst/Q[16]
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.406 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.257    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.381 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     8.809    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 input_data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.766ns (24.441%)  route 2.368ns (75.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  input_data_reg_reg[24]/Q
                         net (fo=2, routed)           1.574     1.246    spi_slave_inst/Q[24]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.370 r  spi_slave_inst/SPI_DataOut[8]_i_3/O
                         net (fo=1, routed)           0.794     2.164    spi_slave_inst/SPI_DataOut[8]_i_3_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.288 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    SPI_DataOut[8]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.764    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 input_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.898ns (29.452%)  route 2.151ns (70.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[20]/Q
                         net (fo=2, routed)           1.241     0.872    spi_slave_inst/Q[20]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.296     1.168 r  spi_slave_inst/SPI_DataOut[4]_i_4/O
                         net (fo=1, routed)           0.910     2.078    spi_slave_inst/SPI_DataOut[4]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.202    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     8.760    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.642ns (23.623%)  route 2.076ns (76.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           2.076     1.747    spi_slave_inst/Q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.124     1.871 r  spi_slave_inst/SPI_DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    SPI_DataOut[1]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.029     8.760    SPI_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 input_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.774ns (28.434%)  route 1.948ns (71.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[30]/Q
                         net (fo=2, routed)           1.948     1.580    spi_slave_inst/Q[30]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.296     1.876 r  spi_slave_inst/SPI_DataOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SPI_DataOut[14]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.811    SPI_DataOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.115%)  route 1.794ns (69.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           1.794     1.425    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.295     1.720 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.031     8.762    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 input_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.779ns (31.019%)  route 1.732ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[29]/Q
                         net (fo=2, routed)           1.732     1.364    spi_slave_inst/Q[29]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.665 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     1.665    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     8.813    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.716ns (29.524%)  route 1.709ns (70.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           1.709     1.282    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.297     1.579 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     1.579    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.764    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 input_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.121%)  route 1.825ns (75.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  input_data_reg_reg[22]/Q
                         net (fo=2, routed)           1.825     1.435    spi_slave_inst/Q[22]
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.559 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     1.559    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.763    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.718ns (29.992%)  route 1.676ns (70.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           1.676     1.249    spi_slave_inst/Q[7]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.548 r  spi_slave_inst/SPI_DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.548    SPI_DataOut[7]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.763    SPI_DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  7.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 input_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[15]/Q
                         net (fo=2, routed)           0.583     0.188    spi_slave_inst/Q[15]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.233 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     0.233    SPI_DataOut[15]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.097    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 input_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.175%)  route 0.617ns (76.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[12]/Q
                         net (fo=2, routed)           0.617     0.199    spi_slave_inst/Q[12]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     0.096    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 input_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.246ns (30.970%)  route 0.548ns (69.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.548     0.137    spi_slave_inst/Q[21]
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.098     0.235 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.235    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092     0.070    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 input_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.256%)  route 0.614ns (76.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.614     0.197    spi_slave_inst/Q[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.091     0.070    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 input_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.093%)  route 0.619ns (76.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.619     0.202    spi_slave_inst/Q[11]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.247 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     0.247    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.091     0.067    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.246ns (29.645%)  route 0.584ns (70.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.584     0.173    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.098     0.271 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     0.068    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 input_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.959%)  route 0.661ns (78.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.243    spi_slave_inst/Q[3]
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.091     0.069    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.226ns (26.615%)  route 0.623ns (73.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.623     0.193    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.098     0.291 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     0.291    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.092     0.071    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.008%)  route 0.699ns (78.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.699     0.281    spi_slave_inst/Q[13]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     0.326    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.097    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.692%)  route 0.671ns (78.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.671     0.254    spi_slave_inst/Q[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.193ns (30.977%)  route 2.658ns (69.023%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          1.164     2.881    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     3.005    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.193ns (31.741%)  route 2.566ns (68.259%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.852     1.612    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.938 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.789    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.913 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     9.132    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.986     2.642    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.578     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     9.083    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.193ns (33.096%)  route 2.412ns (66.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.505     1.265    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     1.591 f  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=14, routed)          1.043     2.635    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.759 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     2.759    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.193ns (33.311%)  route 2.388ns (66.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.894     2.611    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.735 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     2.735    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.193ns (33.292%)  route 2.390ns (66.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.896     2.613    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.737 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     2.737    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     9.072    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.193ns (33.338%)  route 2.386ns (66.662%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.891     2.609    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.733 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     2.733    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.922%)  route 2.784ns (77.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.984     2.640    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.764 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     2.764    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.077     9.118    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.193ns (33.405%)  route 2.378ns (66.595%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.884     2.601    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.725 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     2.725    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.968     2.625    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.749    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     9.122    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  6.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT3 (Prop_lut3_I2_O)        0.048    -0.238 r  spi_slave_inst/addrcmnd_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    spi_slave_inst/p_0_in__0[2]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.340    spi_slave_inst/addrcmnd_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.048    -0.234 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.340    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  spi_slave_inst/addrcmnd_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_slave_inst/p_0_in__0[1]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.120    -0.351    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.237 r  spi_slave_inst/addrcmnd_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    spi_slave_inst/p_0_in__0[3]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.350    spi_slave_inst/addrcmnd_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/Q
                         net (fo=3, routed)           0.130    -0.289    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[12]
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.075    -0.411    spi_slave_inst/AddressAndCommandD_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.954%)  route 0.147ns (51.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/Q
                         net (fo=8, routed)           0.147    -0.272    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[0]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.070    -0.398    spi_slave_inst/AddressAndCommandD_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 spi_slave_inst/MOSIr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X63Y63         FDRE                                         r  spi_slave_inst/MOSIr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/MOSIr_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.273    spi_slave_inst/p_1_in0
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.059    -0.414    spi_slave_inst/AddressAndCommandD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.940%)  route 0.147ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.270    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[5]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.071    -0.413    spi_slave_inst/AddressAndCommandD_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.987%)  route 0.159ns (53.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.258    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[2]
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.066    -0.404    spi_slave_inst/AddressAndCommandD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.571%)  route 0.155ns (52.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.263    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[3]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.047    -0.421    spi_slave_inst/AddressAndCommandD_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 input_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.766ns (23.732%)  route 2.462ns (76.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[16]/Q
                         net (fo=2, routed)           1.611     1.282    spi_slave_inst/Q[16]
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.406 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.257    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.381 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     8.813    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input_data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.766ns (24.441%)  route 2.368ns (75.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  input_data_reg_reg[24]/Q
                         net (fo=2, routed)           1.574     1.246    spi_slave_inst/Q[24]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.370 r  spi_slave_inst/SPI_DataOut[8]_i_3/O
                         net (fo=1, routed)           0.794     2.164    spi_slave_inst/SPI_DataOut[8]_i_3_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.288 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    SPI_DataOut[8]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.768    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 input_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.898ns (29.452%)  route 2.151ns (70.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[20]/Q
                         net (fo=2, routed)           1.241     0.872    spi_slave_inst/Q[20]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.296     1.168 r  spi_slave_inst/SPI_DataOut[4]_i_4/O
                         net (fo=1, routed)           0.910     2.078    spi_slave_inst/SPI_DataOut[4]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.202    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     8.764    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.642ns (23.623%)  route 2.076ns (76.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           2.076     1.747    spi_slave_inst/Q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.124     1.871 r  spi_slave_inst/SPI_DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    SPI_DataOut[1]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.029     8.764    SPI_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 input_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.774ns (28.434%)  route 1.948ns (71.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[30]/Q
                         net (fo=2, routed)           1.948     1.580    spi_slave_inst/Q[30]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.296     1.876 r  spi_slave_inst/SPI_DataOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SPI_DataOut[14]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.815    SPI_DataOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.115%)  route 1.794ns (69.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           1.794     1.425    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.295     1.720 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.031     8.766    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 input_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.779ns (31.019%)  route 1.732ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[29]/Q
                         net (fo=2, routed)           1.732     1.364    spi_slave_inst/Q[29]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.665 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     1.665    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     8.817    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.716ns (29.524%)  route 1.709ns (70.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           1.709     1.282    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.297     1.579 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     1.579    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.768    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 input_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.121%)  route 1.825ns (75.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  input_data_reg_reg[22]/Q
                         net (fo=2, routed)           1.825     1.435    spi_slave_inst/Q[22]
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.559 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     1.559    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.767    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.718ns (29.992%)  route 1.676ns (70.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           1.676     1.249    spi_slave_inst/Q[7]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.548 r  spi_slave_inst/SPI_DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.548    SPI_DataOut[7]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.767    SPI_DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 input_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[15]/Q
                         net (fo=2, routed)           0.583     0.188    spi_slave_inst/Q[15]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.233 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     0.233    SPI_DataOut[15]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.093    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 input_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.175%)  route 0.617ns (76.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[12]/Q
                         net (fo=2, routed)           0.617     0.199    spi_slave_inst/Q[12]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     0.092    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 input_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.246ns (30.970%)  route 0.548ns (69.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.548     0.137    spi_slave_inst/Q[21]
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.098     0.235 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.235    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092     0.066    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 input_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.256%)  route 0.614ns (76.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.614     0.197    spi_slave_inst/Q[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.091     0.066    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 input_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.093%)  route 0.619ns (76.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.619     0.202    spi_slave_inst/Q[11]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.247 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     0.247    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.091     0.063    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.246ns (29.645%)  route 0.584ns (70.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.584     0.173    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.098     0.271 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     0.064    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 input_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.959%)  route 0.661ns (78.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.243    spi_slave_inst/Q[3]
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.091     0.065    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.226ns (26.615%)  route 0.623ns (73.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.623     0.193    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.098     0.291 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     0.291    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.092     0.067    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.008%)  route 0.699ns (78.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.699     0.281    spi_slave_inst/Q[13]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     0.326    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.093    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.692%)  route 0.671ns (78.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.671     0.254    spi_slave_inst/Q[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.092     0.064    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 output_counter_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0_1 fall@25.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.564%)  route 0.065ns (25.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 24.440 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    23.341 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    23.827    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.853 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.587    24.440    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    24.586 f  output_counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.065    24.651    output_counter_reg[3]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.045    24.696 r  output_reg_i_1/O
                         net (fo=1, routed)           0.000    24.696    output_next
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    22.787 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    23.316    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    24.200    clk20MHz
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.253    24.453    
                         clock uncertainty            0.098    24.551    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.099    24.650    output_reg_reg
  -------------------------------------------------------------------
                         required time                        -24.650    
                         arrival time                          24.696    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 input_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.317%)  route 0.123ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.295    input_data_reg_reg_n_0_[0]
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.070    -0.391    input_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 input_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.285    input_data_reg_reg_n_0_[1]
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/C
                         clock pessimism              0.251    -0.546    
                         clock uncertainty            0.098    -0.448    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.066    -0.382    input_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.283    data3[1]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.060    -0.401    input_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.366%)  route 0.170ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.248    input_data_reg_reg_n_0_[13]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/C
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.075    -0.370    input_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.260    input_data_reg_reg_n_0_[6]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075    -0.385    input_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 input_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  input_data_reg_reg[27]/Q
                         net (fo=2, routed)           0.126    -0.268    data3[11]
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.060    -0.400    input_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 input_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[8]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[8]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.023    -0.437    input_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.111%)  route 0.138ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[7]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.017    -0.443    input_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.312    input_data_reg_reg_n_0_[9]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)        -0.007    -0.467    input_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.193ns (30.977%)  route 2.658ns (69.023%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          1.164     2.881    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     3.005    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.193ns (31.741%)  route 2.566ns (68.259%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.852     1.612    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.938 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.789    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.913 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     9.132    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.986     2.642    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.578     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     9.083    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.193ns (33.096%)  route 2.412ns (66.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.505     1.265    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     1.591 f  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=14, routed)          1.043     2.635    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.759 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     2.759    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.193ns (33.311%)  route 2.388ns (66.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.894     2.611    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.735 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     2.735    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.193ns (33.292%)  route 2.390ns (66.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.896     2.613    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.737 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     2.737    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     9.072    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.193ns (33.338%)  route 2.386ns (66.662%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.891     2.609    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.733 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     2.733    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029     9.085    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.922%)  route 2.784ns (77.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.984     2.640    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.764 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     2.764    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.077     9.118    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.193ns (33.405%)  route 2.378ns (66.595%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           0.863     0.436    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.324     0.760 f  spi_slave_inst/SPI_DataOut[15]_i_6/O
                         net (fo=5, routed)           0.631     1.391    spi_slave_inst/SPI_DataOut[15]_i_6_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.326     1.717 f  spi_slave_inst/SPI_DataOut[15]_i_5/O
                         net (fo=13, routed)          0.884     2.601    spi_slave_inst/SPI_DataOut[15]_i_5_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.725 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     2.725    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.031     9.087    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.619    -0.848    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  spi_slave_inst/AddressAndCommandD_reg_reg[11]/Q
                         net (fo=4, routed)           1.131     0.739    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[11]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.124     0.863 r  spi_slave_inst/SPI_DataOut[15]_i_10/O
                         net (fo=1, routed)           0.669     1.532    spi_slave_inst/SPI_DataOut[15]_i_10_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.656 f  spi_slave_inst/SPI_DataOut[15]_i_4/O
                         net (fo=16, routed)          0.968     2.625    spi_slave_inst/SPI_DataOut[15]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.749    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     9.122    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  6.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT3 (Prop_lut3_I2_O)        0.048    -0.238 r  spi_slave_inst/addrcmnd_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    spi_slave_inst/p_0_in__0[2]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.340    spi_slave_inst/addrcmnd_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.048    -0.234 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.340    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  spi_slave_inst/addrcmnd_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_slave_inst/p_0_in__0[1]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.120    -0.351    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X65Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.282    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.237 r  spi_slave_inst/addrcmnd_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    spi_slave_inst/p_0_in__0[3]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.350    spi_slave_inst/addrcmnd_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[12]/Q
                         net (fo=3, routed)           0.130    -0.289    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[12]
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.075    -0.411    spi_slave_inst/AddressAndCommandD_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.954%)  route 0.147ns (51.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/Q
                         net (fo=8, routed)           0.147    -0.272    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[0]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[1]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.070    -0.398    spi_slave_inst/AddressAndCommandD_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 spi_slave_inst/MOSIr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.560    spi_slave_inst/clk_out1
    SLICE_X63Y63         FDRE                                         r  spi_slave_inst/MOSIr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  spi_slave_inst/MOSIr_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.273    spi_slave_inst/p_1_in0
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.798    spi_slave_inst/clk_out1
    SLICE_X62Y63         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.059    -0.414    spi_slave_inst/AddressAndCommandD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.940%)  route 0.147ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.270    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[5]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.071    -0.413    spi_slave_inst/AddressAndCommandD_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.987%)  route 0.159ns (53.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/AddressAndCommandD_reg_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.258    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[2]
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.066    -0.404    spi_slave_inst/AddressAndCommandD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.571%)  route 0.155ns (52.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X62Y62         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/AddressAndCommandD_reg_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.263    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[3]
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.047    -0.421    spi_slave_inst/AddressAndCommandD_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 input_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.766ns (23.732%)  route 2.462ns (76.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[16]/Q
                         net (fo=2, routed)           1.611     1.282    spi_slave_inst/Q[16]
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.406 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.257    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.381 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     8.809    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 input_data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.766ns (24.441%)  route 2.368ns (75.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  input_data_reg_reg[24]/Q
                         net (fo=2, routed)           1.574     1.246    spi_slave_inst/Q[24]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.370 r  spi_slave_inst/SPI_DataOut[8]_i_3/O
                         net (fo=1, routed)           0.794     2.164    spi_slave_inst/SPI_DataOut[8]_i_3_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.288 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    SPI_DataOut[8]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.764    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 input_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.898ns (29.452%)  route 2.151ns (70.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[20]/Q
                         net (fo=2, routed)           1.241     0.872    spi_slave_inst/Q[20]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.296     1.168 r  spi_slave_inst/SPI_DataOut[4]_i_4/O
                         net (fo=1, routed)           0.910     2.078    spi_slave_inst/SPI_DataOut[4]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.202    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     8.760    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.642ns (23.623%)  route 2.076ns (76.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           2.076     1.747    spi_slave_inst/Q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.124     1.871 r  spi_slave_inst/SPI_DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    SPI_DataOut[1]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.029     8.760    SPI_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 input_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.774ns (28.434%)  route 1.948ns (71.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[30]/Q
                         net (fo=2, routed)           1.948     1.580    spi_slave_inst/Q[30]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.296     1.876 r  spi_slave_inst/SPI_DataOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SPI_DataOut[14]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.811    SPI_DataOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.115%)  route 1.794ns (69.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           1.794     1.425    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.295     1.720 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.218     8.731    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.031     8.762    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 input_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.779ns (31.019%)  route 1.732ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[29]/Q
                         net (fo=2, routed)           1.732     1.364    spi_slave_inst/Q[29]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.665 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     1.665    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     8.813    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.716ns (29.524%)  route 1.709ns (70.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           1.709     1.282    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.297     1.579 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     1.579    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.764    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 input_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.121%)  route 1.825ns (75.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  input_data_reg_reg[22]/Q
                         net (fo=2, routed)           1.825     1.435    spi_slave_inst/Q[22]
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.559 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     1.559    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.763    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.718ns (29.992%)  route 1.676ns (70.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           1.676     1.249    spi_slave_inst/Q[7]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.548 r  spi_slave_inst/SPI_DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.548    SPI_DataOut[7]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.763    SPI_DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  7.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 input_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[15]/Q
                         net (fo=2, routed)           0.583     0.188    spi_slave_inst/Q[15]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.233 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     0.233    SPI_DataOut[15]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.097    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 input_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.175%)  route 0.617ns (76.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[12]/Q
                         net (fo=2, routed)           0.617     0.199    spi_slave_inst/Q[12]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     0.096    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 input_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.246ns (30.970%)  route 0.548ns (69.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.548     0.137    spi_slave_inst/Q[21]
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.098     0.235 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.235    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092     0.070    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 input_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.256%)  route 0.614ns (76.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.614     0.197    spi_slave_inst/Q[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.091     0.070    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 input_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.093%)  route 0.619ns (76.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.619     0.202    spi_slave_inst/Q[11]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.247 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     0.247    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.091     0.067    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.246ns (29.645%)  route 0.584ns (70.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.584     0.173    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.098     0.271 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     0.068    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 input_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.959%)  route 0.661ns (78.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.243    spi_slave_inst/Q[3]
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.091     0.069    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.226ns (26.615%)  route 0.623ns (73.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.623     0.193    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.098     0.291 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     0.291    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.092     0.071    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.008%)  route 0.699ns (78.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.699     0.281    spi_slave_inst/Q[13]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     0.326    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.097    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.692%)  route 0.671ns (78.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.671     0.254    spi_slave_inst/Q[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.218    -0.024    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 input_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.766ns (23.732%)  route 2.462ns (76.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[16]/Q
                         net (fo=2, routed)           1.611     1.282    spi_slave_inst/Q[16]
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.406 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.850     2.257    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.381 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    SPI_DataOut[0]
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X64Y61         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077     8.813    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input_data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.766ns (24.441%)  route 2.368ns (75.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  input_data_reg_reg[24]/Q
                         net (fo=2, routed)           1.574     1.246    spi_slave_inst/Q[24]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.370 r  spi_slave_inst/SPI_DataOut[8]_i_3/O
                         net (fo=1, routed)           0.794     2.164    spi_slave_inst/SPI_DataOut[8]_i_3_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.288 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    SPI_DataOut[8]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.768    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 input_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.898ns (29.452%)  route 2.151ns (70.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[20]/Q
                         net (fo=2, routed)           1.241     0.872    spi_slave_inst/Q[20]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.296     1.168 r  spi_slave_inst/SPI_DataOut[4]_i_4/O
                         net (fo=1, routed)           0.910     2.078    spi_slave_inst/SPI_DataOut[4]_i_4_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.202    SPI_DataOut[4]
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X63Y62         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     8.764    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.642ns (23.623%)  route 2.076ns (76.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           2.076     1.747    spi_slave_inst/Q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.124     1.871 r  spi_slave_inst/SPI_DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    SPI_DataOut[1]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[1]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.029     8.764    SPI_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 input_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.774ns (28.434%)  route 1.948ns (71.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[30]/Q
                         net (fo=2, routed)           1.948     1.580    spi_slave_inst/Q[30]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.296     1.876 r  spi_slave_inst/SPI_DataOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SPI_DataOut[14]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[14]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.815    SPI_DataOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.115%)  route 1.794ns (69.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -0.847    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.369 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           1.794     1.425    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.295     1.720 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.502     8.550    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.399     8.949    
                         clock uncertainty           -0.214     8.735    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.031     8.766    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 input_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.779ns (31.019%)  route 1.732ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  input_data_reg_reg[29]/Q
                         net (fo=2, routed)           1.732     1.364    spi_slave_inst/Q[29]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.665 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     1.665    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081     8.817    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.716ns (29.524%)  route 1.709ns (70.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           1.709     1.282    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.297     1.579 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     1.579    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.504     8.552    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.031     8.768    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 input_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.121%)  route 1.825ns (75.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  input_data_reg_reg[22]/Q
                         net (fo=2, routed)           1.825     1.435    spi_slave_inst/Q[22]
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.559 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     1.559    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.767    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.718ns (29.992%)  route 1.676ns (70.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.621    -0.846    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           1.676     1.249    spi_slave_inst/Q[7]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.548 r  spi_slave_inst/SPI_DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.548    SPI_DataOut[7]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[7]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031     8.767    SPI_DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 input_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[15]/Q
                         net (fo=2, routed)           0.583     0.188    spi_slave_inst/Q[15]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.233 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     0.233    SPI_DataOut[15]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.093    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 input_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.175%)  route 0.617ns (76.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[12]/Q
                         net (fo=2, routed)           0.617     0.199    spi_slave_inst/Q[12]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  spi_slave_inst/SPI_DataOut[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    SPI_DataOut[12]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[12]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     0.092    SPI_DataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 input_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.246ns (30.970%)  route 0.548ns (69.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.548     0.137    spi_slave_inst/Q[21]
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.098     0.235 r  spi_slave_inst/SPI_DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.235    SPI_DataOut[5]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[5]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092     0.066    SPI_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 input_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.256%)  route 0.614ns (76.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.614     0.197    spi_slave_inst/Q[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  spi_slave_inst/SPI_DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    SPI_DataOut[10]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.091     0.066    SPI_DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 input_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.093%)  route 0.619ns (76.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.619     0.202    spi_slave_inst/Q[11]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.247 r  spi_slave_inst/SPI_DataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     0.247    SPI_DataOut[11]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[11]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.091     0.063    SPI_DataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 input_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.246ns (29.645%)  route 0.584ns (70.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  input_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.584     0.173    spi_slave_inst/Q[18]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.098     0.271 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    SPI_DataOut[2]
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y61         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     0.064    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 input_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.959%)  route 0.661ns (78.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.243    spi_slave_inst/Q[3]
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  spi_slave_inst/SPI_DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    SPI_DataOut[3]
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.795    clk100MHz
    SLICE_X62Y60         FDRE                                         r  SPI_DataOut_reg[3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.091     0.065    SPI_DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.226ns (26.615%)  route 0.623ns (73.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.623     0.193    spi_slave_inst/Q[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.098     0.291 r  spi_slave_inst/SPI_DataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     0.291    SPI_DataOut[9]
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  SPI_DataOut_reg[9]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.092     0.067    SPI_DataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.008%)  route 0.699ns (78.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.699     0.281    spi_slave_inst/Q[13]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     0.326    SPI_DataOut[13]
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X60Y60         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     0.093    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SPI_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.692%)  route 0.671ns (78.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.671     0.254    spi_slave_inst/Q[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  spi_slave_inst/SPI_DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    SPI_DataOut[6]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=56, routed)          0.858    -0.797    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.214    -0.028    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.092     0.064    SPI_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.594ns  (logic 0.831ns (23.120%)  route 2.763ns (76.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.680    27.748    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y25          FDRE                                         r  output_counter_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.564    74.117    
                         clock uncertainty           -0.098    74.019    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.426    73.593    output_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         73.593    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.552ns  (logic 0.831ns (23.392%)  route 2.721ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 73.557 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.638    27.706    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.508    73.557    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578    74.134    
                         clock uncertainty           -0.098    74.036    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426    73.610    output_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.610    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    

Slack (MET) :             46.047ns  (required time - arrival time)
  Source:                 output_counter_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_counter_reg_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.429ns  (logic 0.831ns (24.237%)  route 2.598ns (75.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 73.554 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 24.153 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    26.489 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    20.776 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    22.437    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.533 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    24.153    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.459    24.612 f  output_counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.859    25.471    output_counter_reg[11]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    25.595 f  output_counter_reg[15]_i_4/O
                         net (fo=1, routed)           0.433    26.028    output_counter_reg[15]_i_4_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.124    26.152 f  output_counter_reg[15]_i_3/O
                         net (fo=2, routed)           0.791    26.943    output_counter_reg[15]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124    27.067 r  output_counter_reg[15]_i_1/O
                         net (fo=15, routed)          0.515    27.582    output_counter_reg[15]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     75.000    75.000 f  
    E3                                                0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    70.376 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    71.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    72.048 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    73.554    clk20MHz
    SLICE_X0Y24          FDRE                                         r  output_counter_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.600    74.153    
                         clock uncertainty           -0.098    74.055    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.426    73.629    output_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         73.629    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 46.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 output_counter_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.564%)  route 0.065ns (25.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 24.440 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    23.341 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    23.827    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.853 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.587    24.440    clk20MHz
    SLICE_X0Y22          FDRE                                         r  output_counter_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    24.586 f  output_counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.065    24.651    output_counter_reg[3]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.045    24.696 r  output_reg_i_1/O
                         net (fo=1, routed)           0.000    24.696    output_next
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    22.787 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    23.316    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    24.200    clk20MHz
    SLICE_X1Y22          FDRE                                         r  output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.253    24.453    
                         clock uncertainty            0.098    24.551    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.099    24.650    output_reg_reg
  -------------------------------------------------------------------
                         required time                        -24.650    
                         arrival time                          24.696    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 input_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.317%)  route 0.123ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.295    input_data_reg_reg_n_0_[0]
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.070    -0.391    input_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 input_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.285    input_data_reg_reg_n_0_[1]
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X59Y60         FDRE                                         r  input_data_reg_reg[2]/C
                         clock pessimism              0.251    -0.546    
                         clock uncertainty            0.098    -0.448    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.066    -0.382    input_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 input_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  input_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.283    data3[1]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[18]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.060    -0.401    input_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 input_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.366%)  route 0.170ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.588    -0.559    clk20MHz
    SLICE_X58Y60         FDRE                                         r  input_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  input_data_reg_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.248    input_data_reg_reg_n_0_[13]
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.858    -0.797    clk20MHz
    SLICE_X60Y61         FDRE                                         r  input_data_reg_reg[14]/C
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.075    -0.370    input_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 input_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  input_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.260    input_data_reg_reg_n_0_[6]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075    -0.385    input_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 input_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  input_data_reg_reg[27]/Q
                         net (fo=2, routed)           0.126    -0.268    data3[11]
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y59         FDRE                                         r  input_data_reg_reg[28]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.060    -0.400    input_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 input_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[8]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[8]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.023    -0.437    input_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 input_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.111%)  route 0.138ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.138    -0.292    input_data_reg_reg_n_0_[7]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[8]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.017    -0.443    input_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 input_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            input_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.589    -0.558    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  input_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.312    input_data_reg_reg_n_0_[9]
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=49, routed)          0.859    -0.796    clk20MHz
    SLICE_X61Y59         FDRE                                         r  input_data_reg_reg[10]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)        -0.007    -0.467    input_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    





