{
  "module_name": "dcn20_mpc.h",
  "hash_id": "8593dbdeabbebf95792d8e27e856958bfdc042b9cc1ae25ede23e65ae12150a1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_mpc.h",
  "human_readable_source": " \n\n#ifndef __DC_MPCC_DCN20_H__\n#define __DC_MPCC_DCN20_H__\n\n#include \"dcn10/dcn10_mpc.h\"\n\n#define TO_DCN20_MPC(mpc_base) \\\n\tcontainer_of(mpc_base, struct dcn20_mpc, base)\n\n#define MPC_REG_LIST_DCN2_0(inst)\\\n\tMPC_COMMON_REG_LIST_DCN1_0(inst),\\\n\tSRII(MPCC_TOP_GAIN, MPCC, inst),\\\n\tSRII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\\\n\tSRII(MPCC_BOT_GAIN_OUTSIDE, MPCC, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_SLOPE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_SLOPE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_SLOPE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_REGION_32_33, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_SLOPE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_SLOPE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_SLOPE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_REGION_32_33, MPCC_OGAM, inst),\\\n\tSRII(MPCC_MEM_PWR_CTRL, MPCC, inst),\\\n\tSRII(MPCC_OGAM_LUT_INDEX, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_LUT_RAM_CONTROL, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_LUT_DATA, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_MODE, MPCC_OGAM, inst)\n\n#define MPC_OUT_MUX_REG_LIST_DCN2_0(inst) \\\n\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(inst),\\\n\tSRII(CSC_MODE, MPC_OUT, inst),\\\n\tSRII(CSC_C11_C12_A, MPC_OUT, inst),\\\n\tSRII(CSC_C33_C34_A, MPC_OUT, inst),\\\n\tSRII(CSC_C11_C12_B, MPC_OUT, inst),\\\n\tSRII(CSC_C33_C34_B, MPC_OUT, inst),\\\n\tSRII(DENORM_CONTROL, MPC_OUT, inst),\\\n\tSRII(DENORM_CLAMP_G_Y, MPC_OUT, inst),\\\n\tSRII(DENORM_CLAMP_B_CB, MPC_OUT, inst)\n\n#define MPC_DBG_REG_LIST_DCN2_0() \\\n\tSR(MPC_OCSC_TEST_DEBUG_DATA),\\\n\tSR(MPC_OCSC_TEST_DEBUG_INDEX)\n\n#define MPC_REG_VARIABLE_LIST_DCN2_0 \\\n\tMPC_COMMON_REG_VARIABLE_LIST \\\n\tuint32_t MPCC_TOP_GAIN[MAX_MPCC]; \\\n\tuint32_t MPCC_BOT_GAIN_INSIDE[MAX_MPCC]; \\\n\tuint32_t MPCC_BOT_GAIN_OUTSIDE[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL1_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL2_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL1_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL2_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL1_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_END_CNTL2_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_REGION_32_33[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL1_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL2_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL1_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL2_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL1_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_END_CNTL2_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_REGION_32_33[MAX_MPCC];\\\n\tuint32_t MPCC_MEM_PWR_CTRL[MAX_MPCC];\\\n\tuint32_t MPCC_OGAM_LUT_INDEX[MAX_MPCC];\\\n\tuint32_t MPCC_OGAM_LUT_RAM_CONTROL[MAX_MPCC];\\\n\tuint32_t MPCC_OGAM_LUT_DATA[MAX_MPCC];\\\n\tuint32_t MPCC_OGAM_MODE[MAX_MPCC];\\\n\tuint32_t MPC_OCSC_TEST_DEBUG_DATA;\\\n\tuint32_t MPC_OCSC_TEST_DEBUG_INDEX;\\\n\tuint32_t CSC_MODE[MAX_OPP]; \\\n\tuint32_t CSC_C11_C12_A[MAX_OPP]; \\\n\tuint32_t CSC_C33_C34_A[MAX_OPP]; \\\n\tuint32_t CSC_C11_C12_B[MAX_OPP]; \\\n\tuint32_t CSC_C33_C34_B[MAX_OPP]; \\\n\tuint32_t DENORM_CONTROL[MAX_OPP]; \\\n\tuint32_t DENORM_CLAMP_G_Y[MAX_OPP]; \\\n\tuint32_t DENORM_CLAMP_B_CB[MAX_OPP];\n\n#define MPC_COMMON_MASK_SH_LIST_DCN2_0(mask_sh) \\\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\\\n\tSF(MPC_OCSC_TEST_DEBUG_INDEX, MPC_OCSC_TEST_DEBUG_INDEX, mask_sh),\\\n\tSF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\\\n\tSF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_SLOPE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B, MPCC_OGAM_RAMB_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B, MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B, MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_SLOPE_CNTL_B, MPCC_OGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B, MPCC_OGAM_RAMB_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B, MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_INDEX, MPCC_OGAM_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_RAM_CONTROL, MPCC_OGAM_LUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_RAM_CONTROL, MPCC_OGAM_LUT_RAM_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_RAM_CONTROL, MPCC_OGAM_CONFIG_STATUS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_DATA, MPCC_OGAM_LUT_DATA, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_MODE, MPCC_OGAM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MAX_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MIN_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MAX_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MIN_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MAX_B_CB, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MIN_B_CB, mask_sh),\\\n\tSF(CUR_VUPDATE_LOCK_SET0, CUR_VUPDATE_LOCK_SET, mask_sh)\n\n \n#define MPC_OCSC_TEST_DEBUG_DATA_STATUS_IDX 1\n\n#define MPC_DEBUG_REG_LIST_SH_DCN20 \\\n\t.MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE = 0\n\n#define MPC_DEBUG_REG_LIST_MASK_DCN20 \\\n\t.MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE = 0x3\n\n#define MPC_REG_FIELD_LIST_DCN2_0(type) \\\n\tMPC_REG_FIELD_LIST(type)\\\n\ttype MPCC_BG_BPC;\\\n\ttype MPCC_BOT_GAIN_MODE;\\\n\ttype MPCC_TOP_GAIN;\\\n\ttype MPCC_BOT_GAIN_INSIDE;\\\n\ttype MPCC_BOT_GAIN_OUTSIDE;\\\n\ttype MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE;\\\n\ttype MPC_OCSC_TEST_DEBUG_INDEX;\\\n\ttype MPC_OCSC_MODE;\\\n\ttype MPC_OCSC_C11_A;\\\n\ttype MPC_OCSC_C12_A;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_END_B;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_B;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_END_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_START_B;\\\n\ttype MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPCC_OGAM_MEM_PWR_FORCE;\\\n\ttype MPCC_OGAM_LUT_INDEX;\\\n\ttype MPCC_OGAM_LUT_WRITE_EN_MASK;\\\n\ttype MPCC_OGAM_LUT_RAM_SEL;\\\n\ttype MPCC_OGAM_CONFIG_STATUS;\\\n\ttype MPCC_OGAM_LUT_DATA;\\\n\ttype MPCC_OGAM_MODE;\\\n\ttype MPC_OUT_DENORM_MODE;\\\n\ttype MPC_OUT_DENORM_CLAMP_MAX_R_CR;\\\n\ttype MPC_OUT_DENORM_CLAMP_MIN_R_CR;\\\n\ttype MPC_OUT_DENORM_CLAMP_MAX_G_Y;\\\n\ttype MPC_OUT_DENORM_CLAMP_MIN_G_Y;\\\n\ttype MPC_OUT_DENORM_CLAMP_MAX_B_CB;\\\n\ttype MPC_OUT_DENORM_CLAMP_MIN_B_CB;\\\n\ttype MPCC_DISABLED;\\\n\ttype MPCC_OGAM_MEM_PWR_DIS;\n\nstruct dcn20_mpc_registers {\n\tMPC_REG_VARIABLE_LIST_DCN2_0\n};\n\nstruct dcn20_mpc_shift {\n\tMPC_REG_FIELD_LIST_DCN2_0(uint8_t)\n};\n\nstruct dcn20_mpc_mask {\n\tMPC_REG_FIELD_LIST_DCN2_0(uint32_t)\n};\n\nstruct dcn20_mpc {\n\tstruct mpc base;\n\n\tint mpcc_in_use_mask;\n\tint num_mpcc;\n\tconst struct dcn20_mpc_registers *mpc_regs;\n\tconst struct dcn20_mpc_shift *mpc_shift;\n\tconst struct dcn20_mpc_mask *mpc_mask;\n};\n\nvoid dcn20_mpc_construct(struct dcn20_mpc *mpcc20,\n\tstruct dc_context *ctx,\n\tconst struct dcn20_mpc_registers *mpc_regs,\n\tconst struct dcn20_mpc_shift *mpc_shift,\n\tconst struct dcn20_mpc_mask *mpc_mask,\n\tint num_mpcc);\n\nvoid mpc2_update_blending(\n\tstruct mpc *mpc,\n\tstruct mpcc_blnd_cfg *blnd_cfg,\n\tint mpcc_id);\n\nvoid mpc2_set_denorm(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tenum dc_color_depth output_depth);\n\nvoid mpc2_set_denorm_clamp(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tstruct mpc_denorm_clamp denorm_clamp);\n\nvoid mpc2_set_output_csc(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tconst uint16_t *regval,\n\tenum mpc_output_csc_mode ocsc_mode);\n\nvoid mpc2_set_ocsc_default(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tenum dc_color_space color_space,\n\tenum mpc_output_csc_mode ocsc_mode);\n\nvoid mpc2_set_output_gamma(\n\tstruct mpc *mpc,\n\tint mpcc_id,\n\tconst struct pwl_params *params);\n\nvoid mpc2_assert_idle_mpcc(struct mpc *mpc, int id);\nvoid mpc2_assert_mpcc_idle_before_connect(struct mpc *mpc, int mpcc_id);\nvoid mpc20_power_on_ogam_lut(struct mpc *mpc, int mpcc_id, bool power_on);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}