** Name: SimpleTwoStageOpAmp_SimpleOpAmp81_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp81_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=7e-6 W=29e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=36e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 sourceNmos sourceNmos nmos4 L=4e-6 W=93e-6
mDiodeTransistorNmos4 FirstStageYout1 FirstStageYout1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=9e-6 W=93e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=2e-6 W=17e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=91e-6
mNormalTransistorNmos7 outFirstStage FirstStageYout1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=9e-6 W=93e-6
mNormalTransistorNmos8 out outFirstStage sourceNmos sourceNmos nmos4 L=5e-6 W=84e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=306e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=177e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack2Load2 sourceNmos sourceNmos nmos4 L=4e-6 W=93e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=31e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=31e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=72e-6
mNormalTransistorPmos15 outFirstStage outInputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=198e-6
mNormalTransistorPmos16 out outInputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=2e-6 W=332e-6
mNormalTransistorPmos17 FirstStageYout1 outInputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=198e-6
mNormalTransistorPmos18 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=75e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=75e-6
mNormalTransistorPmos20 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=503e-6
Capacitor1 outFirstStage out 4.80001e-12
Capacitor2 out sourceNmos 10e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp81_3

** Expected Performance Values: 
** Gain: 125 dB
** Power consumption: 3.47701 mW
** Area: 10776 (mu_m)^2
** Transit frequency: 5.19901 MHz
** Transit frequency with error factor: 5.19937 MHz
** Slew rate: 9.4986 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 138 dB
** VoutMax: 3.72001 V
** VoutMin: 0.570001 V
** VcmMax: 5.08001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 84.6251 muA
** NormalTransistorPmos: -44.2829 muA
** NormalTransistorPmos: -68.4439 muA
** NormalTransistorPmos: -44.2829 muA
** NormalTransistorPmos: -68.4439 muA
** DiodeTransistorNmos: 44.2821 muA
** NormalTransistorNmos: 44.2831 muA
** NormalTransistorNmos: 44.2821 muA
** DiodeTransistorNmos: 44.2831 muA
** NormalTransistorNmos: 48.3201 muA
** NormalTransistorNmos: 48.3211 muA
** NormalTransistorNmos: 24.1601 muA
** NormalTransistorNmos: 24.1601 muA
** NormalTransistorNmos: 463.917 muA
** NormalTransistorPmos: -463.916 muA
** NormalTransistorPmos: -463.917 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -84.6259 muA
** DiodeTransistorPmos: -84.6269 muA


** Expected Voltages: 
** ibias: 1.13001  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.979001  V
** outInputVoltageBiasXXpXX1: 2.80101  V
** outSourceVoltageBiasXXnXX1: 0.556001  V
** outSourceVoltageBiasXXpXX1: 4.11501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.489001  V
** innerTransistorStack1Load2: 0.553001  V
** innerTransistorStack2Load2: 0.555001  V
** out1: 1.18401  V
** sourceGCC1: 3.52301  V
** sourceGCC2: 3.52301  V
** sourceTransconductance: 1.79201  V
** innerStageBias: 3.75901  V


.END