Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Arora, S., Balsara, P.T., Bhatia, D.K.","Effect of sampling time and sampling instant on the frequency response of a boost converter",2016,"IECON Proceedings (Industrial Electronics Conference)",,, 7793125,"7155","7160",,,10.1109/IECON.2016.7793125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010073065&doi=10.1109%2fIECON.2016.7793125&partnerID=40&md5=3ef71f8cb3c92d96dffbab3892f6c1b9",Conference Paper,Scopus,2-s2.0-85010073065
"Arora, S., Balsara, P.T., Bhatia, D.K.","Digital implementation of constant power load (CPL), active resistive load, constant current load and combinations",2016,"2016 IEEE Dallas Circuits and Systems Conference, DCAS 2016",,, 7791138,"","",,,10.1109/DCAS.2016.7791138,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011294859&doi=10.1109%2fDCAS.2016.7791138&partnerID=40&md5=69019edde10c6ae07b3f56b53c8b1dc7",Conference Paper,Scopus,2-s2.0-85011294859
"Sivaji, V., Bhatia, D.K., Prasad, S.","Novel technique for sleep apnea monitoring",2015,"2015 IEEE 12th International Conference on Wearable and Implantable Body Sensor Networks, BSN 2015",,, 7299418,"","",,,10.1109/BSN.2015.7299418,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961612923&doi=10.1109%2fBSN.2015.7299418&partnerID=40&md5=95dd048297fe06e64282e31f5e40de7e",Conference Paper,Scopus,2-s2.0-84961612923
"Manohar, S.K., Hunt, L.R., Balsara, P.T., Bhatia, D.K., Paduvalli, V.V.","Minimum Phase Wide Output Range Digitally Controlled SIDO Boost Converter",2015,"IEEE Transactions on Circuits and Systems I: Regular Papers","62","9", 7214331,"2351","2360",,,10.1109/TCSI.2015.2466871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940978335&doi=10.1109%2fTCSI.2015.2466871&partnerID=40&md5=54e7b246bb1bf160b10452e75745cfcd",Article,Scopus,2-s2.0-84940978335
"Manohar, S. K., Hunt, L. R., Balsara, P. T., Bhatia, D. K., Paduvalli, V. V.","Minimum Phase Wide Output Range Digitally Controlled SIDO Boost Converter",2015,"IEEE Transactions on Circuits and Systems I: Regular Papers",,,,"","",,,10.1109/TCSI.2015.2466871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940197829&doi=10.1109%2fTCSI.2015.2466871&partnerID=40&md5=78840fe6f7497533a28ef0eb930bc42a",Article in Press,Scopus,2-s2.0-84940197829
"Sivaji, V., Bhatia, D.K., Prasad, S.","RF powered sleep apnea monitoring system",2015,"8th ACM International Conference on PErvasive Technologies Related to Assistive Environments, PETRA 2015 - Proceedings",,, a98,"","",,,10.1145/276993.69588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957044291&doi=10.1145%2f276993.69588&partnerID=40&md5=b4bcc08aa1d1309ee899f5a1ae36b134",Conference Paper,Scopus,2-s2.0-84957044291
"Arora, S., Balsara, P.T., Bhatia, D.K., Taylor, R.J., Hunt, B.","Gain and Phase (Gap) measurement device",2015,"Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC","2015-May","May", 7104692,"2453","2458",,2,10.1109/APEC.2015.7104692,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937926176&doi=10.1109%2fAPEC.2015.7104692&partnerID=40&md5=68c0646495be9ac2451b9f326049f12f",Conference Paper,Scopus,2-s2.0-84937926176
"Deshpande, G., Bhatia, D.","Effect of switchbox topologies and net ordering on 3D FPGA routing",2014,"2014 IEEE Dallas Circuits and Systems Conference: Enabling an Internet of Things - From Sensors to Servers, DCAS 2014",,, 6965330,"","",,,10.1109/DCAS.2014.6965330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84918555287&doi=10.1109%2fDCAS.2014.6965330&partnerID=40&md5=19f1c1aad5e1f0e75dea845a101fd176",Conference Paper,Scopus,2-s2.0-84918555287
"Walker, W.P., Bhatia, D.K.","Automated ingestion detection for a health monitoring system",2014,"IEEE Journal of Biomedical and Health Informatics","18","2", 6594833,"682","692",,5,10.1109/JBHI.2013.2279193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896479375&doi=10.1109%2fJBHI.2013.2279193&partnerID=40&md5=e4a831bf288351f5f3b21b8a0d6f7d7d",Article,Scopus,2-s2.0-84896479375
"Bhatia, D., Aroul, A.L.P.","Antenna designs for wearable body sensor communication",2013,"ACM International Conference Proceeding Series",,,,"","",,,10.1145/2504335.2504348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888239008&doi=10.1145%2f2504335.2504348&partnerID=40&md5=b2250a97a2bc35ea500bfd969e4b8998",Conference Paper,Scopus,2-s2.0-84888239008
"Walker, W.P., Bhatia, D.","Towards automated ingestion detection: Swallow sounds",2011,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6091788,"7075","7078",,3,10.1109/IEMBS.2011.6091788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84055224009&doi=10.1109%2fIEMBS.2011.6091788&partnerID=40&md5=fe5a7144c235034dc4a34e4d43bae829",Conference Paper,Scopus,2-s2.0-84055224009
"Aroul, A.L.P., Bhatia, D.","Study of performance and propagation characteristics of wire and planar structures around human body",2011,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6090997,"4014","4017",,1,10.1109/IEMBS.2011.6090997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84055211750&doi=10.1109%2fIEMBS.2011.6090997&partnerID=40&md5=88f5e56a88dba94ee76560b5b75c9a45",Conference Paper,Scopus,2-s2.0-84055211750
"Walker, W., Bhatia, D.","Swallow sound analysis for automated ingestion detection",2011,"ACM International Conference Proceeding Series",,, 22,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858050296&partnerID=40&md5=bc6d0b52c7152a3bc9455e07f44986f4",Conference Paper,Scopus,2-s2.0-84858050296
"Aroul, A.L., Bhatia, D.","Study of performance and propagation characteristics of wire and planar structures around human body.",2011,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2011",,,"4014","4017",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863588009&partnerID=40&md5=35137f231c7977f36923635f2b944cdc",Article,Scopus,2-s2.0-84863588009
"Walker, W.P., Bhatia, D.","Towards automated ingestion detection: swallow sounds.",2011,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2011",,,"7075","7078",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864586300&partnerID=40&md5=cb2387a6262734aea785b92116180ba0",Article,Scopus,2-s2.0-84864586300
"Bhatia, D.K.","Welcome message from the BSN 2011 general chair",2011,"Proceedings - 2011 International Conference on Body Sensor Networks, BSN 2011",,, 5955329,"","",,,10.1109/BSN.2011.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052012684&doi=10.1109%2fBSN.2011.47&partnerID=40&md5=df0897b2a1e90cb0ffb77ae02a72a01c",Editorial,Scopus,2-s2.0-80052012684
"Shah, A.R., Aroul, A.L.P., Bhatia, D.","HAMS: Health and activity monitoring system",2011,"Proceedings of the 8th IASTED International Conference on Biomedical Engineering, Biomed 2011",,,,"467","474",,,10.2316/P.2011.723-099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958126388&doi=10.2316%2fP.2011.723-099&partnerID=40&md5=6219cfa8109e6f01b2205d5a9f6cf86a",Conference Paper,Scopus,2-s2.0-79958126388
"Rajasekaran, A., Lande, A.I., Bhatia, D.","Ultra-low-power intelligent PWM controller for vibration energy harvesting power supplies",2009,"Proceedings of the 2009 IEEE Dallas Circuits and Systems Workshop: Energy Efficient Circuits and Systems, DCAS-2009",,, 5505734,"11","14",,,10.1109/DCAS.2009.5505734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955363491&doi=10.1109%2fDCAS.2009.5505734&partnerID=40&md5=753c026369ca86ca221a73d1a1da17a7",Conference Paper,Scopus,2-s2.0-77955363491
"Hande, A., Bridgelall, R., Bhatia, D.","Energy harvesting for active RF sensors and ID tags",2009,"Energy Harvesting Technologies",,,,"459","492",,3,10.1007/978-0-387-76464-1_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955357789&doi=10.1007%2f978-0-387-76464-1_18&partnerID=40&md5=14d8b026143a1939227d0c7bf44ca270",Book Chapter,Scopus,2-s2.0-77955357789
"Walker, W., Aroul, A.L., Bhatia, D.","Mobile health monitoring systems.",2009,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"5199","5202",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903857274&partnerID=40&md5=164580fa15988af570f005d1d28d35a2",Article,Scopus,2-s2.0-84903857274
"Walker, W., Praveen Aroul, A.L., Bhatia, D.","Mobile health monitoring systems",2009,"Proceedings of the 31st Annual International Conference of the IEEE Engineering in Medicine and Biology Society: Engineering the Future of Biomedicine, EMBC 2009",,, 5334583,"5199","5202",,12,10.1109/IEMBS.2009.5334583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951071298&doi=10.1109%2fIEMBS.2009.5334583&partnerID=40&md5=0fab2079a2b0babfcfc0d6ed4056da83",Conference Paper,Scopus,2-s2.0-77951071298
"Aroul, A.L.P., Manohar, A., Bhatia, D., Estevez, L.","Power efficient multi-band contextual activity monitoring for assistive environments",2008,"1st International Conference on Pervasive Technologies Related to Assistive Environments, PETRA 2008",,, 19,"","",,8,10.1145/1389586.1389609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549119142&doi=10.1145%2f1389586.1389609&partnerID=40&md5=cf77ca068024dbcc709003368cfd8178",Conference Paper,Scopus,2-s2.0-57549119142
"Manohar, A., Bhatia, D.","Pressure detection and wireless interface for patient bed",2008,"2008 IEEE-BIOCAS Biomedical Circuits and Systems Conference, BIOCAS 2008",,, 4696956,"389","392",,6,10.1109/BIOCAS.2008.4696956,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63649100703&doi=10.1109%2fBIOCAS.2008.4696956&partnerID=40&md5=a853f3708448dfcfaad4e165f029ee53",Conference Paper,Scopus,2-s2.0-63649100703
"Bhoj, S., Bhatia, D.","Early stage FPGA interconnect leakage power estimation",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751898,"438","443",,1,10.1109/ICCD.2008.4751898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349118720&doi=10.1109%2fICCD.2008.4751898&partnerID=40&md5=d1ecce5cc326e447be8129abbbe4f68d",Conference Paper,Scopus,2-s2.0-62349118720
"Bhoj, S., Bhatia, D.","A dynamic temperature control simulation system for FPGAs",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4630033,"659","662",,,10.1109/FPL.2008.4630033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949129179&doi=10.1109%2fFPL.2008.4630033&partnerID=40&md5=08469af6c1bd4276f464e234254f59a6",Conference Paper,Scopus,2-s2.0-54949129179
"Praveen Aroul, A.L., Bhatia, D., Estevez, L.","Energy-efficient ambulatory activity monitoring for disease management",2008,"Proc. 5th Int. Workshop on Wearable and Implantable Body Sensor Networks, BSN2008, in conjunction with the 5th Int. Summer School and Symp. on Medical Devices and Biosensors, ISSS-MDBS 2008",,, 4575053,"201","204",,8,10.1109/ISSMDBS.2008.4575053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51949118116&doi=10.1109%2fISSMDBS.2008.4575053&partnerID=40&md5=3d08446be0bdf38ca35e52bc93aaf39f",Conference Paper,Scopus,2-s2.0-51949118116
"Bhoj, S., Bhatia, D.","Pre-route interconnect capacitance and power estimation in fpgas",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380641,"159","164",,1,10.1109/FPL.2007.4380641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149092105&doi=10.1109%2fFPL.2007.4380641&partnerID=40&md5=81236675f475af47b7d19a469996ba10",Conference Paper,Scopus,2-s2.0-48149092105
"Shah, J.P., Aroul, P., Hande, A., Bhatia, D.","Remote cardiac activity monitoring using multihop wireless sensor networks",2007,"2007 IEEE Dallas Engineering in Medicine and Biology Workshop, DEMBS",,, 4454194,"142","145",,3,10.1109/EMBSW.2007.4454194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48949118119&doi=10.1109%2fEMBSW.2007.4454194&partnerID=40&md5=0bf0f2190a30502392defa5d06ff268d",Conference Paper,Scopus,2-s2.0-48949118119
"Bhatia, D., Estevez, L., Rao, S.","Energy efficient contextual sensing for elderly care",2007,"Annual International Conference of the IEEE Engineering in Medicine and Biology - Proceedings",,, 4353223,"4052","4055",,14,10.1109/IEMBS.2007.4353223,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57649205819&doi=10.1109%2fIEMBS.2007.4353223&partnerID=40&md5=3b85f5f1b1680d861716da93eb4e92ab",Conference Paper,Scopus,2-s2.0-57649205819
"Polk, T.W., Walker, W.P., Bhatia, D.K.","A wireless telemedicine system with extended reporting range and priority messaging",2007,"2007 IEEE Dallas Engineering in Medicine and Biology Workshop, DEMBS",,, 4454193,"138","141",,,10.1109/EMBSW.2007.4454193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48949118120&doi=10.1109%2fEMBSW.2007.4454193&partnerID=40&md5=2fdb32b3a09398eba9855aeb3e8ff70a",Conference Paper,Scopus,2-s2.0-48949118120
"Bhatia, D., Estevez, L., Rao, S.","Energy efficient contextual sensing for elderly care.",2007,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"4052","4055",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903865946&partnerID=40&md5=a432e7ead6a967537d4c091d3f036eee",Article,Scopus,2-s2.0-84903865946
"Bhatia, D., Rao, S., Hande, A.","2007 IEEE Dallas Engineering in Medicine and Biology Workshop, DEMBS: Foreword",2007,"2007 IEEE Dallas Engineering in Medicine and Biology Workshop, DEMBS",,, 4454154,"","",,,10.1109/EMBSW.2007.4454154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48949118149&doi=10.1109%2fEMBSW.2007.4454154&partnerID=40&md5=1247cf215279739f3b5a520408e6fd5f",Editorial,Scopus,2-s2.0-48949118149
"Bhoj, S., Bhatia, D.","Thermal modeling and temperature driven placement for FPGAs",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4252819,"1053","1056",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548845635&partnerID=40&md5=da49594ec8605f0f869ee5a5f9ce59ae",Conference Paper,Scopus,2-s2.0-34548845635
"Hande, A., Polk, T., Walker, W., Bhatia, D.","Indoor solar energy harvesting for sensor network router nodes",2007,"Microprocessors and Microsystems","31","6",,"420","432",,90,10.1016/j.micpro.2007.02.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34447275424&doi=10.1016%2fj.micpro.2007.02.006&partnerID=40&md5=f0115e55d924d21c7c980ff5cc1ae7cf",Article,Scopus,2-s2.0-34447275424
"Singh, S.P., Bhoj, S., Balasubramanian, D., Nagda, T., Bhatia, D., Balsara, P.","Network interface for NoC based architectures",2007,"International Journal of Electronics","94","5",,"531","547",,2,10.1080/00207210701306462,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547257858&doi=10.1080%2f00207210701306462&partnerID=40&md5=5fb7264a9c6df6758ba83f6e0119dd4e",Conference Paper,Scopus,2-s2.0-34547257858
"Polk, T., Walker, W., Hande, A., Bhatia, D.","Wireless telemetry for oxygen saturation measurements",2006,"IEEE 2006 Biomedical Circuits and Systems Conference Healthcare Technology, BioCAS 2006",,, 4600336,"174","177",,9,10.1109/BIOCAS.2006.4600336,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949139817&doi=10.1109%2fBIOCAS.2006.4600336&partnerID=40&md5=78475ce88a2640437415f498d3800b44",Conference Paper,Scopus,2-s2.0-52949139817
"Subramanian, N., Bharadwaj, R., Bhatia, D.","A leakage aware design methodology for power-gated programmable architectures",2006,"Proceedings - 2006 IEEE International Conference on Field Programmable Technology, FPT 2006",,, 4042455,"301","304",,,10.1109/FPT.2006.270333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749087104&doi=10.1109%2fFPT.2006.270333&partnerID=40&md5=6a258ddfec3badedc6baf6fea5b7d133",Conference Paper,Scopus,2-s2.0-43749087104
"Hande, A., Polk, T., Walker, W., Bhatia, D.","Self-powered wireless sensor networks for remote patient monitoring in hospitals",2006,"Sensors","6","9",,"1102","1117",,58,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749564787&partnerID=40&md5=ae665113b3085f310c8adb8031c65091",Article,Scopus,2-s2.0-33749564787
"Konar, R., Bharadwaj, R., Bhatia, D., Balsara, P.T.","Exploring logic block granularity in leakage tolerant FPGA",2006,"Proceedings of the IEEE International Conference on VLSI Design","2006",, 1581548,"754","757",,,10.1109/VLSID.2006.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748563664&doi=10.1109%2fVLSID.2006.87&partnerID=40&md5=8b333d0dea96466be1382a2fba8be2ad",Conference Paper,Scopus,2-s2.0-33748563664
"Kannan, P., Bhatia, D.","Interconnect estimation for FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","8", 1637741,"1523","1534",,12,10.1109/TCAD.2005.857312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746651161&doi=10.1109%2fTCAD.2005.857312&partnerID=40&md5=1683a9d309ba53f135aa5c934b48e3d4",Article,Scopus,2-s2.0-33746651161
"Singh, S.P., Bhoj, S., Balasubramanian, D., Nagda, T., Bhatia, D., Balsara, P.","Generic network interfaces for plug and play NoC based architecture",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3985 LNCS",,,"287","298",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749054114&partnerID=40&md5=8233b19cfc9fb7c50df70d2b2fee153f",Conference Paper,Scopus,2-s2.0-33749054114
"Balachandran, S., Bhatia, D.","Timing aware interconnect prediction models for fpgas",2005,"Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL","2005",, 1515717,"167","172",,,10.1109/FPL.2005.1515717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746933844&doi=10.1109%2fFPL.2005.1515717&partnerID=40&md5=7e0a1ac873fd4a905386abaa8881d6a7",Conference Paper,Scopus,2-s2.0-33746933844
"Bharadwaj, R.P., Konar, R., Bhatia, D., Balsara, P.","FPGA architecture for standby power management",2005,"Proceedings - 2005 IEEE International Conference on Field Programmable Technology","2005",, 1568544,"181","188",,8,10.1109/FPT.2005.1568544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846591916&doi=10.1109%2fFPT.2005.1568544&partnerID=40&md5=3ebe487ee9c8e3fee642f965efffb60d",Conference Paper,Scopus,2-s2.0-33846591916
"Bharadwaj, R.P., Konar, R., Balsara, P.T., Bhatia, D.","Exploiting temporal idleness to reduce leakage power in programmable architectures",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466244,"651","656",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949032646&partnerID=40&md5=f1b2cfac16175675225c242eba6d7e6f",Conference Paper,Scopus,2-s2.0-36949032646
"Chugh, M., Bhatia, D., Balsara, P.T.","Design and implementation of configurable W-CDMA rake receiver architectures on FPGA",2005,"Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005","2005",, 1419992,"","",,8,10.1109/IPDPS.2005.162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746316541&doi=10.1109%2fIPDPS.2005.162&partnerID=40&md5=a53c3bf7deac4410ec80d30f8da48cb3",Conference Paper,Scopus,2-s2.0-33746316541
"Manimegalai, R., Soumya, E.S., Muralidharan, V., Ravindran, B., Kamakoti, V., Bhatia, D.","Placement and routing for 3D-FPGAs using reinforcement learning and support vector machines",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"451","456",,5,10.1109/ICVD.2005.137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944462243&doi=10.1109%2fICVD.2005.137&partnerID=40&md5=157f494b87d2816c8abceaeff6e9585b",Conference Paper,Scopus,2-s2.0-27944462243
"Gangadhar, M., Bhatia, D.","FPGA based EBCOT architecture for JPEG 2000",2005,"Microprocessors and Microsystems","29","8-9",,"363","373",,13,10.1016/j.micpro.2004.10.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24144501132&doi=10.1016%2fj.micpro.2004.10.006&partnerID=40&md5=cb151b77e6d4e8d5c160ad6a5ff1e9b0",Article,Scopus,2-s2.0-24144501132
"Balachandran, S., Bhatia, D.","A priori wirelength and interconnect estimation based on circuit characteristics",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","7",,"1054","1065",,19,10.1109/TCAD.2005.850868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22544444525&doi=10.1109%2fTCAD.2005.850868&partnerID=40&md5=03b02ef4ab8b9c04378055e00d2efaef",Article,Scopus,2-s2.0-22544444525
"Kannan, P., Bhatia, D.","Estimating pre-placement fpga interconnection requirements",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"869","874",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342505741&partnerID=40&md5=4d4e4eff095c04bdfe11394ab2f43b66",Conference Paper,Scopus,2-s2.0-2342505741
"Kannan, P., Balachandran, S., Bhatia, D.","On metrics for comparing interconnect estimation methods for FPGAs",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","4",,"381","385",,3,10.1109/TVLSI.2004.825865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442701953&doi=10.1109%2fTVLSI.2004.825865&partnerID=40&md5=9926f77332adebdb29ed880d11b5b9ba",Conference Paper,Scopus,2-s2.0-2442701953
"Kannan, P., Bhatia, D.","Interconnect estimation for FPGAs under timing driven domains",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"344","349",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344551064&partnerID=40&md5=ff7a7e78d41a62f8216c6a18b8db88fa",Conference Paper,Scopus,2-s2.0-0344551064
"Balachandran, S., Bhatia, D.","A-Priori Wirelength and Interconnect Estimation Based on Ciruit Characteristics",2003,"International Workshop on System Level Interconnect Prediction",,,,"77","84",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442352371&partnerID=40&md5=d77d6cf19d6ad33ae4424eab6537b94e",Conference Paper,Scopus,2-s2.0-1442352371
"Kannan, P., Bhatia, D.","Interconnect estimation for segmented FPGA architectures",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241528,"295","296",,1,10.1109/SOC.2003.1241528,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945415494&doi=10.1109%2fSOC.2003.1241528&partnerID=40&md5=0ec9e0320984824e9dd22383474548c8",Conference Paper,Scopus,2-s2.0-84945415494
"Gangadhar, M., Bhatia, D.","FPGA based EBCOT architecture for JPEG 2000",2003,"Proceedings - 2003 IEEE International Conference on Field-Programmable Technology, FPT 2003",,, 1275752,"228","233",,7,10.1109/FPT.2003.1275752,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946073238&doi=10.1109%2fFPT.2003.1275752&partnerID=40&md5=16d254197b24db4f10e137730411533b",Conference Paper,Scopus,2-s2.0-84946073238
"Emmert, J.M., Lodha, S., Bhatia, D.K.","On using tabu search for design automation of VLSI systems",2003,"Journal of Heuristics","9","1",,"75","90",,,10.1023/A:1021893712145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037280604&doi=10.1023%2fA%3a1021893712145&partnerID=40&md5=4add334c04b671d8bb2f5133486784dc",Article,Scopus,2-s2.0-0037280604
"Kannan, P., Balachandran, S., Bhatia, D.","Rapid and reliable routability estimation for FPGAs",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438 LNCS",,,"242","252",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955152122&partnerID=40&md5=3cb7aec693408fff03c8f94b0b16cd60",Conference Paper,Scopus,2-s2.0-79955152122
"Kannan, P., Balachandran, S., Bhatia, D.","On metrics for comparing routability estimation methods for FPGAs",2002,"Proceedings - Design Automation Conference",,,,"70","75",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036054366&partnerID=40&md5=64e88512b703f55f29927980593a7dc4",Conference Paper,Scopus,2-s2.0-0036054366
"Balachandran, S., Kannan, P., Bhatia, D.","On routing demand and congestion estimation for FPGAs",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 995008,"639","646",,2,10.1109/ASPDAC.2002.995008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962288222&doi=10.1109%2fASPDAC.2002.995008&partnerID=40&md5=efe9f1a7ac99aa3ef56b9eb7405f0ab5",Conference Paper,Scopus,2-s2.0-84962288222
"Kannan, P., Balachandran, S., Bhatia, D.","Rapid routability estimation for FPGAs",2002,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"251","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036385652&partnerID=40&md5=188f25ffc60b0e55ddf98ef72edb9b72",Conference Paper,Scopus,2-s2.0-0036385652
"Emmert, J.M., Bhatia, D.K.","Two-dimensional placement using tabu search",2001,"VLSI Design","12","1",,"13","23",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035030235&partnerID=40&md5=ceff2b948227f97e18f6030b00c2b715",Article,Scopus,2-s2.0-0035030235
"Kannan, P., Bhatia, D.","Tightly integrated placement and routing for FPGAs",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2147",,,"233","242",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949196983&partnerID=40&md5=df3c419b91e1e5d75c2b373defe2cfda",Conference Paper,Scopus,2-s2.0-84949196983
"Kannan, P., Balachandran, S., Bhatia, D.","fGREP - Fast generic routing demand estimation for placed FPGA circuits",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2147",,,"37","47",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949199507&partnerID=40&md5=0a31e8c1380bfa8147429a5cbc5d7aea",Conference Paper,Scopus,2-s2.0-84949199507
"Bhatia, D., Haralambides, J.","Resource requirements and layouts for field programmable interconnection chips",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","3",,"346","355",,1,10.1109/92.845901,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033723661&doi=10.1109%2f92.845901&partnerID=40&md5=d26451b5574c89b3260b6d6e1e2965b0",Article,Scopus,2-s2.0-0033723661
"Emmert, J.M., Bhatia, D.K.","Fault tolerant technique for FPGAs",2000,"Journal of Electronic Testing: Theory and Applications (JETTA)","16","6",,"591","606",,11,10.1023/A:1008365019152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034508112&doi=10.1023%2fA%3a1008365019152&partnerID=40&md5=4e0e916a6741fd46739cb14e684658da",Article,Scopus,2-s2.0-0034508112
"Kothari, Ravi, Dong, Ming, Bhatia, Dinesh K.","Neighborhood induced stochastic resonance",1999,"Proceedings of the International Joint Conference on Neural Networks","1",,,"621","624",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033307265&partnerID=40&md5=66169777fc5748fb91952fc54b7820f9",Conference Paper,Scopus,2-s2.0-0033307265
"Emmert, John M., Bhatia, Dinesh","Fast timing driven placement using tabu search",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","302 - I-305",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644435440&partnerID=40&md5=23e7b0243c7982f73c74d56f7670438d",Article,Scopus,2-s2.0-17644435440
"Emmert, J.M., Bhatia, D.K.","Tabu search: Ultra-fast placement for FPGAs",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1673",,,"81","90",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921908566&partnerID=40&md5=e3d1e0c554596c06144c89ca5c24f7c6",Conference Paper,Scopus,2-s2.0-84921908566
"Gajjala Purna, K.M., Bhatia, D.","Temporal partitioning and scheduling data flow graphs for reconfigurable computers",1999,"IEEE Transactions on Computers","48","6",,"579","590",,110,10.1109/12.773795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032686439&doi=10.1109%2f12.773795&partnerID=40&md5=cc5891ea95442309923f206c90cd4dab",Article,Scopus,2-s2.0-0032686439
"Bhatia, D., Haralambides, J.","Bounds, designs and layouts for multi-terminal FPIC architectures",1999,"Integration, the VLSI Journal","28","2",,"141","156",,,10.1016/S0167-9260(99)00011-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0342647394&doi=10.1016%2fS0167-9260%2899%2900011-5&partnerID=40&md5=98ce4c5a723e64302b2103fafb68ea2e",Article,Scopus,2-s2.0-0342647394
"Emmert, John M., Bhatia, Dinesh","Methodology for fast FPGA floorplanning",1999,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"47","56",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032636334&partnerID=40&md5=04d1fb23bd3b8f80e665c5a623387dc5",Article,Scopus,2-s2.0-0032636334
"Bhatia, D., Simha, K.S., Kannan, P.","NEBULA: A partially and dynamically reconfigurable architecture",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1673",,,"405","410",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956851950&partnerID=40&md5=5d4b805d432d11a5645a345e72b9de21",Conference Paper,Scopus,2-s2.0-84956851950
"GajjalaPurna, Karthikeya M., Bhatia, Dinesh","Partitioning in time: a paradigm for reconfigurable computing",1998,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"340","345",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032291103&partnerID=40&md5=93f08898fa739b764646f6dbadc8f29a",Conference Paper,Scopus,2-s2.0-0032291103
"Emmert, John M., Bhatia, Dinesh","Incremental routing in FPGAs",1998,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"217","221",,26,10.1109/ASIC.1998.722907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031636125&doi=10.1109%2fASIC.1998.722907&partnerID=40&md5=a3816d6977875fcd85ecee7e4c2849fa",Conference Paper,Scopus,2-s2.0-0031636125
"Burra, Raghu, Bhatia, Dinesh","Timing driven multi-FPGA board partitioning",1998,"Proceedings of the IEEE International Conference on VLSI Design",,,,"234","237",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031706892&partnerID=40&md5=d50a8c70f02f09adccc22867bf05c7f0",Conference Paper,Scopus,2-s2.0-0031706892
"Lodha, Sandeep K., Bhatia, Dinesh","Bipartitioning circuits using TABU search",1998,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"223","227",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031644253&partnerID=40&md5=fe3d72735ab720a04408f5b67a3d4be3",Conference Paper,Scopus,2-s2.0-0031644253
"GajjalaPurna, Karthikeya M., Bhatia, Dinesh","Emulating large designs on small reconfigurable hardware",1998,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"58","63",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031682469&partnerID=40&md5=d00a2559fd7709535f893319ea0a3919",Conference Paper,Scopus,2-s2.0-0031682469
"Bhatia, D., Kannan, P., Simha, K.S., Purna, K.M.G.","REACT: Reactive environment for runtime reconfiguration",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1482",,,"209","217",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22044433477&partnerID=40&md5=06bd0e5fb62cf0825eed98c72d9fbda1",Conference Paper,Scopus,2-s2.0-22044433477
"Emmert, J.M., Randhar, A., Bhatia, D.","Fast floorplanning for FPGAs",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1482",,,"129","138",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956858870&partnerID=40&md5=fd37ca04ce8f4a7c215f480cb61ac6ae",Conference Paper,Scopus,2-s2.0-84956858870
"Tumbush, Gregory, Bhatia, Dinesh","K-way partitioning under timing, pin, and area constraints",1997,"Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon",,,,"95","106",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031355117&partnerID=40&md5=ba99014dcabe8472781b95c22f5c5436",Conference Paper,Scopus,2-s2.0-0031355117
"Tumbush, Gregory, Bhatia, Dinesh","Partitioning under timing and area constraints",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"614","620",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031338209&partnerID=40&md5=e8f5c329427fa0e11cdbc1b16026a4db",Conference Paper,Scopus,2-s2.0-0031338209
"Bhatia, D.","Reconfigurable computing",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"356","359",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030809872&partnerID=40&md5=82b1f6810937a397302b0c96396fe12f",Conference Paper,Scopus,2-s2.0-0030809872
"Shi, Jianzhong, Bhatia, Dinesh","Performance driven floorplanning for FPGA based designs",1997,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"112","118",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030683416&partnerID=40&md5=44423621811bf8ca088b400d4ca7b6c5",Conference Paper,Scopus,2-s2.0-0030683416
"Emmert, J.M., Bhatia, D.","Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1304",,,"141","150",,26,10.1007/3-540-63465-7_219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0006845990&doi=10.1007%2f3-540-63465-7_219&partnerID=40&md5=7b7ac7c59550a181bf5a586246539ec6",Conference Paper,Scopus,2-s2.0-0006845990
"Shi, J., Randhar, A., Bhatia, D.","Macro block based FPGA floorplanning",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"21","26",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030809913&partnerID=40&md5=fa48d1d3745a45bd2ea4fa060c970afd",Conference Paper,Scopus,2-s2.0-0030809913
"Natesan, V., Gupta, Anurag, Katkoori, Srinivas, Bhatia, Dinesh, Vemuri, Ranga","Constructive method for data path area estimation during high-level VLSI synthesis",1997,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"509","515",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030704390&partnerID=40&md5=ad51d7e16afba3eca775de45f6d9f413",Conference Paper,Scopus,2-s2.0-0030704390
"Sankarasubramanian, Vijayanand, Bhatia, Dinesh","Multiway partitioner for high performance FPGA based board architectures",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"579","585",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030387691&partnerID=40&md5=31eefec20a5ddec3cf9f6ae0dcb8d2bd",Conference Paper,Scopus,2-s2.0-0030387691
"Bhatia, D.","Guest Editorial: Field-Programmable Gate Arrays",1996,"VLSI Design","4","4",,"1","2",,,10.1155/1996/87608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956444681&doi=10.1155%2f1996%2f87608&partnerID=40&md5=a616296a5ae99f4ccab75445a8658504",Article,Scopus,2-s2.0-84956444681
"Bhata, D., Chowdhary, A.","A Multi-Terminal Net Router for Field-Programmable Gate Arrays",1996,"VLSI Design","4","1",,"1","10",,1,10.1155/1996/79127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029734965&doi=10.1155%2f1996%2f79127&partnerID=40&md5=ddeb1a34797a14dc4a8620513c8e40f2",Article,Scopus,2-s2.0-0029734965
"Smith, D., Bhatia, D.","RACE: Reconfigurable and adaptive computing environment",1996,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1142",,,"87","95",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21444448807&partnerID=40&md5=3be1e3a4dccfd6511a0816146007253d",Conference Paper,Scopus,2-s2.0-21444448807
"Bhatia, D., Shankar, V.","Greedy Segmented Channel Router",1996,"VLSI Design","5","1",,"11","21",,,10.1155/1996/53512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029713760&doi=10.1155%2f1996%2f53512&partnerID=40&md5=ca26e67940317a6e47fb5e7fb9b0751f",Article,Scopus,2-s2.0-0029713760
"Natesan, V., Bhatia, Dinesh","Clock-skew constrained cell placement",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"146","149",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029721378&partnerID=40&md5=f3f693477674d132d03c068ed912c385",Conference Paper,Scopus,2-s2.0-0029721378
"Natesan, V., Bhatia, Dinesh","Performance driven placement for cell-based designs",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"237","240",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029539522&partnerID=40&md5=30a182b7925d7696325c6da773238241",Conference Paper,Scopus,2-s2.0-0029539522
"Swaminathan, R.P., Giriraj, D., Bhatia, D.K.","The pagenumber of the class of bandwidth-k graphs is k - 1",1995,"Information Processing Letters","55","2",,"71","74",,14,10.1016/0020-0190(95)00079-R,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0008658418&doi=10.1016%2f0020-0190%2895%2900079-R&partnerID=40&md5=d124449786f83342eb69d604e786346c",Article,Scopus,2-s2.0-0008658418
"Kagaris, D., Tragoudas, S., Bhatia, D.","Pseudo-Exhaustive Built-in TPG for Sequential Circuits",1995,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","14","9",,"1160","1171",,5,10.1109/43.406718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029373327&doi=10.1109%2f43.406718&partnerID=40&md5=13f326ff14430a99a9877ebc2ddb8e35",Article,Scopus,2-s2.0-0029373327
"Bhatia, Dinesh, Narasimhan, Vanitha","Simple yet effective replication for FPGA partitioning",1994,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"152","155",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028714781&partnerID=40&md5=3a8dd6fc5f625df85b314b4b05bf9479",Conference Paper,Scopus,2-s2.0-0028714781
"Shankar, V., Bhatia, Dinesh","Generalized segmented channel routing",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"64","69",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028747242&partnerID=40&md5=9e458586780f4fedbae41000f18edeb8",Conference Paper,Scopus,2-s2.0-0028747242
"Bhatia, Dinesh, Chowdhary, Amit, Tragoudas, Spyros","Mathematical model for routability analysis off FPGAs",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"76","79",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028757441&partnerID=40&md5=27be41b8cbe78fc8dbeac29af34a8ac5",Conference Paper,Scopus,2-s2.0-0028757441
"Chowdhary, Amit, Bhatia, Dinesh","Detailed routing of multi-terminal nets in FPGAs",1994,"Proceedings of the IEEE International Conference on VLSI Design",,,,"237","242",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028123980&partnerID=40&md5=8fc96729119cc72c003110ac1cc01627",Conference Paper,Scopus,2-s2.0-0028123980
"Bhatia, Dinesh, Rajagopalan, Ramesh, Katkoori, Srinivas","Hierarchical reconfiguration of VLSI/WSI arrays",1994,"Proceedings of the IEEE International Conference on VLSI Design",,,,"349","352",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027928817&partnerID=40&md5=4ef159c663b12623464535faccad8369",Conference Paper,Scopus,2-s2.0-0027928817
"Kagaris, Dimitrios, Tragoudas, Spyros, Bhatia, Dinesh","Pseudoexhaustive BIST for sequential circuits",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"523","527",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027850072&partnerID=40&md5=a7ad5eb3167bdba9481be17771edbf22",Conference Paper,Scopus,2-s2.0-0027850072
"Bhatia, Dinesh, Leighton, Tom, Makedon, Fillia","Efficient reconfiguration of WSI arrays",1990,,,,,"47","56",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025544342&partnerID=40&md5=7582b7119e10786a9af6f090f7d1a642",Conference Paper,Scopus,2-s2.0-0025544342
