// Seed: 3649250758
`default_nettype id_0 `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
    , id_3
);
  assign id_3[1] = id_3[1*1'b0];
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
