{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 11:12:44 2023 " "Info: Processing started: Wed Feb 08 11:12:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project_1210733 -c Project_1210733 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project_1210733 -c Project_1210733 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "X\[0\] OUT\[2\] 16.829 ns Longest " "Info: Longest tpd from source pin \"X\[0\]\" to destination pin \"OUT\[2\]\" is 16.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns X\[0\] 1 PIN PIN_AA4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA4; Fanout = 9; PIN Node = 'X\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "ALU_structural_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_structural_1210733.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.506 ns) + CELL(0.517 ns) 7.896 ns ADD_SUB_1210733:add1\|Add1~1 2 COMB LCCOMB_X1_Y19_N2 2 " "Info: 2: + IC(6.506 ns) + CELL(0.517 ns) = 7.896 ns; Loc. = LCCOMB_X1_Y19_N2; Fanout = 2; COMB Node = 'ADD_SUB_1210733:add1\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { X[0] ADD_SUB_1210733:add1|Add1~1 } "NODE_NAME" } } { "ADD_SUB_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ADD_SUB_1210733.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.976 ns ADD_SUB_1210733:add1\|Add1~3 3 COMB LCCOMB_X1_Y19_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.976 ns; Loc. = LCCOMB_X1_Y19_N4; Fanout = 2; COMB Node = 'ADD_SUB_1210733:add1\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ADD_SUB_1210733:add1|Add1~1 ADD_SUB_1210733:add1|Add1~3 } "NODE_NAME" } } { "ADD_SUB_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ADD_SUB_1210733.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.056 ns ADD_SUB_1210733:add1\|Add1~5 4 COMB LCCOMB_X1_Y19_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.056 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'ADD_SUB_1210733:add1\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ADD_SUB_1210733:add1|Add1~3 ADD_SUB_1210733:add1|Add1~5 } "NODE_NAME" } } { "ADD_SUB_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ADD_SUB_1210733.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.514 ns ADD_SUB_1210733:add1\|Add1~6 5 COMB LCCOMB_X1_Y19_N8 5 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.514 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 5; COMB Node = 'ADD_SUB_1210733:add1\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ADD_SUB_1210733:add1|Add1~5 ADD_SUB_1210733:add1|Add1~6 } "NODE_NAME" } } { "ADD_SUB_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ADD_SUB_1210733.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.521 ns) 9.376 ns MULTIP_DIV_1210733:m1\|Add0~1 6 COMB LCCOMB_X1_Y19_N12 2 " "Info: 6: + IC(0.341 ns) + CELL(0.521 ns) = 9.376 ns; Loc. = LCCOMB_X1_Y19_N12; Fanout = 2; COMB Node = 'MULTIP_DIV_1210733:m1\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ADD_SUB_1210733:add1|Add1~6 MULTIP_DIV_1210733:m1|Add0~1 } "NODE_NAME" } } { "MULTIP_DIV_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MULTIP_DIV_1210733.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 10.084 ns MUX_1210733:result\|Mux3~2 7 COMB LCCOMB_X2_Y19_N0 1 " "Info: 7: + IC(0.530 ns) + CELL(0.178 ns) = 10.084 ns; Loc. = LCCOMB_X2_Y19_N0; Fanout = 1; COMB Node = 'MUX_1210733:result\|Mux3~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { MULTIP_DIV_1210733:m1|Add0~1 MUX_1210733:result|Mux3~2 } "NODE_NAME" } } { "MUX_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MUX_1210733.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.554 ns MUX_1210733:result\|Mux3~3 8 COMB LCCOMB_X2_Y19_N26 1 " "Info: 8: + IC(0.292 ns) + CELL(0.178 ns) = 10.554 ns; Loc. = LCCOMB_X2_Y19_N26; Fanout = 1; COMB Node = 'MUX_1210733:result\|Mux3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { MUX_1210733:result|Mux3~2 MUX_1210733:result|Mux3~3 } "NODE_NAME" } } { "MUX_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MUX_1210733.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.516 ns) 11.360 ns MUX_1210733:result\|Mux3~4 9 COMB LCCOMB_X2_Y19_N12 1 " "Info: 9: + IC(0.290 ns) + CELL(0.516 ns) = 11.360 ns; Loc. = LCCOMB_X2_Y19_N12; Fanout = 1; COMB Node = 'MUX_1210733:result\|Mux3~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { MUX_1210733:result|Mux3~3 MUX_1210733:result|Mux3~4 } "NODE_NAME" } } { "MUX_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MUX_1210733.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(2.840 ns) 16.829 ns OUT\[2\] 10 PIN PIN_G21 0 " "Info: 10: + IC(2.629 ns) + CELL(2.840 ns) = 16.829 ns; Loc. = PIN_G21; Fanout = 0; PIN Node = 'OUT\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { MUX_1210733:result|Mux3~4 OUT[2] } "NODE_NAME" } } { "ALU_structural_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_structural_1210733.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.241 ns ( 37.08 % ) " "Info: Total cell delay = 6.241 ns ( 37.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.588 ns ( 62.92 % ) " "Info: Total interconnect delay = 10.588 ns ( 62.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.829 ns" { X[0] ADD_SUB_1210733:add1|Add1~1 ADD_SUB_1210733:add1|Add1~3 ADD_SUB_1210733:add1|Add1~5 ADD_SUB_1210733:add1|Add1~6 MULTIP_DIV_1210733:m1|Add0~1 MUX_1210733:result|Mux3~2 MUX_1210733:result|Mux3~3 MUX_1210733:result|Mux3~4 OUT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.829 ns" { X[0] {} X[0]~combout {} ADD_SUB_1210733:add1|Add1~1 {} ADD_SUB_1210733:add1|Add1~3 {} ADD_SUB_1210733:add1|Add1~5 {} ADD_SUB_1210733:add1|Add1~6 {} MULTIP_DIV_1210733:m1|Add0~1 {} MUX_1210733:result|Mux3~2 {} MUX_1210733:result|Mux3~3 {} MUX_1210733:result|Mux3~4 {} OUT[2] {} } { 0.000ns 0.000ns 6.506ns 0.000ns 0.000ns 0.000ns 0.341ns 0.530ns 0.292ns 0.290ns 2.629ns } { 0.000ns 0.873ns 0.517ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.178ns 0.516ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 11:12:44 2023 " "Info: Processing ended: Wed Feb 08 11:12:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
