# Files

- `jk.vhdl` : VHDL code for jk flip-flop
- `jk_tb.vhdl` : VHDL code for testbench

# JK Flipflop
![jk flipflop](images/JK_ff.png)

# Simulation result
![result](images/result.png)
