Partition Merge report for Apollo_6
Thu May  7 18:36:29 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_1"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Thu May  7 18:36:29 2015       ;
; Quartus II 64-Bit Version       ; 14.1.1 Build 190 01/19/2015 SJ Full Version ;
; Revision Name                   ; Apollo_6                                    ;
; Top-level Entity Name           ; Instrument_Unit                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4416                                        ;
; Total pins                      ; 131                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 367,104                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 2                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                    ;
+--------------------------------------------+----------------+-------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Partition Name                             ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                         ;
+--------------------------------------------+----------------+-------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Top                                        ; User-created   ; Source File       ; Post-Fit               ;                                                                                                            ;
; Instrument_Unit_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                           ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                           ;
; sld_signaltap:auto_signaltap_1             ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_1                                                                             ;
; hard_block:auto_generated_inst             ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                             ;
+--------------------------------------------+----------------+-------------------+------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                              ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                     ; Details ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; SpaceCraft:new_component_0|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[0]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[0]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[10]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[10]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[11]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[11]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[12]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[12]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[13]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[13]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[14]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[14]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[15]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[15]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[16]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[16]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[17]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[17]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[18]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[18]                                                                                                ; N/A     ;
; SpaceCraft:new_component_0|address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[1]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[1]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[2]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[2]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; SpaceCraft:new_component_0|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[3]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[3]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[4]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[4]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[5]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[5]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[6]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[6]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[7]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[7]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[8]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[8]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[9]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|address[9]                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|chipselect    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|chipselect                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|chipselect    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|chipselect                                                                                                 ; N/A     ;
; SpaceCraft:new_component_0|clk100        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                    ; N/A     ;
; SpaceCraft:new_component_0|clk100        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                    ; N/A     ;
; SpaceCraft:new_component_0|clk25         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                    ; N/A     ;
; SpaceCraft:new_component_0|clk25         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                    ; N/A     ;
; SpaceCraft:new_component_0|readD         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|readD                                                                                                      ; N/A     ;
; SpaceCraft:new_component_0|readD         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|readD                                                                                                      ; N/A     ;
; SpaceCraft:new_component_0|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:new_component_0_avalon_master_agent|av_readdatavalid~2 ; N/A     ;
; SpaceCraft:new_component_0|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:new_component_0_avalon_master_agent|av_readdatavalid~2 ; N/A     ;
; SpaceCraft:new_component_0|request       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|request                                                                                                    ; N/A     ;
; SpaceCraft:new_component_0|request       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|request                                                                                                    ; N/A     ;
; SpaceCraft:new_component_0|request_p     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|request_p                                                                                                  ; N/A     ;
; SpaceCraft:new_component_0|request_p     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpaceCraft:new_component_0|request_p                                                                                                  ; N/A     ;
; SpaceCraft:new_component_0|reset         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell   ; N/A     ;
; SpaceCraft:new_component_0|reset         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell   ; N/A     ;
; SpaceCraft:new_component_0|waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:new_component_0_avalon_master_agent|av_waitrequest     ; N/A     ;
; SpaceCraft:new_component_0|waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Instrument_Unit_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:new_component_0_avalon_master_agent|av_waitrequest     ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_1|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                   ; N/A     ;
; clk_clk                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk_clk                                                                                                                               ; N/A     ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                         ;
+---------------------------------------------------+--------+--------------------------------------------+------------------+--------------------------------+--------------------------------+
; Statistic                                         ; Top    ; Instrument_Unit_hps_0_hps_io_border:border ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_1 ; hard_block:auto_generated_inst ;
+---------------------------------------------------+--------+--------------------------------------------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)       ; 2155   ; 4                                          ; 74               ; 426                            ; 83                             ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Combinational ALUT usage for logic                ; 2383   ; 1                                          ; 120              ; 289                            ; 64                             ;
;     -- 7 input functions                          ; 18     ; 0                                          ; 1                ; 0                              ; 2                              ;
;     -- 6 input functions                          ; 525    ; 0                                          ; 25               ; 57                             ; 24                             ;
;     -- 5 input functions                          ; 359    ; 0                                          ; 26               ; 84                             ; 24                             ;
;     -- 4 input functions                          ; 490    ; 0                                          ; 17               ; 20                             ; 14                             ;
;     -- <=3 input functions                        ; 921    ; 1                                          ; 51               ; 128                            ; 0                              ;
; Memory ALUT usage                                 ; 70     ; 0                                          ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                            ; 0      ; 0                                          ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                            ; 70     ; 0                                          ; 0                ; 0                              ; 0                              ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Dedicated logic registers                         ; 3122   ; 9                                          ; 108              ; 861                            ; 118                            ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; I/O pins                                          ; 60     ; 13                                         ; 0                ; 0                              ; 58                             ;
; I/O registers                                     ; 46     ; 34                                         ; 0                ; 0                              ; 118                            ;
; Total block memory bits                           ; 190976 ; 0                                          ; 0                ; 167936                         ; 8192                           ;
; Total block memory implementation bits            ; 0      ; 0                                          ; 0                ; 0                              ; 0                              ;
; JTAG                                              ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; DLL                                               ; 0      ; 1                                          ; 0                ; 0                              ; 1                              ;
; Impedance control block                           ; 0      ; 1                                          ; 0                ; 0                              ; 1                              ;
; MLAB cell                                         ; 70     ; 0                                          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O input circuitry              ; 0      ; 8                                          ; 0                ; 0                              ; 16                             ;
; Double data rate I/O output circuitry             ; 0      ; 114                                        ; 0                ; 0                              ; 164                            ;
; Double data rate I/O output enable circuitry      ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
; Impedance logic block                             ; 0      ; 1                                          ; 0                ; 0                              ; 1                              ;
; DQS pin delay chain                               ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
; DQS pin enable control                            ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
; Delay chain                                       ; 0      ; 31                                         ; 0                ; 0                              ; 62                             ;
; Pin configuration                                 ; 0      ; 10                                         ; 0                ; 0                              ; 20                             ;
; DQS pin configuration                             ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
; Signal Splitter                                   ; 0      ; 2                                          ; 0                ; 0                              ; 3                              ;
; Leveling delay chain                              ; 0      ; 29                                         ; 0                ; 0                              ; 34                             ;
; Clock Phase Select                                ; 0      ; 29                                         ; 0                ; 0                              ; 36                             ;
; PHY Clock Buffer                                  ; 0      ; 0                                          ; 0                ; 0                              ; 29                             ;
; Read FIFO Read Clock Select Block                 ; 0      ; 8                                          ; 0                ; 0                              ; 16                             ;
; LFIFO                                             ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
; HPS SDRAM PLL                                     ; 0      ; 1                                          ; 0                ; 0                              ; 0                              ;
; HPS DBG APB interface                             ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; Hard Memory Controller                            ; 0      ; 1                                          ; 0                ; 0                              ; 1                              ;
; HPS boot from FPGA interface                      ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; HPS clock resets interface                        ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; FPGA-to-HPS interface                             ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; HPS FPGA-to-SDRAM interface                       ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA interface                             ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; HPS TPIU trace interface                          ; 0      ; 0                                          ; 0                ; 0                              ; 1                              ;
; IR FIFO USERDES Block                             ; 0      ; 8                                          ; 0                ; 0                              ; 16                             ;
; Hard Memory PHY                                   ; 0      ; 1                                          ; 0                ; 0                              ; 1                              ;
; VFIFO                                             ; 0      ; 1                                          ; 0                ; 0                              ; 2                              ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Connections                                       ;        ;                                            ;                  ;                                ;                                ;
;     -- Input Connections                          ; 4167   ; 11                                         ; 162              ; 1332                           ; 1230                           ;
;     -- Registered Input Connections               ; 3182   ; 0                                          ; 117              ; 972                            ; 180                            ;
;     -- Output Connections                         ; 1293   ; 33                                         ; 522              ; 34                             ; 5020                           ;
;     -- Registered Output Connections              ; 678    ; 0                                          ; 521              ; 0                              ; 59                             ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Internal Connections                              ;        ;                                            ;                  ;                                ;                                ;
;     -- Total Connections                          ; 28331  ; 2092                                       ; 1389             ; 5196                           ; 9983                           ;
;     -- Registered Connections                     ; 16695  ; 25                                         ; 1147             ; 3715                           ; 388                            ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; External Connections                              ;        ;                                            ;                  ;                                ;                                ;
;     -- Top                                        ; 0      ; 24                                         ; 247              ; 78                             ; 5111                           ;
;     -- Instrument_Unit_hps_0_hps_io_border:border ; 24     ; 20                                         ; 0                ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                           ; 247    ; 0                                          ; 20               ; 271                            ; 146                            ;
;     -- sld_signaltap:auto_signaltap_1             ; 78     ; 0                                          ; 271              ; 64                             ; 953                            ;
;     -- hard_block:auto_generated_inst             ; 5111   ; 0                                          ; 146              ; 953                            ; 40                             ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Partition Interface                               ;        ;                                            ;                  ;                                ;                                ;
;     -- Input Ports                                ; 36     ; 1                                          ; 77               ; 191                            ; 1236                           ;
;     -- Output Ports                               ; 139    ; 26                                         ; 95               ; 97                             ; 282                            ;
;     -- Bidir Ports                                ; 30     ; 10                                         ; 0                ; 0                              ; 0                              ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Registered Ports                                  ;        ;                                            ;                  ;                                ;                                ;
;     -- Registered Input Ports                     ; 0      ; 0                                          ; 3                ; 87                             ; 8                              ;
;     -- Registered Output Ports                    ; 0      ; 0                                          ; 49               ; 83                             ; 57                             ;
;                                                   ;        ;                                            ;                  ;                                ;                                ;
; Port Connectivity                                 ;        ;                                            ;                  ;                                ;                                ;
;     -- Input Ports driven by GND                  ; 0      ; 0                                          ; 4                ; 40                             ; 16                             ;
;     -- Output Ports driven by GND                 ; 0      ; 0                                          ; 35               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                  ; 0      ; 0                                          ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC                 ; 0      ; 0                                          ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source                 ; 0      ; 0                                          ; 52               ; 44                             ; 0                              ;
;     -- Output Ports with no Source                ; 0      ; 0                                          ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                 ; 0      ; 0                                          ; 57               ; 58                             ; 931                            ;
;     -- Output Ports with no Fanout                ; 0      ; 0                                          ; 52               ; 85                             ; 0                              ;
+---------------------------------------------------+--------+--------------------------------------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Partition                                  ; Type          ; Location ; Status                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[0]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[10]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[11]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[12]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[13]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[14]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[1]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[2]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[3]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[4]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[5]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[6]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[7]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[8]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_a[9]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_ba[0]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_ba[1]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_ba[2]~output                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_cas_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_cas_n[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_cas_n[0]~output                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ck[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ck[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0   ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ck_n[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ck_n[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0 ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_cke[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_cke[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_cke[0]~output                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_cs_n[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_cs_n[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_cs_n[0]~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1           ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1           ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out                      ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                                ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                                ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                            ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- booster_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                        ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                            ; Top                                        ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_odt[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_odt[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_odt[0]~output                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_ras_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_ras_n[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_ras_n[0]~output                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_reset_n~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; booster_mem_we_n[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- booster_mem_we_n[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- booster_mem_we_n[0]~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- clk_clk                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_clk~input                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                                               ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                                               ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                                          ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                                          ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                                          ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                                                   ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                                           ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                                           ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                                               ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                                               ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; jtag.bp.mem_if_ddr3_emif_0_dmaster_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                                              ; Top                                        ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; led_led[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- led_led[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led_led[0]~output                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; led_led[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- led_led[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led_led[1]~output                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; led_led[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- led_led[2]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led_led[2]~output                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; led_led[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- led_led[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led_led[3]~output                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[0]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[10]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[11]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[12]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[1]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[2]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[3]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[4]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[5]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[6]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[7]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[8]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_a[9]~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                                                       ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_ba[0]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_ba[1]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_ba[2]~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_cas_n~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                                                   ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                             ; Instrument_Unit_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                                                  ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                                                    ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                                           ; Instrument_Unit_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                                                ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_cke~output                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                                                     ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_cs_n~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                                                    ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dm                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_dm                                                                                                                                                                                                                                                                                                                                                                                             ; Instrument_Unit_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1                                 ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dqs                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                                                     ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dqs                                                                                                                                                                                                                                                                                                                                                                                            ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                                                      ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_dqs_n                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Bidir Port    ; n/a      ;                                            ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                                                   ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- memory_mem_dqs_n                                                                                                                                                                                                                                                                                                                                                                                          ; Instrument_Unit_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                                                  ; Instrument_Unit_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_odt~output                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                                                     ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_ras_n~output                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                                                   ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_reset_n~output                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                                                 ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- memory_mem_we_n~output                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                                                    ; Instrument_Unit_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- memory_oct_rzqin~input                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                                                   ; Instrument_Unit_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- oct_rzqin~input                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pll_0_locked_export                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- pll_0_locked_export                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pll_0_locked_export~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pll_1_locked_export                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- pll_1_locked_export                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pll_1_locked_export~output                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_0_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_10_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_11_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_12_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_13_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_14_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_15_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_16_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_17_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_18_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_19_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_1_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_20_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_21_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_22_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_23_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_24_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_25_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_26_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_27_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_28_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_29_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_2_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_30_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_31_                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_3_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_4_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_5_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_6_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_7_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_8_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_address_9_                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_chipselect                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_clk100                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_clk25                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_readD                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_readdatavalid                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_request                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_request_p                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_reset                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; pre_syn.bp.new_component_0_waitrequest                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset_reset_n~input                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; status_local_cal_fail                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- status_local_cal_fail                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- status_local_cal_fail~output                                                                                                                                                                                                                                                                                                                                                                              ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; status_local_cal_success                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- status_local_cal_success                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- status_local_cal_success~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; status_local_init_done                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- status_local_init_done                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- status_local_init_done~output                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; test_sw[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- test_sw[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- test_sw[0]~input                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; test_sw[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- test_sw[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- test_sw[1]~input                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; test_sw[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- test_sw[2]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- test_sw[2]~input                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; test_sw[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                        ; Input Port    ; n/a      ;                                            ;
;     -- test_sw[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                        ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- test_sw[3]~input                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_b[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_b[7]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_b[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_blank                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_blank                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_blank~output                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_g[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_g[7]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_g[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_hs                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_hs                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_hs~output                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_r[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_r[7]                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_r[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_sync                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_sync                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_sync~output                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_vga_clk                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_vga_clk                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_vga_clk~output                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
; vga_vs                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                        ; Output Port   ; n/a      ;                                            ;
;     -- vga_vs                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                        ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- vga_vs~output                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                        ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                            ;               ;          ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------+----------+--------------------------------------------+


+-------------------------------------------------------------+
; Partition Merge Resource Usage Summary                      ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2711          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 2787          ;
;     -- 7 input functions                    ; 21            ;
;     -- 6 input functions                    ; 631           ;
;     -- 5 input functions                    ; 493           ;
;     -- 4 input functions                    ; 541           ;
;     -- <=3 input functions                  ; 1101          ;
; Memory ALUT usage                           ; 70            ;
;     -- 64-address deep                      ; 0             ;
;     -- 32-address deep                      ; 70            ;
;                                             ;               ;
; Dedicated logic registers                   ; 4218          ;
;                                             ;               ;
; I/O pins                                    ; 131           ;
; I/O registers                               ; 198           ;
; Total MLAB memory bits                      ; 1728          ;
; Total block memory bits                     ; 367104        ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 8             ;
;     -- PLLs                                 ; 8             ;
;                                             ;               ;
; Total DLLs                                  ; 2             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2385          ;
; Total fan-out                               ; 36265         ;
; Average fan-out                             ; 4.41          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------+
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                    ;
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                    ;
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                    ;
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_f1m1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 5888         ; 32           ; --           ; --           ; 188416 ; Instrument_Unit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ;
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                                    ;
; Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                                    ;
; Instrument_Unit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                    ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 41           ; 4096         ; 41           ; 167936 ; None                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Full Version
    Info: Processing started: Thu May  7 18:36:22 2015
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6 --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "Instrument_Unit_hps_0_hps_io_border:border"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_1"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_1" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 785 node(s), including 180 DDIO, 8 PLL, 0 transceiver and 64 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "test_sw[0]"
    Warning (15610): No output dependent on input pin "test_sw[2]"
    Warning (15610): No output dependent on input pin "test_sw[3]"
Info (21057): Implemented 7077 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 94 output pins
    Info (21060): Implemented 30 bidirectional pins
    Info (21061): Implemented 6015 logic cells
    Info (21064): Implemented 247 RAM segments
    Info (21065): Implemented 8 PLLs
    Info (21066): Implemented 2 delay-locked loops
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1340 megabytes
    Info: Processing ended: Thu May  7 18:36:30 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


