--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Oct 12 23:37:58 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     sig_sync
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             resync_i2  (from clk_c +)
   Destination:    FD1S3AX    D              resync_i1  (to clk_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path resync_i2 to resync_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.455ns

 Path Details: resync_i2 to resync_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              resync_i2 (from clk_c)
Route         1   e 0.941                                  resync[1]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.545 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     1.545 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1 paths, 2 nets, and 3 connections (60.0% coverage)


Peak memory: 56258560 bytes, TRCE: 1409024 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
