# Working Memory Controller Specification

**Version:** v1.0-LOCKED  
**Status:** LOCKED â€” Central Control Unit  
**Scope:** Runtime Orchestration / Control Plane  
**Last Updated:** 2024-12

---

## ðŸŽ¯ Purpose

Working Memory Controller (WM Controller) is the **central control unit** of the entire system.

**Architectural Analogy:**
- CPU / Scheduler / Router
- **NOT** a human brain
- **NOT** an AI
- **NOT** a semantic interpreter
- **NOT** an ethical judge

> WM Controller = Controls "flow", not "truth"

**Why This Matters:**
WM Controller is the **orchestration layer** that coordinates all system components without making semantic decisions or interpreting meaning.

---

## ðŸ”’ Core Responsibility (ONLY THESE)

WM Controller has **exactly 5 responsibilities**:

1. **Gate Control** (pass / block)
2. **Routing** (where to go next)
3. **Context Modulation** (minor energy adjustment)
4. **Memory Resonance Invocation** (call memory)
5. **Navigation Decision** (select system path)

**WM Controller does NOT:**
- âŒ Create new energy formulas
- âŒ Modify kernel output
- âŒ Write trajectories from scratch
- âŒ Decide instead of GateCore
- âŒ Call LLM for "thinking"
- âŒ Write memory directly
- âŒ Override safety rules

---

## ðŸ“Š Position in Architecture

```
Trajectory
    â†“
WM Controller   â† YOU ARE HERE
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Memory Fields   Kernel           Reasoning       Action
```

**WM Controller:**
- âœ… Calls everything
- âœ… Orchestrates all components
- âŒ **NO component calls WM Controller** (except runtime loop)

**Isolation:**
- WM Controller is **top-level orchestrator**
- Only runtime loop invokes WM Controller
- WM Controller does not know it is being called

---

## ðŸ“¥ Input Contract (STRICT)

### Required Input

```python
@dataclass
class Trajectory:
    states: List[EPS8State]      # State history
    trace_id: str                 # Trace identifier
    source_modality: str          # Input modality (numeric code)
    timestamp: float              # Creation timestamp
    debug_lineage: Dict[str, Any] # Debug information
```

**Rules:**
- âœ… Use only `states[-1]` as current state
- âŒ **MUST NOT** modify past states
- âŒ **MUST NOT** reorder states
- âŒ **MUST NOT** delete states
- âœ… All states must be traceable

**State Immutability:**
- Past states are **read-only**
- Only append new states
- No retroactive modification

---

## ðŸ“¤ Output Contract (STRICT)

### WMControllerOutput Structure

```python
@dataclass
class WMControllerOutput:
    trajectory: Trajectory                    # Updated trajectory
    navigation_decision: str                 # Navigation choice
    modulated_eps8: EPS8State                # Context-modulated state
    resonance_scores: Dict[str, float]       # Memory resonance scores
    gate_status: Dict[str, bool]             # Gate pass/fail status
    trace_id: str                            # Trace identifier
    timestamp: float                         # Output timestamp
```

### Allowed Navigation Decisions

| Decision | Purpose | Condition |
|----------|---------|-----------|
| `CREATE_NEW_SN` | Create new semantic node | No strong resonance |
| `EXTEND_PATH` | Extend existing path | Episodic resonance > 0.7 |
| `RECALL_SN` | Recall semantic node | Principle resonance > 0.8 |
| `TRIGGER_ACTION` | Trigger action | I > 0.8 AND S > 0.7 |
| `ACTIVATE_REFLEX` | Activate reflex | H < 0.2 |
| `BLOCKED` | Block execution | Gate failed |

**Rules:**
- âœ… Only one decision per cycle
- âœ… Deterministic (no randomness)
- âœ… No blending (single path)
- âœ… No probabilistic choice

---

## ðŸš§ Gate Control Layer (FIRST STEP)

WM Controller **MUST** call gates **before** any other operation.

### Required Gates

| Gate | Purpose | Threshold Source |
|------|---------|------------------|
| **Entropy Gate** | Prevent noise / hallucination | Config (H_max) |
| **Safety Gate** | Policy / domain constraint | Config (S_min) |
| **Budget Gate** | Resource / rate / cost | Config (budget_max) |

### Gate Logic

```python
if H > H_max:
    â†’ BLOCKED (entropy gate failed)
if safety_fail:
    â†’ BLOCKED (safety gate failed)
if budget_exceeded:
    â†’ BLOCKED (budget gate failed)
```

**Critical Rules:**
- âŒ WM Controller **MUST NOT** define thresholds itself
- âœ… Use values from config **ONLY**
- âŒ **MUST NOT** override gate verdicts
- âŒ **MUST NOT** reinterpret gate results

**Gate Order:**
1. Entropy Gate (first)
2. Safety Gate (second)
3. Budget Gate (third)

**If any gate fails â†’ BLOCKED (no further processing)**

---

## ðŸ”— Resonance Routing (Memory Invocation)

WM Controller is the **sole authority** for invoking memory.

### Canonical Resonance Formula

```
Res(S, M) = cosine(S.vector, M.vector) Ã— e^(-|Î¸_s - Î¸_m|)
```

Where:
- `S` = Current state vector
- `M` = Memory entry vector
- `Î¸_s` = State phase
- `Î¸_m` = Memory phase

### Memory Types

| Type | Purpose | Access Pattern |
|------|---------|----------------|
| **Episodic** | Concrete past events | Read-only |
| **Semantic / Principle** | Stabilized patterns | Read-only |
| **Procedural** | Action-affordance mappings | Read-only |
| **Identity** | System baselines | Read-only |

**WM Controller Rules:**
- âœ… Calls memory via Query Object
- âœ… Receives resonance scores only
- âŒ **MUST NOT** interpret memory content
- âŒ **MUST NOT** modify memory
- âŒ **MUST NOT** write memory directly

**Memory Invocation:**
```python
# WM Controller calls memory
memory_query = MemoryQuery(
    eps8=current_state,
    query_type="episodic",
    resonance_params={"threshold": 0.5},
    trace_id=trace_id
)

memory_result = memory_adapter.query(memory_query)
resonance_score = memory_result.resonance_score  # Use score only
```

---

## ðŸŽšï¸ Context Modulation (VERY LIMITED)

WM Controller **MAY** adjust EPS8 state **slightly** for context.

### Allowed Modulation

```python
S' = S Ã— context_gain  # Stability modulation only
```

Where:
- `context_gain` âˆˆ [0.9, 1.1] (small adjustment)
- Only affects `S` (Stability)
- All other parameters unchanged

### Forbidden Modulation

- âŒ **MUST NOT** re-encode
- âŒ **MUST NOT** recompute entropy
- âŒ **MUST NOT** touch polarity (P)
- âŒ **MUST NOT** touch phase (Î¸)
- âŒ **MUST NOT** modify Intensity (I)
- âŒ **MUST NOT** modify Awareness (A)

### Clamping Rules

All modulated values **MUST** be clamped to valid ranges:
- `S'` âˆˆ [0, 1] (after modulation)
- All other values unchanged

**Rationale:**
Context modulation is **minimal** and **reversible**. It does not change the fundamental energetic state.

---

## ðŸ§­ Navigation Decision Logic

WM Controller selects **exactly one route** per cycle.

### Canonical Navigation Logic

```python
if principle_resonance > 0.8:
    navigation_decision = "RECALL_SN"
elif episodic_resonance > 0.7:
    navigation_decision = "EXTEND_PATH"
elif I > 0.8 and S > 0.7:
    navigation_decision = "TRIGGER_ACTION"
elif H < 0.2:
    navigation_decision = "ACTIVATE_REFLEX"
else:
    navigation_decision = "CREATE_NEW_SN"
```

**Rules:**
- âœ… Deterministic (same input â†’ same output)
- âœ… No blending (single path only)
- âœ… No probabilistic choice
- âœ… No randomness
- âœ… Config-driven thresholds

**Forbidden:**
- âŒ Probabilistic routing
- âŒ Multi-path execution
- âŒ Adaptive thresholds
- âŒ Learning-based routing

---

## ðŸ“ Trajectory Handling Rules

### Allowed Operations

- âœ… Append new state to trajectory
- âœ… Read past states (read-only)
- âœ… Create new trajectory
- âœ… Extend existing trajectory

### Forbidden Operations

- âŒ **MUST NOT** delete states
- âŒ **MUST NOT** reorder states
- âŒ **MUST NOT** modify past states
- âŒ **MUST NOT** merge trajectories
- âŒ **MUST NOT** split trajectories

### Traceability

Every state **MUST** be traceable:
- âœ… Trace ID linkage
- âœ… Timestamp precision
- âœ… State lineage
- âœ… Source identification

---

## ðŸ”— Relationship with GateCore

| Component | Role |
|-----------|------|
| **GateCore** | Decides ALLOW / REVIEW / BLOCK |
| **WM Controller** | Uses verdict for routing |

**WM Controller Rules:**
- âœ… Calls GateCore for decision
- âœ… Uses verdict for routing
- âŒ **MUST NOT** override GateCore
- âŒ **MUST NOT** reinterpret verdict
- âŒ **MUST NOT** bypass GateCore

**Data Flow:**
```
WM Controller
    â†“ (metrics)
GateCore (CORE-9)
    â†“ (verdict: ALLOW/REVIEW/BLOCK)
WM Controller
    â†“ (routing based on verdict)
Action / Memory / Reasoning
```

---

## ðŸ”— Relationship with Kernel

**WM Controller:**
- âœ… Sends EPS8 â†’ Kernel
- âœ… Receives numeric output
- âœ… Uses output for routing

**Kernel:**
- âŒ Does NOT know WM Controller
- âŒ Does NOT know trajectory
- âŒ Does NOT know memory
- âŒ Does NOT know context

**Isolation:**
- Kernel is **pure numeric engine**
- WM Controller is **orchestration layer**
- No semantic leakage between layers

---

## ðŸ“Š Logging & Traceability (MANDATORY)

Every decision **MUST** be logged:

```json
{
  "trace_id": "abc123",
  "wm_step": 12,
  "navigation": "RECALL_SN",
  "gates": {
    "entropy": true,
    "safety": true,
    "budget": true
  },
  "resonance": {
    "principle": 0.82,
    "episodic": 0.31,
    "procedural": 0.15,
    "identity": 0.95
  },
  "modulated_eps8": {
    "I": 0.75,
    "P": 0.60,
    "S": 0.68,
    "H": 0.25
  },
  "timestamp": "2024-12-01T10:30:00Z",
  "version": "v1.0"
}
```

**Requirements:**
- âœ… All decisions logged
- âœ… All gate results logged
- âœ… All resonance scores logged
- âœ… All navigation choices logged
- âœ… Trace ID linkage
- âœ… Version tracking

---

## ðŸ”„ Determinism Guarantee

WM Controller **MUST** guarantee:
- âœ… Deterministic (same input â†’ same output)
- âœ… Reproducible (no randomness)
- âœ… Config-driven (no hardcoded logic)
- âœ… Stateless (except trajectory reference)

**Forbidden:**
- âŒ Random number generation
- âŒ Time-based decisions
- âŒ Global mutable state
- âŒ Non-deterministic operations

---

## ðŸ›¡ï¸ Security & Audit Rationale

**WM Controller is:**
- âœ… **Easiest audit point** (central control)
- âœ… **Autonomy control point** (human-in-the-loop)
- âœ… **Security boundary** (separate from kernel)

**Separation from Kernel:**
- âœ… Prevents regulatory risk
- âœ… Prevents semantic leakage
- âœ… Prevents IP contamination
- âœ… Enables independent audit

**Why This Matters:**
WM Controller can be audited and modified without touching the locked kernel.

---

## ðŸš« Anti-Pattern Safeguards

The following are **explicit violations**:

### Architecture Violations

1. **WM Controller creating formulas**
   - âŒ WM Controller â†’ New formula
   - âœ… WM Controller â†’ Use existing formulas only

2. **WM Controller overriding GateCore**
   - âŒ WM Controller â†’ Override verdict
   - âœ… WM Controller â†’ Use GateCore verdict

3. **WM Controller interpreting memory**
   - âŒ WM Controller â†’ Interpret memory content
   - âœ… WM Controller â†’ Use resonance scores only

4. **WM Controller writing memory**
   - âŒ WM Controller â†’ Write memory directly
   - âœ… WM Controller â†’ Delegate to memory module

5. **WM Controller making semantic decisions**
   - âŒ WM Controller â†’ Semantic interpretation
   - âœ… WM Controller â†’ Numeric routing only

**Detection:**
- Code review checklist
- Runtime monitoring
- Architecture audit

**Consequence:**
- Architecture violation
- System redesign required
- Cannot be patched

---

## ðŸ“‹ Summary (LOCKED INTENT)

**WM Controller is:**
- âœ… Traffic controller (orchestrates flow)
- âœ… Router (selects paths)
- âœ… Scheduler (coordinates components)

**WM Controller is NOT:**
- âŒ A thinker (does not think)
- âŒ A judge (does not decide policy)
- âŒ A semantic interpreter (does not understand meaning)
- âŒ An AI (does not learn)

**If WM Controller becomes "intelligent", the system becomes dangerous.**

---

## ðŸ” Audit Checklist

To verify WM Controller compliance:

- [ ] WM Controller has no formula creation
- [ ] WM Controller has no gate override
- [ ] WM Controller has no memory interpretation
- [ ] WM Controller has no memory writing
- [ ] WM Controller has no semantic decisions
- [ ] All gates called before other operations
- [ ] All navigation decisions are deterministic
- [ ] All operations are logged
- [ ] All trajectories are traceable
- [ ] Context modulation is minimal
- [ ] Memory invocation is read-only
- [ ] Kernel interaction is numeric only

---

## ðŸ“š Related Specifications

- **Kernel Boundary:** `docs/KERNEL_BOUNDARY_SPEC.md`
- **GateCore Spec:** `docs/GATECORE_SPEC.md`
- **Memory Field Spec:** `docs/MEMORY_FIELD_SPEC.md`
- **Energy Variables:** `docs/ENERGY_VARIABLE_SPEC.md`
- **Perception Mapping:** `docs/PERCEPTUAL_ENERGY_MAPPING_SPEC.md`

---

## âš ï¸ Change Control

**This specification is LOCKED.** Changes require:
1. Architecture review
2. Safety review
3. Version bump
4. Impact analysis (all modules)

**Authority:** Core Team  
**Review Cycle:** Quarterly (or on boundary violation)

**Violation Consequence:**
- Architecture violation
- System redesign required
- Cannot be patched

---

**Status:** ðŸ”’ LOCKED  
**Purpose:** Define central control unit boundaries  
**Authority:** Core Team  
**Enforcement:** Code review + runtime monitoring

