
CANCON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b54c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  0800b6e0  0800b6e0  0001b6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd10  0800bd10  00020294  2**0
                  CONTENTS
  4 .ARM          00000000  0800bd10  0800bd10  00020294  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bd10  0800bd10  00020294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd10  0800bd10  0001bd10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd14  0800bd14  0001bd14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000294  20000000  0800bd18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000298  0800bfac  00020298  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  0800bfac  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011376  00000000  00000000  000202c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029a8  00000000  00000000  0003163a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00033fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e98  00000000  00000000  00034fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d389  00000000  00000000  00035e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001198b  00000000  00000000  000531d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a87e8  00000000  00000000  00064b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010d34c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a4  00000000  00000000  0010d3a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000298 	.word	0x20000298
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b6c4 	.word	0x0800b6c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000029c 	.word	0x2000029c
 80001cc:	0800b6c4 	.word	0x0800b6c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <delay>:
#define timer htim2


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <delay+0x30>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2200      	movs	r2, #0
 8000d04:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8000d06:	bf00      	nop
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <delay+0x30>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d3f9      	bcc.n	8000d08 <delay+0x14>
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000410 	.word	0x20000410

08000d28 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	461a      	mov	r2, r3
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d40:	f002 ffcc 	bl	8003cdc <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	461a      	mov	r2, r3
 8000d52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d56:	481c      	ldr	r0, [pc, #112]	; (8000dc8 <send_to_lcd+0xa0>)
 8000d58:	f002 ffc0 	bl	8003cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	089b      	lsrs	r3, r3, #2
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	2180      	movs	r1, #128	; 0x80
 8000d6c:	4816      	ldr	r0, [pc, #88]	; (8000dc8 <send_to_lcd+0xa0>)
 8000d6e:	f002 ffb5 	bl	8003cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	085b      	lsrs	r3, r3, #1
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	461a      	mov	r2, r3
 8000d80:	2102      	movs	r1, #2
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <send_to_lcd+0xa4>)
 8000d84:	f002 ffaa 	bl	8003cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	2101      	movs	r1, #1
 8000d94:	480d      	ldr	r0, [pc, #52]	; (8000dcc <send_to_lcd+0xa4>)
 8000d96:	f002 ffa1 	bl	8003cdc <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2180      	movs	r1, #128	; 0x80
 8000d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da2:	f002 ff9b 	bl	8003cdc <HAL_GPIO_WritePin>
	delay (20);
 8000da6:	2014      	movs	r0, #20
 8000da8:	f7ff ffa4 	bl	8000cf4 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2180      	movs	r1, #128	; 0x80
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db4:	f002 ff92 	bl	8003cdc <HAL_GPIO_WritePin>
	delay (20);
 8000db8:	2014      	movs	r0, #20
 8000dba:	f7ff ff9b 	bl	8000cf4 <delay>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	48001000 	.word	0x48001000
 8000dcc:	48000400 	.word	0x48000400

08000dd0 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	091b      	lsrs	r3, r3, #4
 8000dde:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	2100      	movs	r1, #0
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff ff9f 	bl	8000d28 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	f003 030f 	and.w	r3, r3, #15
 8000df0:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff96 	bl	8000d28 <send_to_lcd>
}
 8000dfc:	bf00      	nop
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	091b      	lsrs	r3, r3, #4
 8000e12:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
 8000e16:	2101      	movs	r1, #1
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff85 	bl	8000d28 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	f003 030f 	and.w	r3, r3, #15
 8000e24:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	2101      	movs	r1, #1
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff7c 	bl	8000d28 <send_to_lcd>
}
 8000e30:	bf00      	nop
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <lcd_put_cur>:
	lcd_send_cmd(0x01);
	HAL_Delay(2);
}

void lcd_put_cur(int row, int col)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
    switch (row)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d003      	beq.n	8000e50 <lcd_put_cur+0x18>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d005      	beq.n	8000e5a <lcd_put_cur+0x22>
 8000e4e:	e009      	b.n	8000e64 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e56:	603b      	str	r3, [r7, #0]
            break;
 8000e58:	e004      	b.n	8000e64 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000e60:	603b      	str	r3, [r7, #0]
            break;
 8000e62:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ffb1 	bl	8000dd0 <lcd_send_cmd>
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <lcd_init>:


void lcd_init (void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000e7a:	2032      	movs	r0, #50	; 0x32
 8000e7c:	f001 ff68 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e80:	2030      	movs	r0, #48	; 0x30
 8000e82:	f7ff ffa5 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000e86:	2005      	movs	r0, #5
 8000e88:	f001 ff62 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e8c:	2030      	movs	r0, #48	; 0x30
 8000e8e:	f7ff ff9f 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000e92:	2001      	movs	r0, #1
 8000e94:	f001 ff5c 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e98:	2030      	movs	r0, #48	; 0x30
 8000e9a:	f7ff ff99 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(10);
 8000e9e:	200a      	movs	r0, #10
 8000ea0:	f001 ff56 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000ea4:	2020      	movs	r0, #32
 8000ea6:	f7ff ff93 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(10);
 8000eaa:	200a      	movs	r0, #10
 8000eac:	f001 ff50 	bl	8002d50 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000eb0:	2028      	movs	r0, #40	; 0x28
 8000eb2:	f7ff ff8d 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(1);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f001 ff4a 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000ebc:	2008      	movs	r0, #8
 8000ebe:	f7ff ff87 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f001 ff44 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f7ff ff81 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f001 ff3e 	bl	8002d50 <HAL_Delay>
	HAL_Delay(1);
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f001 ff3b 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000eda:	2006      	movs	r0, #6
 8000edc:	f7ff ff78 	bl	8000dd0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f001 ff35 	bl	8002d50 <HAL_Delay>
	lcd_send_cmd (0x0F); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000ee6:	200f      	movs	r0, #15
 8000ee8:	f7ff ff72 	bl	8000dd0 <lcd_send_cmd>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000ef8:	e006      	b.n	8000f08 <lcd_send_string+0x18>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	1c5a      	adds	r2, r3, #1
 8000efe:	607a      	str	r2, [r7, #4]
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff ff7e 	bl	8000e04 <lcd_send_data>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1f4      	bne.n	8000efa <lcd_send_string+0xa>
}
 8000f10:	bf00      	nop
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b5b0      	push	{r4, r5, r7, lr}
 8000f1e:	b08a      	sub	sp, #40	; 0x28
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t up_val = 0; // up button value
 8000f22:	2300      	movs	r3, #0
 8000f24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t down_val = 0; // down button value
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t sel_val = 0; // select button value
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t change_value_bool = 0; //boolean for changing the value the selected item
 8000f34:	2300      	movs	r3, #0
 8000f36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	int32_t raw_1, raw_2, raw_3; //raw analog data from the sensors
	uint8_t a_data_1[2], a_data_2[2], a_data_3[2]; //analog data in a byte array

	// retrieve the stored CAN IDs
	CAN_IDs=(*(__IO uint32_t *) 0x0800F800);
 8000f3a:	4bb0      	ldr	r3, [pc, #704]	; (80011fc <main+0x2e0>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4baf      	ldr	r3, [pc, #700]	; (8001200 <main+0x2e4>)
 8000f42:	601a      	str	r2, [r3, #0]
	wordToBytes(CAN_IDs);
 8000f44:	4bae      	ldr	r3, [pc, #696]	; (8001200 <main+0x2e4>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f001 fb4f 	bl	80025ec <wordToBytes>

	can_id_1=(uint8_t)id_arr[0];
 8000f4e:	4bad      	ldr	r3, [pc, #692]	; (8001204 <main+0x2e8>)
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	4bad      	ldr	r3, [pc, #692]	; (8001208 <main+0x2ec>)
 8000f54:	701a      	strb	r2, [r3, #0]
	can_id_2=id_arr[1];
 8000f56:	4bab      	ldr	r3, [pc, #684]	; (8001204 <main+0x2e8>)
 8000f58:	785a      	ldrb	r2, [r3, #1]
 8000f5a:	4bac      	ldr	r3, [pc, #688]	; (800120c <main+0x2f0>)
 8000f5c:	701a      	strb	r2, [r3, #0]
	can_id_3=id_arr[2];
 8000f5e:	4ba9      	ldr	r3, [pc, #676]	; (8001204 <main+0x2e8>)
 8000f60:	789a      	ldrb	r2, [r3, #2]
 8000f62:	4bab      	ldr	r3, [pc, #684]	; (8001210 <main+0x2f4>)
 8000f64:	701a      	strb	r2, [r3, #0]
	device_id=id_arr[3];//get device id
 8000f66:	4ba7      	ldr	r3, [pc, #668]	; (8001204 <main+0x2e8>)
 8000f68:	78da      	ldrb	r2, [r3, #3]
 8000f6a:	4baa      	ldr	r3, [pc, #680]	; (8001214 <main+0x2f8>)
 8000f6c:	701a      	strb	r2, [r3, #0]

	//if duplicate IDs set IDs to 1, 2, and 3
	if(can_id_1==can_id_2 || can_id_1==can_id_3||can_id_2==can_id_3){
 8000f6e:	4ba6      	ldr	r3, [pc, #664]	; (8001208 <main+0x2ec>)
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	4ba6      	ldr	r3, [pc, #664]	; (800120c <main+0x2f0>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d00b      	beq.n	8000f92 <main+0x76>
 8000f7a:	4ba3      	ldr	r3, [pc, #652]	; (8001208 <main+0x2ec>)
 8000f7c:	781a      	ldrb	r2, [r3, #0]
 8000f7e:	4ba4      	ldr	r3, [pc, #656]	; (8001210 <main+0x2f4>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d005      	beq.n	8000f92 <main+0x76>
 8000f86:	4ba1      	ldr	r3, [pc, #644]	; (800120c <main+0x2f0>)
 8000f88:	781a      	ldrb	r2, [r3, #0]
 8000f8a:	4ba1      	ldr	r3, [pc, #644]	; (8001210 <main+0x2f4>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d108      	bne.n	8000fa4 <main+0x88>
		can_id_1=1;
 8000f92:	4b9d      	ldr	r3, [pc, #628]	; (8001208 <main+0x2ec>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	701a      	strb	r2, [r3, #0]
		can_id_2=2;
 8000f98:	4b9c      	ldr	r3, [pc, #624]	; (800120c <main+0x2f0>)
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	701a      	strb	r2, [r3, #0]
		can_id_3=3;
 8000f9e:	4b9c      	ldr	r3, [pc, #624]	; (8001210 <main+0x2f4>)
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	701a      	strb	r2, [r3, #0]
	}
	//if invalid device id then set to EC-LV
	if(device_id!=1&&device_id!=0)
 8000fa4:	4b9b      	ldr	r3, [pc, #620]	; (8001214 <main+0x2f8>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d006      	beq.n	8000fba <main+0x9e>
 8000fac:	4b99      	ldr	r3, [pc, #612]	; (8001214 <main+0x2f8>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d002      	beq.n	8000fba <main+0x9e>
		device_id=0;
 8000fb4:	4b97      	ldr	r3, [pc, #604]	; (8001214 <main+0x2f8>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
	device_pos=device_id;
 8000fba:	4b96      	ldr	r3, [pc, #600]	; (8001214 <main+0x2f8>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b25a      	sxtb	r2, r3
 8000fc0:	4b95      	ldr	r3, [pc, #596]	; (8001218 <main+0x2fc>)
 8000fc2:	701a      	strb	r2, [r3, #0]

	//get the baud rate
	baud_pos=(uint8_t)(*(__IO uint32_t *) 0x0800F804);
 8000fc4:	4b95      	ldr	r3, [pc, #596]	; (800121c <main+0x300>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	b25a      	sxtb	r2, r3
 8000fca:	4b95      	ldr	r3, [pc, #596]	; (8001220 <main+0x304>)
 8000fcc:	701a      	strb	r2, [r3, #0]
	//if invalid baud rate then set to 1M
	if(baud_pos<0||baud_pos>3)
 8000fce:	4b94      	ldr	r3, [pc, #592]	; (8001220 <main+0x304>)
 8000fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	db04      	blt.n	8000fe2 <main+0xc6>
 8000fd8:	4b91      	ldr	r3, [pc, #580]	; (8001220 <main+0x304>)
 8000fda:	f993 3000 	ldrsb.w	r3, [r3]
 8000fde:	2b03      	cmp	r3, #3
 8000fe0:	dd02      	ble.n	8000fe8 <main+0xcc>
		baud_pos=3;
 8000fe2:	4b8f      	ldr	r3, [pc, #572]	; (8001220 <main+0x304>)
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	701a      	strb	r2, [r3, #0]
	//PSC=pow(2,4-baud_pos);//set prescaler

	//get delay
	us=(uint16_t)(*(__IO uint32_t *) 0x0800F808);
 8000fe8:	4b8e      	ldr	r3, [pc, #568]	; (8001224 <main+0x308>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	4b8e      	ldr	r3, [pc, #568]	; (8001228 <main+0x30c>)
 8000ff0:	801a      	strh	r2, [r3, #0]
	//if delay too large then make it reasonable
	if(us>1000)
 8000ff2:	4b8d      	ldr	r3, [pc, #564]	; (8001228 <main+0x30c>)
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ffa:	d90e      	bls.n	800101a <main+0xfe>
		us=225*(4-baud_pos);
 8000ffc:	4b88      	ldr	r3, [pc, #544]	; (8001220 <main+0x304>)
 8000ffe:	f993 3000 	ldrsb.w	r3, [r3]
 8001002:	f1c3 0304 	rsb	r3, r3, #4
 8001006:	b29b      	uxth	r3, r3
 8001008:	461a      	mov	r2, r3
 800100a:	0112      	lsls	r2, r2, #4
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	461a      	mov	r2, r3
 8001010:	0112      	lsls	r2, r2, #4
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b84      	ldr	r3, [pc, #528]	; (8001228 <main+0x30c>)
 8001018:	801a      	strh	r2, [r3, #0]


	// Set the headers for the first analog signal
	headers_1.StdId = can_id_1; // set the CAN ID
 800101a:	4b7b      	ldr	r3, [pc, #492]	; (8001208 <main+0x2ec>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	4b82      	ldr	r3, [pc, #520]	; (800122c <main+0x310>)
 8001022:	601a      	str	r2, [r3, #0]
	headers_1.IDE = CAN_ID_STD;
 8001024:	4b81      	ldr	r3, [pc, #516]	; (800122c <main+0x310>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
	headers_1.RTR = CAN_RTR_DATA;
 800102a:	4b80      	ldr	r3, [pc, #512]	; (800122c <main+0x310>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
	headers_1.DLC = sizeof(a_data_1); // set the size of the data
 8001030:	4b7e      	ldr	r3, [pc, #504]	; (800122c <main+0x310>)
 8001032:	2202      	movs	r2, #2
 8001034:	611a      	str	r2, [r3, #16]
	headers_1.TransmitGlobalTime = DISABLE; // disable transmission of time
 8001036:	4b7d      	ldr	r3, [pc, #500]	; (800122c <main+0x310>)
 8001038:	2200      	movs	r2, #0
 800103a:	751a      	strb	r2, [r3, #20]

	// Set the headers for the second analog signal
	headers_2.StdId = can_id_2; // set the CAN ID
 800103c:	4b73      	ldr	r3, [pc, #460]	; (800120c <main+0x2f0>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b7b      	ldr	r3, [pc, #492]	; (8001230 <main+0x314>)
 8001044:	601a      	str	r2, [r3, #0]
	headers_2.IDE = CAN_ID_STD;
 8001046:	4b7a      	ldr	r3, [pc, #488]	; (8001230 <main+0x314>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
	headers_2.RTR = CAN_RTR_DATA;
 800104c:	4b78      	ldr	r3, [pc, #480]	; (8001230 <main+0x314>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
	headers_2.DLC = sizeof(a_data_2); // set the size of the data
 8001052:	4b77      	ldr	r3, [pc, #476]	; (8001230 <main+0x314>)
 8001054:	2202      	movs	r2, #2
 8001056:	611a      	str	r2, [r3, #16]
	headers_2.TransmitGlobalTime = DISABLE; // disable transmission of time
 8001058:	4b75      	ldr	r3, [pc, #468]	; (8001230 <main+0x314>)
 800105a:	2200      	movs	r2, #0
 800105c:	751a      	strb	r2, [r3, #20]

	// Set the headers for the third analog signal
	headers_3.StdId = can_id_3; // set the CAN ID
 800105e:	4b6c      	ldr	r3, [pc, #432]	; (8001210 <main+0x2f4>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	4b73      	ldr	r3, [pc, #460]	; (8001234 <main+0x318>)
 8001066:	601a      	str	r2, [r3, #0]
	headers_3.IDE = CAN_ID_STD;
 8001068:	4b72      	ldr	r3, [pc, #456]	; (8001234 <main+0x318>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
	headers_3.RTR = CAN_RTR_DATA;
 800106e:	4b71      	ldr	r3, [pc, #452]	; (8001234 <main+0x318>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
	headers_3.DLC = sizeof(a_data_3); // set the size of the data
 8001074:	4b6f      	ldr	r3, [pc, #444]	; (8001234 <main+0x318>)
 8001076:	2202      	movs	r2, #2
 8001078:	611a      	str	r2, [r3, #16]
	headers_3.TransmitGlobalTime = DISABLE; // disable transmission of time
 800107a:	4b6e      	ldr	r3, [pc, #440]	; (8001234 <main+0x318>)
 800107c:	2200      	movs	r2, #0
 800107e:	751a      	strb	r2, [r3, #20]


	//add options to menu
	//set the baud rate
	memset(temp,0,17);
 8001080:	2211      	movs	r2, #17
 8001082:	2100      	movs	r1, #0
 8001084:	486c      	ldr	r0, [pc, #432]	; (8001238 <main+0x31c>)
 8001086:	f004 fed7 	bl	8005e38 <memset>
	strncpy(temp, baud_str,16);
 800108a:	2210      	movs	r2, #16
 800108c:	496b      	ldr	r1, [pc, #428]	; (800123c <main+0x320>)
 800108e:	486a      	ldr	r0, [pc, #424]	; (8001238 <main+0x31c>)
 8001090:	f005 fdd4 	bl	8006c3c <strncpy>
	strlcat(temp,baud_rates[baud_pos],17);
 8001094:	4b62      	ldr	r3, [pc, #392]	; (8001220 <main+0x304>)
 8001096:	f993 3000 	ldrsb.w	r3, [r3]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4a68      	ldr	r2, [pc, #416]	; (8001240 <main+0x324>)
 800109e:	4413      	add	r3, r2
 80010a0:	2211      	movs	r2, #17
 80010a2:	4619      	mov	r1, r3
 80010a4:	4864      	ldr	r0, [pc, #400]	; (8001238 <main+0x31c>)
 80010a6:	f005 fd7e 	bl	8006ba6 <strlcat>
	strlcpy(display_rows[0],temp,17);
 80010aa:	2211      	movs	r2, #17
 80010ac:	4962      	ldr	r1, [pc, #392]	; (8001238 <main+0x31c>)
 80010ae:	4865      	ldr	r0, [pc, #404]	; (8001244 <main+0x328>)
 80010b0:	f005 fd9c 	bl	8006bec <strlcpy>
	//set the device
	memset(temp,0,17);
 80010b4:	2211      	movs	r2, #17
 80010b6:	2100      	movs	r1, #0
 80010b8:	485f      	ldr	r0, [pc, #380]	; (8001238 <main+0x31c>)
 80010ba:	f004 febd 	bl	8005e38 <memset>
	strncpy(temp, device_str,16);
 80010be:	2210      	movs	r2, #16
 80010c0:	4961      	ldr	r1, [pc, #388]	; (8001248 <main+0x32c>)
 80010c2:	485d      	ldr	r0, [pc, #372]	; (8001238 <main+0x31c>)
 80010c4:	f005 fdba 	bl	8006c3c <strncpy>
	strlcat(temp, device_options[device_pos],17);
 80010c8:	4b53      	ldr	r3, [pc, #332]	; (8001218 <main+0x2fc>)
 80010ca:	f993 3000 	ldrsb.w	r3, [r3]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4613      	mov	r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	4a5d      	ldr	r2, [pc, #372]	; (800124c <main+0x330>)
 80010d8:	4413      	add	r3, r2
 80010da:	2211      	movs	r2, #17
 80010dc:	4619      	mov	r1, r3
 80010de:	4856      	ldr	r0, [pc, #344]	; (8001238 <main+0x31c>)
 80010e0:	f005 fd61 	bl	8006ba6 <strlcat>
	strlcpy(display_rows[8],temp,17);
 80010e4:	2211      	movs	r2, #17
 80010e6:	4954      	ldr	r1, [pc, #336]	; (8001238 <main+0x31c>)
 80010e8:	4859      	ldr	r0, [pc, #356]	; (8001250 <main+0x334>)
 80010ea:	f005 fd7f 	bl	8006bec <strlcpy>
	//set can IDs

	memset(temp, 0, 17);
 80010ee:	2211      	movs	r2, #17
 80010f0:	2100      	movs	r1, #0
 80010f2:	4851      	ldr	r0, [pc, #324]	; (8001238 <main+0x31c>)
 80010f4:	f004 fea0 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 80010f8:	2210      	movs	r2, #16
 80010fa:	4956      	ldr	r1, [pc, #344]	; (8001254 <main+0x338>)
 80010fc:	484e      	ldr	r0, [pc, #312]	; (8001238 <main+0x31c>)
 80010fe:	f005 fd9d 	bl	8006c3c <strncpy>
	strcat(temp, "1:    ");
 8001102:	484d      	ldr	r0, [pc, #308]	; (8001238 <main+0x31c>)
 8001104:	f7ff f864 	bl	80001d0 <strlen>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <main+0x31c>)
 800110e:	4413      	add	r3, r2
 8001110:	4a51      	ldr	r2, [pc, #324]	; (8001258 <main+0x33c>)
 8001112:	6810      	ldr	r0, [r2, #0]
 8001114:	6018      	str	r0, [r3, #0]
 8001116:	8891      	ldrh	r1, [r2, #4]
 8001118:	7992      	ldrb	r2, [r2, #6]
 800111a:	8099      	strh	r1, [r3, #4]
 800111c:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 800111e:	2210      	movs	r2, #16
 8001120:	2100      	movs	r1, #0
 8001122:	484e      	ldr	r0, [pc, #312]	; (800125c <main+0x340>)
 8001124:	f004 fe88 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_1);
 8001128:	4b37      	ldr	r3, [pc, #220]	; (8001208 <main+0x2ec>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	461a      	mov	r2, r3
 800112e:	494c      	ldr	r1, [pc, #304]	; (8001260 <main+0x344>)
 8001130:	484a      	ldr	r0, [pc, #296]	; (800125c <main+0x340>)
 8001132:	f005 fd09 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 8001136:	2211      	movs	r2, #17
 8001138:	4948      	ldr	r1, [pc, #288]	; (800125c <main+0x340>)
 800113a:	483f      	ldr	r0, [pc, #252]	; (8001238 <main+0x31c>)
 800113c:	f005 fd33 	bl	8006ba6 <strlcat>
	memcpy(display_rows[1],temp,17);
 8001140:	4b40      	ldr	r3, [pc, #256]	; (8001244 <main+0x328>)
 8001142:	4a3d      	ldr	r2, [pc, #244]	; (8001238 <main+0x31c>)
 8001144:	3311      	adds	r3, #17
 8001146:	6815      	ldr	r5, [r2, #0]
 8001148:	6854      	ldr	r4, [r2, #4]
 800114a:	6890      	ldr	r0, [r2, #8]
 800114c:	68d1      	ldr	r1, [r2, #12]
 800114e:	601d      	str	r5, [r3, #0]
 8001150:	605c      	str	r4, [r3, #4]
 8001152:	6098      	str	r0, [r3, #8]
 8001154:	60d9      	str	r1, [r3, #12]
 8001156:	7c12      	ldrb	r2, [r2, #16]
 8001158:	741a      	strb	r2, [r3, #16]
	//can id 2
	memset(temp, 0, 17);
 800115a:	2211      	movs	r2, #17
 800115c:	2100      	movs	r1, #0
 800115e:	4836      	ldr	r0, [pc, #216]	; (8001238 <main+0x31c>)
 8001160:	f004 fe6a 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 8001164:	2210      	movs	r2, #16
 8001166:	493b      	ldr	r1, [pc, #236]	; (8001254 <main+0x338>)
 8001168:	4833      	ldr	r0, [pc, #204]	; (8001238 <main+0x31c>)
 800116a:	f005 fd67 	bl	8006c3c <strncpy>
	strcat(temp, "2:    ");
 800116e:	4832      	ldr	r0, [pc, #200]	; (8001238 <main+0x31c>)
 8001170:	f7ff f82e 	bl	80001d0 <strlen>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	4b2f      	ldr	r3, [pc, #188]	; (8001238 <main+0x31c>)
 800117a:	4413      	add	r3, r2
 800117c:	4a39      	ldr	r2, [pc, #228]	; (8001264 <main+0x348>)
 800117e:	6810      	ldr	r0, [r2, #0]
 8001180:	6018      	str	r0, [r3, #0]
 8001182:	8891      	ldrh	r1, [r2, #4]
 8001184:	7992      	ldrb	r2, [r2, #6]
 8001186:	8099      	strh	r1, [r3, #4]
 8001188:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 800118a:	2210      	movs	r2, #16
 800118c:	2100      	movs	r1, #0
 800118e:	4833      	ldr	r0, [pc, #204]	; (800125c <main+0x340>)
 8001190:	f004 fe52 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_2);
 8001194:	4b1d      	ldr	r3, [pc, #116]	; (800120c <main+0x2f0>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	4931      	ldr	r1, [pc, #196]	; (8001260 <main+0x344>)
 800119c:	482f      	ldr	r0, [pc, #188]	; (800125c <main+0x340>)
 800119e:	f005 fcd3 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 80011a2:	2211      	movs	r2, #17
 80011a4:	492d      	ldr	r1, [pc, #180]	; (800125c <main+0x340>)
 80011a6:	4824      	ldr	r0, [pc, #144]	; (8001238 <main+0x31c>)
 80011a8:	f005 fcfd 	bl	8006ba6 <strlcat>
	memcpy(display_rows[2],temp,17);
 80011ac:	4b25      	ldr	r3, [pc, #148]	; (8001244 <main+0x328>)
 80011ae:	4a22      	ldr	r2, [pc, #136]	; (8001238 <main+0x31c>)
 80011b0:	3322      	adds	r3, #34	; 0x22
 80011b2:	6815      	ldr	r5, [r2, #0]
 80011b4:	6854      	ldr	r4, [r2, #4]
 80011b6:	6890      	ldr	r0, [r2, #8]
 80011b8:	68d1      	ldr	r1, [r2, #12]
 80011ba:	601d      	str	r5, [r3, #0]
 80011bc:	605c      	str	r4, [r3, #4]
 80011be:	6098      	str	r0, [r3, #8]
 80011c0:	60d9      	str	r1, [r3, #12]
 80011c2:	7c12      	ldrb	r2, [r2, #16]
 80011c4:	741a      	strb	r2, [r3, #16]
	//can id 3
	memset(temp, 0, 17);
 80011c6:	2211      	movs	r2, #17
 80011c8:	2100      	movs	r1, #0
 80011ca:	481b      	ldr	r0, [pc, #108]	; (8001238 <main+0x31c>)
 80011cc:	f004 fe34 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 80011d0:	2210      	movs	r2, #16
 80011d2:	4920      	ldr	r1, [pc, #128]	; (8001254 <main+0x338>)
 80011d4:	4818      	ldr	r0, [pc, #96]	; (8001238 <main+0x31c>)
 80011d6:	f005 fd31 	bl	8006c3c <strncpy>
	strcat(temp, "3:    ");
 80011da:	4817      	ldr	r0, [pc, #92]	; (8001238 <main+0x31c>)
 80011dc:	f7fe fff8 	bl	80001d0 <strlen>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <main+0x31c>)
 80011e6:	4413      	add	r3, r2
 80011e8:	4a1f      	ldr	r2, [pc, #124]	; (8001268 <main+0x34c>)
 80011ea:	6810      	ldr	r0, [r2, #0]
 80011ec:	6018      	str	r0, [r3, #0]
 80011ee:	8891      	ldrh	r1, [r2, #4]
 80011f0:	7992      	ldrb	r2, [r2, #6]
 80011f2:	8099      	strh	r1, [r3, #4]
 80011f4:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 80011f6:	2210      	movs	r2, #16
 80011f8:	e038      	b.n	800126c <main+0x350>
 80011fa:	bf00      	nop
 80011fc:	0800f800 	.word	0x0800f800
 8001200:	200003ac 	.word	0x200003ac
 8001204:	200002c8 	.word	0x200002c8
 8001208:	200003f4 	.word	0x200003f4
 800120c:	2000033c 	.word	0x2000033c
 8001210:	200002c4 	.word	0x200002c4
 8001214:	200002b4 	.word	0x200002b4
 8001218:	200002b6 	.word	0x200002b6
 800121c:	0800f804 	.word	0x0800f804
 8001220:	200000ae 	.word	0x200000ae
 8001224:	0800f808 	.word	0x0800f808
 8001228:	20000002 	.word	0x20000002
 800122c:	200002e4 	.word	0x200002e4
 8001230:	200003f8 	.word	0x200003f8
 8001234:	200002cc 	.word	0x200002cc
 8001238:	20000324 	.word	0x20000324
 800123c:	0800b7b4 	.word	0x0800b7b4
 8001240:	0800b794 	.word	0x0800b794
 8001244:	20000004 	.word	0x20000004
 8001248:	0800b7a4 	.word	0x0800b7a4
 800124c:	0800b788 	.word	0x0800b788
 8001250:	2000008c 	.word	0x2000008c
 8001254:	0800b7c4 	.word	0x0800b7c4
 8001258:	0800b6e0 	.word	0x0800b6e0
 800125c:	20000460 	.word	0x20000460
 8001260:	0800b6e8 	.word	0x0800b6e8
 8001264:	0800b6f0 	.word	0x0800b6f0
 8001268:	0800b6f8 	.word	0x0800b6f8
 800126c:	2100      	movs	r1, #0
 800126e:	48b9      	ldr	r0, [pc, #740]	; (8001554 <main+0x638>)
 8001270:	f004 fde2 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_3);
 8001274:	4bb8      	ldr	r3, [pc, #736]	; (8001558 <main+0x63c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	461a      	mov	r2, r3
 800127a:	49b8      	ldr	r1, [pc, #736]	; (800155c <main+0x640>)
 800127c:	48b5      	ldr	r0, [pc, #724]	; (8001554 <main+0x638>)
 800127e:	f005 fc63 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 8001282:	2211      	movs	r2, #17
 8001284:	49b3      	ldr	r1, [pc, #716]	; (8001554 <main+0x638>)
 8001286:	48b6      	ldr	r0, [pc, #728]	; (8001560 <main+0x644>)
 8001288:	f005 fc8d 	bl	8006ba6 <strlcat>
	memcpy(display_rows[3],temp,17);
 800128c:	4bb5      	ldr	r3, [pc, #724]	; (8001564 <main+0x648>)
 800128e:	4ab4      	ldr	r2, [pc, #720]	; (8001560 <main+0x644>)
 8001290:	3333      	adds	r3, #51	; 0x33
 8001292:	6815      	ldr	r5, [r2, #0]
 8001294:	6854      	ldr	r4, [r2, #4]
 8001296:	6890      	ldr	r0, [r2, #8]
 8001298:	68d1      	ldr	r1, [r2, #12]
 800129a:	601d      	str	r5, [r3, #0]
 800129c:	605c      	str	r4, [r3, #4]
 800129e:	6098      	str	r0, [r3, #8]
 80012a0:	60d9      	str	r1, [r3, #12]
 80012a2:	7c12      	ldrb	r2, [r2, #16]
 80012a4:	741a      	strb	r2, [r3, #16]

	//Delay
	memset(temp, 0, 17);
 80012a6:	2211      	movs	r2, #17
 80012a8:	2100      	movs	r1, #0
 80012aa:	48ad      	ldr	r0, [pc, #692]	; (8001560 <main+0x644>)
 80012ac:	f004 fdc4 	bl	8005e38 <memset>
	strncpy(temp, delay_str,16);
 80012b0:	2210      	movs	r2, #16
 80012b2:	49ad      	ldr	r1, [pc, #692]	; (8001568 <main+0x64c>)
 80012b4:	48aa      	ldr	r0, [pc, #680]	; (8001560 <main+0x644>)
 80012b6:	f005 fcc1 	bl	8006c3c <strncpy>
	memset(char_arr, 0, 16);
 80012ba:	2210      	movs	r2, #16
 80012bc:	2100      	movs	r1, #0
 80012be:	48a5      	ldr	r0, [pc, #660]	; (8001554 <main+0x638>)
 80012c0:	f004 fdba 	bl	8005e38 <memset>
	sprintf(char_arr, "%05d", us);
 80012c4:	4ba9      	ldr	r3, [pc, #676]	; (800156c <main+0x650>)
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	49a9      	ldr	r1, [pc, #676]	; (8001570 <main+0x654>)
 80012cc:	48a1      	ldr	r0, [pc, #644]	; (8001554 <main+0x638>)
 80012ce:	f005 fc3b 	bl	8006b48 <siprintf>
	strcat(temp, char_arr);
 80012d2:	49a0      	ldr	r1, [pc, #640]	; (8001554 <main+0x638>)
 80012d4:	48a2      	ldr	r0, [pc, #648]	; (8001560 <main+0x644>)
 80012d6:	f005 fc57 	bl	8006b88 <strcat>
	strlcat(temp,"us",17);
 80012da:	2211      	movs	r2, #17
 80012dc:	49a5      	ldr	r1, [pc, #660]	; (8001574 <main+0x658>)
 80012de:	48a0      	ldr	r0, [pc, #640]	; (8001560 <main+0x644>)
 80012e0:	f005 fc61 	bl	8006ba6 <strlcat>
	memcpy(display_rows[9],temp,17);
 80012e4:	4b9f      	ldr	r3, [pc, #636]	; (8001564 <main+0x648>)
 80012e6:	4a9e      	ldr	r2, [pc, #632]	; (8001560 <main+0x644>)
 80012e8:	3399      	adds	r3, #153	; 0x99
 80012ea:	6815      	ldr	r5, [r2, #0]
 80012ec:	6854      	ldr	r4, [r2, #4]
 80012ee:	6890      	ldr	r0, [r2, #8]
 80012f0:	68d1      	ldr	r1, [r2, #12]
 80012f2:	601d      	str	r5, [r3, #0]
 80012f4:	605c      	str	r4, [r3, #4]
 80012f6:	6098      	str	r0, [r3, #8]
 80012f8:	60d9      	str	r1, [r3, #12]
 80012fa:	7c12      	ldrb	r2, [r2, #16]
 80012fc:	741a      	strb	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f001 fcc1 	bl	8002c84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 fbad 	bl	8001a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001306:	f000 fd45 	bl	8001d94 <MX_GPIO_Init>
  MX_CAN_Init();
 800130a:	f000 fc07 	bl	8001b1c <MX_CAN_Init>
  MX_SDADC1_Init();
 800130e:	f000 fc3b 	bl	8001b88 <MX_SDADC1_Init>
  MX_SDADC2_Init();
 8001312:	f000 fc77 	bl	8001c04 <MX_SDADC2_Init>
  MX_SDADC3_Init();
 8001316:	f000 fcb3 	bl	8001c80 <MX_SDADC3_Init>
  MX_TIM2_Init();
 800131a:	f000 fcef 	bl	8001cfc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);// start timer
 800131e:	4896      	ldr	r0, [pc, #600]	; (8001578 <main+0x65c>)
 8001320:	f004 fa94 	bl	800584c <HAL_TIM_Base_Start>

	//initialize LCD
	lcd_init();
 8001324:	f7ff fda7 	bl	8000e76 <lcd_init>
	lcd_put_cur(0,0);
 8001328:	2100      	movs	r1, #0
 800132a:	2000      	movs	r0, #0
 800132c:	f7ff fd84 	bl	8000e38 <lcd_put_cur>
	lcd_send_string("Starting Up...");
 8001330:	4892      	ldr	r0, [pc, #584]	; (800157c <main+0x660>)
 8001332:	f7ff fddd 	bl	8000ef0 <lcd_send_string>
	HAL_Delay(1000);
 8001336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800133a:	f001 fd09 	bl	8002d50 <HAL_Delay>
	lcd_put_cur(0,0);
 800133e:	2100      	movs	r1, #0
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff fd79 	bl	8000e38 <lcd_put_cur>
	lcd_send_string("Initializing CAN");
 8001346:	488e      	ldr	r0, [pc, #568]	; (8001580 <main+0x664>)
 8001348:	f7ff fdd2 	bl	8000ef0 <lcd_send_string>
	HAL_Delay(1000);
 800134c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001350:	f001 fcfe 	bl	8002d50 <HAL_Delay>

	//setup CAN filter
	can_filter.FilterMaskIdHigh = 0x0000;
 8001354:	4b8b      	ldr	r3, [pc, #556]	; (8001584 <main+0x668>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
	can_filter.FilterMaskIdLow = 0x0000;
 800135a:	4b8a      	ldr	r3, [pc, #552]	; (8001584 <main+0x668>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
	can_filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001360:	4b88      	ldr	r3, [pc, #544]	; (8001584 <main+0x668>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
	can_filter.FilterBank = 0;
 8001366:	4b87      	ldr	r3, [pc, #540]	; (8001584 <main+0x668>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
	can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800136c:	4b85      	ldr	r3, [pc, #532]	; (8001584 <main+0x668>)
 800136e:	2200      	movs	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
	can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001372:	4b84      	ldr	r3, [pc, #528]	; (8001584 <main+0x668>)
 8001374:	2201      	movs	r2, #1
 8001376:	61da      	str	r2, [r3, #28]
	can_filter.FilterActivation = CAN_FILTER_ENABLE;
 8001378:	4b82      	ldr	r3, [pc, #520]	; (8001584 <main+0x668>)
 800137a:	2201      	movs	r2, #1
 800137c:	621a      	str	r2, [r3, #32]
	//check that CAN Filter was setup correctly
	if (HAL_CAN_ConfigFilter(&hcan, &can_filter) != HAL_OK) {
 800137e:	4981      	ldr	r1, [pc, #516]	; (8001584 <main+0x668>)
 8001380:	4881      	ldr	r0, [pc, #516]	; (8001588 <main+0x66c>)
 8001382:	f001 fe04 	bl	8002f8e <HAL_CAN_ConfigFilter>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <main+0x474>
		Error_Handler();
 800138c:	f001 fa08 	bl	80027a0 <Error_Handler>
	}

	//start the can protocol and verify that it has started
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8001390:	487d      	ldr	r0, [pc, #500]	; (8001588 <main+0x66c>)
 8001392:	f001 fec6 	bl	8003122 <HAL_CAN_Start>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <main+0x484>
		Error_Handler();
 800139c:	f001 fa00 	bl	80027a0 <Error_Handler>
	}

	//display start menu
	lcd_put_cur(0,0);
 80013a0:	2100      	movs	r1, #0
 80013a2:	2000      	movs	r0, #0
 80013a4:	f7ff fd48 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(strncpy(temp,display_rows[menu_pos],16));
 80013a8:	4b78      	ldr	r3, [pc, #480]	; (800158c <main+0x670>)
 80013aa:	f993 3000 	ldrsb.w	r3, [r3]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4613      	mov	r3, r2
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	4413      	add	r3, r2
 80013b6:	4a6b      	ldr	r2, [pc, #428]	; (8001564 <main+0x648>)
 80013b8:	4413      	add	r3, r2
 80013ba:	2210      	movs	r2, #16
 80013bc:	4619      	mov	r1, r3
 80013be:	4868      	ldr	r0, [pc, #416]	; (8001560 <main+0x644>)
 80013c0:	f005 fc3c 	bl	8006c3c <strncpy>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fd92 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(1,0);
 80013cc:	2100      	movs	r1, #0
 80013ce:	2001      	movs	r0, #1
 80013d0:	f7ff fd32 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(strncpy(temp,display_rows[menu_pos+1],16));
 80013d4:	4b6d      	ldr	r3, [pc, #436]	; (800158c <main+0x670>)
 80013d6:	f993 3000 	ldrsb.w	r3, [r3]
 80013da:	1c5a      	adds	r2, r3, #1
 80013dc:	4613      	mov	r3, r2
 80013de:	011b      	lsls	r3, r3, #4
 80013e0:	4413      	add	r3, r2
 80013e2:	4a60      	ldr	r2, [pc, #384]	; (8001564 <main+0x648>)
 80013e4:	4413      	add	r3, r2
 80013e6:	2210      	movs	r2, #16
 80013e8:	4619      	mov	r1, r3
 80013ea:	485d      	ldr	r0, [pc, #372]	; (8001560 <main+0x644>)
 80013ec:	f005 fc26 	bl	8006c3c <strncpy>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fd7c 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,0);
 80013f8:	2100      	movs	r1, #0
 80013fa:	2000      	movs	r0, #0
 80013fc:	f7ff fd1c 	bl	8000e38 <lcd_put_cur>

	int counter=0;//counter used in updating the display
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
	int btn_counter=0;//button counter used to reduce double clicks
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]


	calibrateSDADC(&hsdadc1, SDADC_CHANNEL_1);
 8001408:	4961      	ldr	r1, [pc, #388]	; (8001590 <main+0x674>)
 800140a:	4862      	ldr	r0, [pc, #392]	; (8001594 <main+0x678>)
 800140c:	f001 f90e 	bl	800262c <calibrateSDADC>

	calibrateSDADC(&hsdadc2, SDADC_CHANNEL_0);
 8001410:	2101      	movs	r1, #1
 8001412:	4861      	ldr	r0, [pc, #388]	; (8001598 <main+0x67c>)
 8001414:	f001 f90a 	bl	800262c <calibrateSDADC>

	calibrateSDADC(&hsdadc3, SDADC_CHANNEL_4);
 8001418:	4960      	ldr	r1, [pc, #384]	; (800159c <main+0x680>)
 800141a:	4861      	ldr	r0, [pc, #388]	; (80015a0 <main+0x684>)
 800141c:	f001 f906 	bl	800262c <calibrateSDADC>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		__HAL_TIM_SET_COUNTER(&htim2,0); // reset timer
 8001420:	4b55      	ldr	r3, [pc, #340]	; (8001578 <main+0x65c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2200      	movs	r2, #0
 8001426:	625a      	str	r2, [r3, #36]	; 0x24
		if(counter>1000)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800142e:	dd01      	ble.n	8001434 <main+0x518>
			counter=0;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]

		//get raw data for analog 1
		HAL_SDADC_Start(&hsdadc1);
 8001434:	4857      	ldr	r0, [pc, #348]	; (8001594 <main+0x678>)
 8001436:	f004 f8ba 	bl	80055ae <HAL_SDADC_Start>
		HAL_SDADC_PollForConversion(&hsdadc1, HAL_MAX_DELAY);
 800143a:	f04f 31ff 	mov.w	r1, #4294967295
 800143e:	4855      	ldr	r0, [pc, #340]	; (8001594 <main+0x678>)
 8001440:	f004 f8d0 	bl	80055e4 <HAL_SDADC_PollForConversion>
		raw_1 = HAL_SDADC_GetValue(&hsdadc1);
 8001444:	4853      	ldr	r0, [pc, #332]	; (8001594 <main+0x678>)
 8001446:	f004 f927 	bl	8005698 <HAL_SDADC_GetValue>
 800144a:	4603      	mov	r3, r0
 800144c:	617b      	str	r3, [r7, #20]

		//get raw data for analog 2
		HAL_SDADC_Start(&hsdadc2);
 800144e:	4852      	ldr	r0, [pc, #328]	; (8001598 <main+0x67c>)
 8001450:	f004 f8ad 	bl	80055ae <HAL_SDADC_Start>
		HAL_SDADC_PollForConversion(&hsdadc2, HAL_MAX_DELAY);
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	484f      	ldr	r0, [pc, #316]	; (8001598 <main+0x67c>)
 800145a:	f004 f8c3 	bl	80055e4 <HAL_SDADC_PollForConversion>
		raw_2 = HAL_SDADC_GetValue(&hsdadc2);
 800145e:	484e      	ldr	r0, [pc, #312]	; (8001598 <main+0x67c>)
 8001460:	f004 f91a 	bl	8005698 <HAL_SDADC_GetValue>
 8001464:	4603      	mov	r3, r0
 8001466:	613b      	str	r3, [r7, #16]

		if(device_id==1){
 8001468:	4b4e      	ldr	r3, [pc, #312]	; (80015a4 <main+0x688>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d10c      	bne.n	800148a <main+0x56e>
			//get raw data for analog 3
			HAL_SDADC_Start(&hsdadc3);
 8001470:	484b      	ldr	r0, [pc, #300]	; (80015a0 <main+0x684>)
 8001472:	f004 f89c 	bl	80055ae <HAL_SDADC_Start>
			HAL_SDADC_PollForConversion(&hsdadc3, HAL_MAX_DELAY);
 8001476:	f04f 31ff 	mov.w	r1, #4294967295
 800147a:	4849      	ldr	r0, [pc, #292]	; (80015a0 <main+0x684>)
 800147c:	f004 f8b2 	bl	80055e4 <HAL_SDADC_PollForConversion>
			raw_3 = HAL_SDADC_GetValue(&hsdadc3);
 8001480:	4847      	ldr	r0, [pc, #284]	; (80015a0 <main+0x684>)
 8001482:	f004 f909 	bl	8005698 <HAL_SDADC_GetValue>
 8001486:	4603      	mov	r3, r0
 8001488:	623b      	str	r3, [r7, #32]
		}

		//conver raw data
		raw_1=(uint16_t)(raw_1+32768);
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	b29b      	uxth	r3, r3
 800148e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001492:	b29b      	uxth	r3, r3
 8001494:	617b      	str	r3, [r7, #20]
		raw_2=(uint16_t)(raw_2+32768);
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	b29b      	uxth	r3, r3
 800149a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800149e:	b29b      	uxth	r3, r3
 80014a0:	613b      	str	r3, [r7, #16]
		raw_3=(uint16_t)(raw_3+32768);
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	623b      	str	r3, [r7, #32]

		//put raw data into byte arrays
		a_data_1[0]=raw_1 & 0xff;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	733b      	strb	r3, [r7, #12]
		a_data_1[1]=(raw_1 >> 8);
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	121b      	asrs	r3, r3, #8
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	737b      	strb	r3, [r7, #13]

		a_data_2[0]=raw_2 & 0xff;
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	723b      	strb	r3, [r7, #8]
		a_data_2[1]=(raw_2 >> 8);
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	121b      	asrs	r3, r3, #8
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	727b      	strb	r3, [r7, #9]

		if(device_id==1){
 80014ca:	4b36      	ldr	r3, [pc, #216]	; (80015a4 <main+0x688>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d106      	bne.n	80014e0 <main+0x5c4>
			a_data_3[0]=raw_3 & 0xff;
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	713b      	strb	r3, [r7, #4]
			a_data_3[1]=(raw_3 >> 8);
 80014d8:	6a3b      	ldr	r3, [r7, #32]
 80014da:	121b      	asrs	r3, r3, #8
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	717b      	strb	r3, [r7, #5]
		}

		//transmit CAN data for analog 1
		HAL_CAN_AddTxMessage(&hcan, &headers_1, a_data_1, *tx_mailbox);
 80014e0:	4b31      	ldr	r3, [pc, #196]	; (80015a8 <main+0x68c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f107 020c 	add.w	r2, r7, #12
 80014ea:	4930      	ldr	r1, [pc, #192]	; (80015ac <main+0x690>)
 80014ec:	4826      	ldr	r0, [pc, #152]	; (8001588 <main+0x66c>)
 80014ee:	f001 fea5 	bl	800323c <HAL_CAN_AddTxMessage>
		while (HAL_CAN_IsTxMessagePending(&hcan, *tx_mailbox));//wait until data is sent for analog 1
 80014f2:	bf00      	nop
 80014f4:	4b2c      	ldr	r3, [pc, #176]	; (80015a8 <main+0x68c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4619      	mov	r1, r3
 80014fc:	4822      	ldr	r0, [pc, #136]	; (8001588 <main+0x66c>)
 80014fe:	f001 ff78 	bl	80033f2 <HAL_CAN_IsTxMessagePending>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1f5      	bne.n	80014f4 <main+0x5d8>
		//transmit CAN data for analog 2
		HAL_CAN_AddTxMessage(&hcan, &headers_2, a_data_2, *tx_mailbox);
 8001508:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <main+0x68c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f107 0208 	add.w	r2, r7, #8
 8001512:	4927      	ldr	r1, [pc, #156]	; (80015b0 <main+0x694>)
 8001514:	481c      	ldr	r0, [pc, #112]	; (8001588 <main+0x66c>)
 8001516:	f001 fe91 	bl	800323c <HAL_CAN_AddTxMessage>
		while (HAL_CAN_IsTxMessagePending(&hcan, *tx_mailbox));//wait until data is sent for analog 2
 800151a:	bf00      	nop
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <main+0x68c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4619      	mov	r1, r3
 8001524:	4818      	ldr	r0, [pc, #96]	; (8001588 <main+0x66c>)
 8001526:	f001 ff64 	bl	80033f2 <HAL_CAN_IsTxMessagePending>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1f5      	bne.n	800151c <main+0x600>
		if(device_id==1){
 8001530:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <main+0x688>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d145      	bne.n	80015c4 <main+0x6a8>
			//transmit CAN data for analog 3
			HAL_CAN_AddTxMessage(&hcan, &headers_3, a_data_3, *tx_mailbox);
 8001538:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <main+0x68c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	1d3a      	adds	r2, r7, #4
 8001540:	491c      	ldr	r1, [pc, #112]	; (80015b4 <main+0x698>)
 8001542:	4811      	ldr	r0, [pc, #68]	; (8001588 <main+0x66c>)
 8001544:	f001 fe7a 	bl	800323c <HAL_CAN_AddTxMessage>
			while (HAL_CAN_IsTxMessagePending(&hcan, *tx_mailbox));//wait until data is sent for analog 3
 8001548:	bf00      	nop
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <main+0x68c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	e031      	b.n	80015b8 <main+0x69c>
 8001554:	20000460 	.word	0x20000460
 8001558:	200002c4 	.word	0x200002c4
 800155c:	0800b6e8 	.word	0x0800b6e8
 8001560:	20000324 	.word	0x20000324
 8001564:	20000004 	.word	0x20000004
 8001568:	0800b7d4 	.word	0x0800b7d4
 800156c:	20000002 	.word	0x20000002
 8001570:	0800b700 	.word	0x0800b700
 8001574:	0800b708 	.word	0x0800b708
 8001578:	20000410 	.word	0x20000410
 800157c:	0800b70c 	.word	0x0800b70c
 8001580:	0800b71c 	.word	0x0800b71c
 8001584:	20000340 	.word	0x20000340
 8001588:	200002fc 	.word	0x200002fc
 800158c:	200002b5 	.word	0x200002b5
 8001590:	00010002 	.word	0x00010002
 8001594:	20000368 	.word	0x20000368
 8001598:	200003b0 	.word	0x200003b0
 800159c:	00040010 	.word	0x00040010
 80015a0:	20000470 	.word	0x20000470
 80015a4:	200002b4 	.word	0x200002b4
 80015a8:	20000338 	.word	0x20000338
 80015ac:	200002e4 	.word	0x200002e4
 80015b0:	200003f8 	.word	0x200003f8
 80015b4:	200002cc 	.word	0x200002cc
 80015b8:	48b6      	ldr	r0, [pc, #728]	; (8001894 <main+0x978>)
 80015ba:	f001 ff1a 	bl	80033f2 <HAL_CAN_IsTxMessagePending>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1c2      	bne.n	800154a <main+0x62e>
		}

		//if the up button is pressed
		if(up_val==0 && HAL_GPIO_ReadPin(UP_BTN_PORT, UP_BTN_PIN)){
 80015c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d17e      	bne.n	80016ca <main+0x7ae>
 80015cc:	2140      	movs	r1, #64	; 0x40
 80015ce:	48b2      	ldr	r0, [pc, #712]	; (8001898 <main+0x97c>)
 80015d0:	f002 fb6c 	bl	8003cac <HAL_GPIO_ReadPin>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d077      	beq.n	80016ca <main+0x7ae>
			if(change_value_bool){
 80015da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d023      	beq.n	800162a <main+0x70e>
				//change the value of the selected item
				if(menu_pos==0)
 80015e2:	4bae      	ldr	r3, [pc, #696]	; (800189c <main+0x980>)
 80015e4:	f993 3000 	ldrsb.w	r3, [r3]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d103      	bne.n	80015f4 <main+0x6d8>
					changeBaudRate(1);//increment baud rate
 80015ec:	2001      	movs	r0, #1
 80015ee:	f000 fc89 	bl	8001f04 <changeBaudRate>
 80015f2:	e064      	b.n	80016be <main+0x7a2>
				else if(menu_pos < 4)
 80015f4:	4ba9      	ldr	r3, [pc, #676]	; (800189c <main+0x980>)
 80015f6:	f993 3000 	ldrsb.w	r3, [r3]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	dc03      	bgt.n	8001606 <main+0x6ea>
					changeCANID(1);//increment CAN ID
 80015fe:	2001      	movs	r0, #1
 8001600:	f000 fda6 	bl	8002150 <changeCANID>
 8001604:	e05b      	b.n	80016be <main+0x7a2>
				else if(menu_pos == 8)
 8001606:	4ba5      	ldr	r3, [pc, #660]	; (800189c <main+0x980>)
 8001608:	f993 3000 	ldrsb.w	r3, [r3]
 800160c:	2b08      	cmp	r3, #8
 800160e:	d103      	bne.n	8001618 <main+0x6fc>
					changeDevice(1);//increment Device ID
 8001610:	2001      	movs	r0, #1
 8001612:	f000 fd27 	bl	8002064 <changeDevice>
 8001616:	e052      	b.n	80016be <main+0x7a2>
				else if(menu_pos == 9)
 8001618:	4ba0      	ldr	r3, [pc, #640]	; (800189c <main+0x980>)
 800161a:	f993 3000 	ldrsb.w	r3, [r3]
 800161e:	2b09      	cmp	r3, #9
 8001620:	d14d      	bne.n	80016be <main+0x7a2>
					changeDelay(1);//increment Delay
 8001622:	2001      	movs	r0, #1
 8001624:	f000 ff2e 	bl	8002484 <changeDelay>
 8001628:	e049      	b.n	80016be <main+0x7a2>
			} else {
				//scroll menu up
				menu_pos=(menu_pos==0)?display_rows_length-1:(menu_pos-1);//decrement menu position
 800162a:	4b9c      	ldr	r3, [pc, #624]	; (800189c <main+0x980>)
 800162c:	f993 3000 	ldrsb.w	r3, [r3]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d105      	bne.n	8001640 <main+0x724>
 8001634:	230a      	movs	r3, #10
 8001636:	b2db      	uxtb	r3, r3
 8001638:	3b01      	subs	r3, #1
 800163a:	b2db      	uxtb	r3, r3
 800163c:	b25b      	sxtb	r3, r3
 800163e:	e006      	b.n	800164e <main+0x732>
 8001640:	4b96      	ldr	r3, [pc, #600]	; (800189c <main+0x980>)
 8001642:	f993 3000 	ldrsb.w	r3, [r3]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	3b01      	subs	r3, #1
 800164a:	b2db      	uxtb	r3, r3
 800164c:	b25b      	sxtb	r3, r3
 800164e:	4a93      	ldr	r2, [pc, #588]	; (800189c <main+0x980>)
 8001650:	7013      	strb	r3, [r2, #0]
				lcd_put_cur(0,0);
 8001652:	2100      	movs	r1, #0
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff fbef 	bl	8000e38 <lcd_put_cur>
				lcd_send_string(strncpy(temp,display_rows[menu_pos],16));
 800165a:	4b90      	ldr	r3, [pc, #576]	; (800189c <main+0x980>)
 800165c:	f993 3000 	ldrsb.w	r3, [r3]
 8001660:	461a      	mov	r2, r3
 8001662:	4613      	mov	r3, r2
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	4413      	add	r3, r2
 8001668:	4a8d      	ldr	r2, [pc, #564]	; (80018a0 <main+0x984>)
 800166a:	4413      	add	r3, r2
 800166c:	2210      	movs	r2, #16
 800166e:	4619      	mov	r1, r3
 8001670:	488c      	ldr	r0, [pc, #560]	; (80018a4 <main+0x988>)
 8001672:	f005 fae3 	bl	8006c3c <strncpy>
 8001676:	4603      	mov	r3, r0
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fc39 	bl	8000ef0 <lcd_send_string>
				lcd_put_cur(1,0);
 800167e:	2100      	movs	r1, #0
 8001680:	2001      	movs	r0, #1
 8001682:	f7ff fbd9 	bl	8000e38 <lcd_put_cur>
				lcd_send_string(strncpy(temp,display_rows[(menu_pos+1)%display_rows_length],16));
 8001686:	4b85      	ldr	r3, [pc, #532]	; (800189c <main+0x980>)
 8001688:	f993 3000 	ldrsb.w	r3, [r3]
 800168c:	3301      	adds	r3, #1
 800168e:	220a      	movs	r2, #10
 8001690:	fb93 f1f2 	sdiv	r1, r3, r2
 8001694:	fb02 f201 	mul.w	r2, r2, r1
 8001698:	1a9a      	subs	r2, r3, r2
 800169a:	4613      	mov	r3, r2
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	4413      	add	r3, r2
 80016a0:	4a7f      	ldr	r2, [pc, #508]	; (80018a0 <main+0x984>)
 80016a2:	4413      	add	r3, r2
 80016a4:	2210      	movs	r2, #16
 80016a6:	4619      	mov	r1, r3
 80016a8:	487e      	ldr	r0, [pc, #504]	; (80018a4 <main+0x988>)
 80016aa:	f005 fac7 	bl	8006c3c <strncpy>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fc1d 	bl	8000ef0 <lcd_send_string>
				lcd_put_cur(0,0);
 80016b6:	2100      	movs	r1, #0
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff fbbd 	bl	8000e38 <lcd_put_cur>
			}
			up_val = 1; // set button value to pressed
 80016be:	2301      	movs	r3, #1
 80016c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			btn_counter=0; // reset button counter
 80016c4:	2300      	movs	r3, #0
 80016c6:	61bb      	str	r3, [r7, #24]
 80016c8:	e011      	b.n	80016ee <main+0x7d2>
		} else if (up_val==1 && !HAL_GPIO_ReadPin(UP_BTN_PORT, UP_BTN_PIN)&&btn_counter>1000){
 80016ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d10d      	bne.n	80016ee <main+0x7d2>
 80016d2:	2140      	movs	r1, #64	; 0x40
 80016d4:	4870      	ldr	r0, [pc, #448]	; (8001898 <main+0x97c>)
 80016d6:	f002 fae9 	bl	8003cac <HAL_GPIO_ReadPin>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d106      	bne.n	80016ee <main+0x7d2>
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016e6:	dd02      	ble.n	80016ee <main+0x7d2>
			up_val = 0; // reset up button value
 80016e8:	2300      	movs	r3, #0
 80016ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}

		//if the down button is pressed
		if(down_val==0 && HAL_GPIO_ReadPin(DOWN_BTN_PORT, DOWN_BTN_PIN)){
 80016ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d179      	bne.n	80017ea <main+0x8ce>
 80016f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016fa:	4867      	ldr	r0, [pc, #412]	; (8001898 <main+0x97c>)
 80016fc:	f002 fad6 	bl	8003cac <HAL_GPIO_ReadPin>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d071      	beq.n	80017ea <main+0x8ce>
			if(change_value_bool){
 8001706:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800170a:	2b00      	cmp	r3, #0
 800170c:	d024      	beq.n	8001758 <main+0x83c>
				//change the value of the selected item
				if(menu_pos==0)
 800170e:	4b63      	ldr	r3, [pc, #396]	; (800189c <main+0x980>)
 8001710:	f993 3000 	ldrsb.w	r3, [r3]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d103      	bne.n	8001720 <main+0x804>
					changeBaudRate(-1);//decrement baud rate
 8001718:	20ff      	movs	r0, #255	; 0xff
 800171a:	f000 fbf3 	bl	8001f04 <changeBaudRate>
 800171e:	e05e      	b.n	80017de <main+0x8c2>
				else if(menu_pos < 4)
 8001720:	4b5e      	ldr	r3, [pc, #376]	; (800189c <main+0x980>)
 8001722:	f993 3000 	ldrsb.w	r3, [r3]
 8001726:	2b03      	cmp	r3, #3
 8001728:	dc03      	bgt.n	8001732 <main+0x816>
					changeCANID(-1);//decrement CAN ID
 800172a:	20ff      	movs	r0, #255	; 0xff
 800172c:	f000 fd10 	bl	8002150 <changeCANID>
 8001730:	e055      	b.n	80017de <main+0x8c2>
				else if(menu_pos == 8)
 8001732:	4b5a      	ldr	r3, [pc, #360]	; (800189c <main+0x980>)
 8001734:	f993 3000 	ldrsb.w	r3, [r3]
 8001738:	2b08      	cmp	r3, #8
 800173a:	d103      	bne.n	8001744 <main+0x828>
					changeDevice(-1);//decrement Device ID
 800173c:	20ff      	movs	r0, #255	; 0xff
 800173e:	f000 fc91 	bl	8002064 <changeDevice>
 8001742:	e04c      	b.n	80017de <main+0x8c2>
				else if(menu_pos == 9)
 8001744:	4b55      	ldr	r3, [pc, #340]	; (800189c <main+0x980>)
 8001746:	f993 3000 	ldrsb.w	r3, [r3]
 800174a:	2b09      	cmp	r3, #9
 800174c:	d147      	bne.n	80017de <main+0x8c2>
					changeDelay(-1);//decrement Delay
 800174e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001752:	f000 fe97 	bl	8002484 <changeDelay>
 8001756:	e042      	b.n	80017de <main+0x8c2>
			} else {
				//scroll menu down
				menu_pos = (menu_pos+1)%display_rows_length;//increment menu position
 8001758:	4b50      	ldr	r3, [pc, #320]	; (800189c <main+0x980>)
 800175a:	f993 3000 	ldrsb.w	r3, [r3]
 800175e:	3301      	adds	r3, #1
 8001760:	220a      	movs	r2, #10
 8001762:	fb93 f1f2 	sdiv	r1, r3, r2
 8001766:	fb02 f201 	mul.w	r2, r2, r1
 800176a:	1a9b      	subs	r3, r3, r2
 800176c:	b25a      	sxtb	r2, r3
 800176e:	4b4b      	ldr	r3, [pc, #300]	; (800189c <main+0x980>)
 8001770:	701a      	strb	r2, [r3, #0]
				lcd_put_cur(0,0);
 8001772:	2100      	movs	r1, #0
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff fb5f 	bl	8000e38 <lcd_put_cur>
				lcd_send_string(strncpy(temp,display_rows[menu_pos],16));
 800177a:	4b48      	ldr	r3, [pc, #288]	; (800189c <main+0x980>)
 800177c:	f993 3000 	ldrsb.w	r3, [r3]
 8001780:	461a      	mov	r2, r3
 8001782:	4613      	mov	r3, r2
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	4413      	add	r3, r2
 8001788:	4a45      	ldr	r2, [pc, #276]	; (80018a0 <main+0x984>)
 800178a:	4413      	add	r3, r2
 800178c:	2210      	movs	r2, #16
 800178e:	4619      	mov	r1, r3
 8001790:	4844      	ldr	r0, [pc, #272]	; (80018a4 <main+0x988>)
 8001792:	f005 fa53 	bl	8006c3c <strncpy>
 8001796:	4603      	mov	r3, r0
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fba9 	bl	8000ef0 <lcd_send_string>
				lcd_put_cur(1,0);
 800179e:	2100      	movs	r1, #0
 80017a0:	2001      	movs	r0, #1
 80017a2:	f7ff fb49 	bl	8000e38 <lcd_put_cur>
				lcd_send_string(strncpy(temp,display_rows[(menu_pos+1)%display_rows_length],16));
 80017a6:	4b3d      	ldr	r3, [pc, #244]	; (800189c <main+0x980>)
 80017a8:	f993 3000 	ldrsb.w	r3, [r3]
 80017ac:	3301      	adds	r3, #1
 80017ae:	220a      	movs	r2, #10
 80017b0:	fb93 f1f2 	sdiv	r1, r3, r2
 80017b4:	fb02 f201 	mul.w	r2, r2, r1
 80017b8:	1a9a      	subs	r2, r3, r2
 80017ba:	4613      	mov	r3, r2
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	4413      	add	r3, r2
 80017c0:	4a37      	ldr	r2, [pc, #220]	; (80018a0 <main+0x984>)
 80017c2:	4413      	add	r3, r2
 80017c4:	2210      	movs	r2, #16
 80017c6:	4619      	mov	r1, r3
 80017c8:	4836      	ldr	r0, [pc, #216]	; (80018a4 <main+0x988>)
 80017ca:	f005 fa37 	bl	8006c3c <strncpy>
 80017ce:	4603      	mov	r3, r0
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fb8d 	bl	8000ef0 <lcd_send_string>
				lcd_put_cur(0,0);
 80017d6:	2100      	movs	r1, #0
 80017d8:	2000      	movs	r0, #0
 80017da:	f7ff fb2d 	bl	8000e38 <lcd_put_cur>

			}
			down_val = 1; // set button value to pressed
 80017de:	2301      	movs	r3, #1
 80017e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			btn_counter=0;// reset button counter
 80017e4:	2300      	movs	r3, #0
 80017e6:	61bb      	str	r3, [r7, #24]
 80017e8:	e012      	b.n	8001810 <main+0x8f4>
		} else if (down_val==1 && !HAL_GPIO_ReadPin(DOWN_BTN_PORT, DOWN_BTN_PIN)&&btn_counter>1000){
 80017ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d10e      	bne.n	8001810 <main+0x8f4>
 80017f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017f6:	4828      	ldr	r0, [pc, #160]	; (8001898 <main+0x97c>)
 80017f8:	f002 fa58 	bl	8003cac <HAL_GPIO_ReadPin>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d106      	bne.n	8001810 <main+0x8f4>
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001808:	dd02      	ble.n	8001810 <main+0x8f4>
			down_val = 0; // reset up button value
 800180a:	2300      	movs	r3, #0
 800180c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		//if the select button is pressed
		if(sel_val==0 && HAL_GPIO_ReadPin(SEL_BTN_PORT, SEL_BTN_PIN)){
 8001810:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001814:	2b00      	cmp	r3, #0
 8001816:	f040 80b0 	bne.w	800197a <main+0xa5e>
 800181a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f002 fa43 	bl	8003cac <HAL_GPIO_ReadPin>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	f000 80a6 	beq.w	800197a <main+0xa5e>
			//set changes and reinitialize can bus
			if(change_value_bool){
 800182e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001832:	2b00      	cmp	r3, #0
 8001834:	f000 808e 	beq.w	8001954 <main+0xa38>
				if(menu_pos==0)
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <main+0x980>)
 800183a:	f993 3000 	ldrsb.w	r3, [r3]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <main+0x92c>
					setBaudRate();
 8001842:	f000 fb9d 	bl	8001f80 <setBaudRate>
 8001846:	e089      	b.n	800195c <main+0xa40>
				else if(menu_pos< 4)
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <main+0x980>)
 800184a:	f993 3000 	ldrsb.w	r3, [r3]
 800184e:	2b03      	cmp	r3, #3
 8001850:	dc02      	bgt.n	8001858 <main+0x93c>
					setCANID();
 8001852:	f000 fd31 	bl	80022b8 <setCANID>
 8001856:	e081      	b.n	800195c <main+0xa40>
				else if(menu_pos==4)
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <main+0x980>)
 800185a:	f993 3000 	ldrsb.w	r3, [r3]
 800185e:	2b04      	cmp	r3, #4
 8001860:	d104      	bne.n	800186c <main+0x950>
					calibrateSDADC(&hsdadc1, SDADC_CHANNEL_1);
 8001862:	4911      	ldr	r1, [pc, #68]	; (80018a8 <main+0x98c>)
 8001864:	4811      	ldr	r0, [pc, #68]	; (80018ac <main+0x990>)
 8001866:	f000 fee1 	bl	800262c <calibrateSDADC>
 800186a:	e077      	b.n	800195c <main+0xa40>
				else if(menu_pos==5)
 800186c:	4b0b      	ldr	r3, [pc, #44]	; (800189c <main+0x980>)
 800186e:	f993 3000 	ldrsb.w	r3, [r3]
 8001872:	2b05      	cmp	r3, #5
 8001874:	d104      	bne.n	8001880 <main+0x964>
					calibrateSDADC(&hsdadc2, SDADC_CHANNEL_0);
 8001876:	2101      	movs	r1, #1
 8001878:	480d      	ldr	r0, [pc, #52]	; (80018b0 <main+0x994>)
 800187a:	f000 fed7 	bl	800262c <calibrateSDADC>
 800187e:	e06d      	b.n	800195c <main+0xa40>
				else if(menu_pos==6)
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <main+0x980>)
 8001882:	f993 3000 	ldrsb.w	r3, [r3]
 8001886:	2b06      	cmp	r3, #6
 8001888:	d118      	bne.n	80018bc <main+0x9a0>
					calibrateSDADC(&hsdadc3, SDADC_CHANNEL_4);
 800188a:	490a      	ldr	r1, [pc, #40]	; (80018b4 <main+0x998>)
 800188c:	480a      	ldr	r0, [pc, #40]	; (80018b8 <main+0x99c>)
 800188e:	f000 fecd 	bl	800262c <calibrateSDADC>
 8001892:	e063      	b.n	800195c <main+0xa40>
 8001894:	200002fc 	.word	0x200002fc
 8001898:	48000800 	.word	0x48000800
 800189c:	200002b5 	.word	0x200002b5
 80018a0:	20000004 	.word	0x20000004
 80018a4:	20000324 	.word	0x20000324
 80018a8:	00010002 	.word	0x00010002
 80018ac:	20000368 	.word	0x20000368
 80018b0:	200003b0 	.word	0x200003b0
 80018b4:	00040010 	.word	0x00040010
 80018b8:	20000470 	.word	0x20000470
				else if(menu_pos==7){ //display menu
 80018bc:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <main+0xb20>)
 80018be:	f993 3000 	ldrsb.w	r3, [r3]
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d136      	bne.n	8001934 <main+0xa18>
					lcd_put_cur(0,0);
 80018c6:	2100      	movs	r1, #0
 80018c8:	2000      	movs	r0, #0
 80018ca:	f7ff fab5 	bl	8000e38 <lcd_put_cur>
					lcd_send_string(strncpy(temp,display_rows[menu_pos],16));
 80018ce:	4b5b      	ldr	r3, [pc, #364]	; (8001a3c <main+0xb20>)
 80018d0:	f993 3000 	ldrsb.w	r3, [r3]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4613      	mov	r3, r2
 80018d8:	011b      	lsls	r3, r3, #4
 80018da:	4413      	add	r3, r2
 80018dc:	4a58      	ldr	r2, [pc, #352]	; (8001a40 <main+0xb24>)
 80018de:	4413      	add	r3, r2
 80018e0:	2210      	movs	r2, #16
 80018e2:	4619      	mov	r1, r3
 80018e4:	4857      	ldr	r0, [pc, #348]	; (8001a44 <main+0xb28>)
 80018e6:	f005 f9a9 	bl	8006c3c <strncpy>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff faff 	bl	8000ef0 <lcd_send_string>
					lcd_put_cur(1,0);
 80018f2:	2100      	movs	r1, #0
 80018f4:	2001      	movs	r0, #1
 80018f6:	f7ff fa9f 	bl	8000e38 <lcd_put_cur>
					lcd_send_string(strncpy(temp,display_rows[(menu_pos+1)%display_rows_length],16));
 80018fa:	4b50      	ldr	r3, [pc, #320]	; (8001a3c <main+0xb20>)
 80018fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001900:	3301      	adds	r3, #1
 8001902:	220a      	movs	r2, #10
 8001904:	fb93 f1f2 	sdiv	r1, r3, r2
 8001908:	fb02 f201 	mul.w	r2, r2, r1
 800190c:	1a9a      	subs	r2, r3, r2
 800190e:	4613      	mov	r3, r2
 8001910:	011b      	lsls	r3, r3, #4
 8001912:	4413      	add	r3, r2
 8001914:	4a4a      	ldr	r2, [pc, #296]	; (8001a40 <main+0xb24>)
 8001916:	4413      	add	r3, r2
 8001918:	2210      	movs	r2, #16
 800191a:	4619      	mov	r1, r3
 800191c:	4849      	ldr	r0, [pc, #292]	; (8001a44 <main+0xb28>)
 800191e:	f005 f98d 	bl	8006c3c <strncpy>
 8001922:	4603      	mov	r3, r0
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fae3 	bl	8000ef0 <lcd_send_string>
					lcd_put_cur(0,0);
 800192a:	2100      	movs	r1, #0
 800192c:	2000      	movs	r0, #0
 800192e:	f7ff fa83 	bl	8000e38 <lcd_put_cur>
 8001932:	e013      	b.n	800195c <main+0xa40>
				}
				else if(menu_pos==8)
 8001934:	4b41      	ldr	r3, [pc, #260]	; (8001a3c <main+0xb20>)
 8001936:	f993 3000 	ldrsb.w	r3, [r3]
 800193a:	2b08      	cmp	r3, #8
 800193c:	d102      	bne.n	8001944 <main+0xa28>
					setDeviceID();
 800193e:	f000 fbbd 	bl	80020bc <setDeviceID>
 8001942:	e00b      	b.n	800195c <main+0xa40>
				else if(menu_pos == 9)
 8001944:	4b3d      	ldr	r3, [pc, #244]	; (8001a3c <main+0xb20>)
 8001946:	f993 3000 	ldrsb.w	r3, [r3]
 800194a:	2b09      	cmp	r3, #9
 800194c:	d106      	bne.n	800195c <main+0xa40>
					setDelay();//set Delay
 800194e:	f000 fde1 	bl	8002514 <setDelay>
 8001952:	e003      	b.n	800195c <main+0xa40>
			}else{
				lcd_put_cur(0,15);
 8001954:	210f      	movs	r1, #15
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff fa6e 	bl	8000e38 <lcd_put_cur>
			}
			change_value_bool=!change_value_bool;
 800195c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001960:	2b00      	cmp	r3, #0
 8001962:	bf0c      	ite	eq
 8001964:	2301      	moveq	r3, #1
 8001966:	2300      	movne	r3, #0
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			sel_val=1;//set select button to pressed
 800196e:	2301      	movs	r3, #1
 8001970:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			btn_counter=0;// reset button counter
 8001974:	2300      	movs	r3, #0
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	e013      	b.n	80019a2 <main+0xa86>
		} else if (sel_val==1 && !HAL_GPIO_ReadPin(SEL_BTN_PORT, SEL_BTN_PIN)&&btn_counter>1000){
 800197a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800197e:	2b01      	cmp	r3, #1
 8001980:	d10f      	bne.n	80019a2 <main+0xa86>
 8001982:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198a:	f002 f98f 	bl	8003cac <HAL_GPIO_ReadPin>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d106      	bne.n	80019a2 <main+0xa86>
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800199a:	dd02      	ble.n	80019a2 <main+0xa86>
			sel_val = 0; // reset select button value
 800199c:	2300      	movs	r3, #0
 800199e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		}

		//Display values on display
		if(menu_pos==7 && change_value_bool && counter==0){
 80019a2:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <main+0xb20>)
 80019a4:	f993 3000 	ldrsb.w	r3, [r3]
 80019a8:	2b07      	cmp	r3, #7
 80019aa:	d136      	bne.n	8001a1a <main+0xafe>
 80019ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d032      	beq.n	8001a1a <main+0xafe>
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d12f      	bne.n	8001a1a <main+0xafe>
			lcd_put_cur(0,0);
 80019ba:	2100      	movs	r1, #0
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff fa3b 	bl	8000e38 <lcd_put_cur>
			lcd_send_string("Ang Pos:        ");
 80019c2:	4821      	ldr	r0, [pc, #132]	; (8001a48 <main+0xb2c>)
 80019c4:	f7ff fa94 	bl	8000ef0 <lcd_send_string>
			lcd_put_cur(0,11);
 80019c8:	210b      	movs	r1, #11
 80019ca:	2000      	movs	r0, #0
 80019cc:	f7ff fa34 	bl	8000e38 <lcd_put_cur>
			memset(char_arr, 0, 16);
 80019d0:	2210      	movs	r2, #16
 80019d2:	2100      	movs	r1, #0
 80019d4:	481d      	ldr	r0, [pc, #116]	; (8001a4c <main+0xb30>)
 80019d6:	f004 fa2f 	bl	8005e38 <memset>
			sprintf(char_arr, "%05d", raw_1);
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	491c      	ldr	r1, [pc, #112]	; (8001a50 <main+0xb34>)
 80019de:	481b      	ldr	r0, [pc, #108]	; (8001a4c <main+0xb30>)
 80019e0:	f005 f8b2 	bl	8006b48 <siprintf>
			lcd_send_string(char_arr);
 80019e4:	4819      	ldr	r0, [pc, #100]	; (8001a4c <main+0xb30>)
 80019e6:	f7ff fa83 	bl	8000ef0 <lcd_send_string>
			lcd_put_cur(1,0);
 80019ea:	2100      	movs	r1, #0
 80019ec:	2001      	movs	r0, #1
 80019ee:	f7ff fa23 	bl	8000e38 <lcd_put_cur>
			lcd_send_string("Ang Vel:        ");
 80019f2:	4818      	ldr	r0, [pc, #96]	; (8001a54 <main+0xb38>)
 80019f4:	f7ff fa7c 	bl	8000ef0 <lcd_send_string>
			lcd_put_cur(1,11);
 80019f8:	210b      	movs	r1, #11
 80019fa:	2001      	movs	r0, #1
 80019fc:	f7ff fa1c 	bl	8000e38 <lcd_put_cur>
			memset(char_arr, 0, 16);
 8001a00:	2210      	movs	r2, #16
 8001a02:	2100      	movs	r1, #0
 8001a04:	4811      	ldr	r0, [pc, #68]	; (8001a4c <main+0xb30>)
 8001a06:	f004 fa17 	bl	8005e38 <memset>
			sprintf(char_arr, "%05d", raw_2);
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4910      	ldr	r1, [pc, #64]	; (8001a50 <main+0xb34>)
 8001a0e:	480f      	ldr	r0, [pc, #60]	; (8001a4c <main+0xb30>)
 8001a10:	f005 f89a 	bl	8006b48 <siprintf>
			lcd_send_string(char_arr);
 8001a14:	480d      	ldr	r0, [pc, #52]	; (8001a4c <main+0xb30>)
 8001a16:	f7ff fa6b 	bl	8000ef0 <lcd_send_string>
		}


		//increment counters
		counter++;
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	61fb      	str	r3, [r7, #28]
		btn_counter++;
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	3301      	adds	r3, #1
 8001a24:	61bb      	str	r3, [r7, #24]

		while ((uint16_t)__HAL_TIM_GET_COUNTER(&htim2) < us);//Delay between samples
 8001a26:	bf00      	nop
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <main+0xb3c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	4b0a      	ldr	r3, [pc, #40]	; (8001a5c <main+0xb40>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d3f7      	bcc.n	8001a28 <main+0xb0c>
		__HAL_TIM_SET_COUNTER(&htim2,0); // reset timer
 8001a38:	e4f2      	b.n	8001420 <main+0x504>
 8001a3a:	bf00      	nop
 8001a3c:	200002b5 	.word	0x200002b5
 8001a40:	20000004 	.word	0x20000004
 8001a44:	20000324 	.word	0x20000324
 8001a48:	0800b730 	.word	0x0800b730
 8001a4c:	20000460 	.word	0x20000460
 8001a50:	0800b700 	.word	0x0800b700
 8001a54:	0800b744 	.word	0x0800b744
 8001a58:	20000410 	.word	0x20000410
 8001a5c:	20000002 	.word	0x20000002

08001a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b09a      	sub	sp, #104	; 0x68
 8001a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a6a:	2228      	movs	r2, #40	; 0x28
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f004 f9e2 	bl	8005e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a84:	463b      	mov	r3, r7
 8001a86:	222c      	movs	r2, #44	; 0x2c
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f004 f9d4 	bl	8005e38 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a90:	2301      	movs	r3, #1
 8001a92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a98:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f002 f952 	bl	8003d4c <HAL_RCC_OscConfig>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <SystemClock_Config+0x52>
  {
    Error_Handler();
 8001aae:	f000 fe77 	bl	80027a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab2:	230f      	movs	r3, #15
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aba:	2300      	movs	r3, #0
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ac6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 f845 	bl	8004b5c <HAL_RCC_ClockConfig>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001ad8:	f000 fe62 	bl	80027a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDADC;
 8001adc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ae0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.SdadcClockSelection = RCC_SDADCSYSCLK_DIV4;
 8001ae2:	f04f 4308 	mov.w	r3, #2281701376	; 0x88000000
 8001ae6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ae8:	463b      	mov	r3, r7
 8001aea:	4618      	mov	r0, r3
 8001aec:	f003 fa1e 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001af6:	f000 fe53 	bl	80027a0 <Error_Handler>
  }
  HAL_PWREx_EnableSDADC(PWR_SDADC_ANALOG1);
 8001afa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001afe:	f002 f905 	bl	8003d0c <HAL_PWREx_EnableSDADC>
  HAL_PWREx_EnableSDADC(PWR_SDADC_ANALOG2);
 8001b02:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b06:	f002 f901 	bl	8003d0c <HAL_PWREx_EnableSDADC>
  HAL_PWREx_EnableSDADC(PWR_SDADC_ANALOG3);
 8001b0a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001b0e:	f002 f8fd 	bl	8003d0c <HAL_PWREx_EnableSDADC>
}
 8001b12:	bf00      	nop
 8001b14:	3768      	adds	r7, #104	; 0x68
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001b20:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b22:	4a18      	ldr	r2, [pc, #96]	; (8001b84 <MX_CAN_Init+0x68>)
 8001b24:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8001b26:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b28:	2202      	movs	r2, #2
 8001b2a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b32:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b3a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8001b3e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001b46:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001b52:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001b58:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001b6a:	4805      	ldr	r0, [pc, #20]	; (8001b80 <MX_CAN_Init+0x64>)
 8001b6c:	f001 f914 	bl	8002d98 <HAL_CAN_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8001b76:	f000 fe13 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200002fc 	.word	0x200002fc
 8001b84:	40006400 	.word	0x40006400

08001b88 <MX_SDADC1_Init>:
  * @brief SDADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDADC1_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SDADC1_Init 0 */

  /* USER CODE END SDADC1_Init 0 */

  SDADC_ConfParamTypeDef ConfParamStruct = {0};
 8001b8e:	463b      	mov	r3, r7
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]

  /* USER CODE END SDADC1_Init 1 */
  /** Configure the SDADC low power mode, fast conversion mode,
  slow clock mode and SDADC1 reference voltage
  */
  hsdadc1.Instance = SDADC1;
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001b9c:	4a18      	ldr	r2, [pc, #96]	; (8001c00 <MX_SDADC1_Init+0x78>)
 8001b9e:	601a      	str	r2, [r3, #0]
  hsdadc1.Init.IdleLowPowerMode = SDADC_LOWPOWER_NONE;
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	605a      	str	r2, [r3, #4]
  hsdadc1.Init.FastConversionMode = SDADC_FAST_CONV_DISABLE;
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  hsdadc1.Init.SlowClockMode = SDADC_SLOW_CLOCK_DISABLE;
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
  hsdadc1.Init.ReferenceVoltage = SDADC_VREF_VDDA;
 8001bb2:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001bb4:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001bb8:	611a      	str	r2, [r3, #16]
  if (HAL_SDADC_Init(&hsdadc1) != HAL_OK)
 8001bba:	4810      	ldr	r0, [pc, #64]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001bbc:	f003 fb2a 	bl	8005214 <HAL_SDADC_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_SDADC1_Init+0x42>
  {
    Error_Handler();
 8001bc6:	f000 fdeb 	bl	80027a0 <Error_Handler>
  }
  /** Set parameters for SDADC configuration 0 Register
  */
  ConfParamStruct.InputMode = SDADC_INPUT_MODE_SE_ZERO_REFERENCE;
 8001bca:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8001bce:	603b      	str	r3, [r7, #0]
  ConfParamStruct.Gain = SDADC_GAIN_1;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	607b      	str	r3, [r7, #4]
  ConfParamStruct.CommonMode = SDADC_COMMON_MODE_VDDA;
 8001bd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001bd8:	60bb      	str	r3, [r7, #8]
  ConfParamStruct.Offset = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  if (HAL_SDADC_PrepareChannelConfig(&hsdadc1, SDADC_CONF_INDEX_0, &ConfParamStruct) != HAL_OK)
 8001bde:	463b      	mov	r3, r7
 8001be0:	461a      	mov	r2, r3
 8001be2:	2100      	movs	r1, #0
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_SDADC1_Init+0x74>)
 8001be6:	f003 fb99 	bl	800531c <HAL_SDADC_PrepareChannelConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_SDADC1_Init+0x6c>
  {
    Error_Handler();
 8001bf0:	f000 fdd6 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN SDADC1_Init 2 */

  /* USER CODE END SDADC1_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000368 	.word	0x20000368
 8001c00:	40016000 	.word	0x40016000

08001c04 <MX_SDADC2_Init>:
  * @brief SDADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDADC2_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SDADC2_Init 0 */

  /* USER CODE END SDADC2_Init 0 */

  SDADC_ConfParamTypeDef ConfParamStruct = {0};
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]

  /* USER CODE END SDADC2_Init 1 */
  /** Configure the SDADC low power mode, fast conversion mode,
  slow clock mode and SDADC1 reference voltage
  */
  hsdadc2.Instance = SDADC2;
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c18:	4a18      	ldr	r2, [pc, #96]	; (8001c7c <MX_SDADC2_Init+0x78>)
 8001c1a:	601a      	str	r2, [r3, #0]
  hsdadc2.Init.IdleLowPowerMode = SDADC_LOWPOWER_NONE;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	605a      	str	r2, [r3, #4]
  hsdadc2.Init.FastConversionMode = SDADC_FAST_CONV_DISABLE;
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  hsdadc2.Init.SlowClockMode = SDADC_SLOW_CLOCK_DISABLE;
 8001c28:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  hsdadc2.Init.ReferenceVoltage = SDADC_VREF_VDDA;
 8001c2e:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c30:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001c34:	611a      	str	r2, [r3, #16]
  if (HAL_SDADC_Init(&hsdadc2) != HAL_OK)
 8001c36:	4810      	ldr	r0, [pc, #64]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c38:	f003 faec 	bl	8005214 <HAL_SDADC_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_SDADC2_Init+0x42>
  {
    Error_Handler();
 8001c42:	f000 fdad 	bl	80027a0 <Error_Handler>
  }
  /** Set parameters for SDADC configuration 0 Register
  */
  ConfParamStruct.InputMode = SDADC_INPUT_MODE_SE_ZERO_REFERENCE;
 8001c46:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8001c4a:	603b      	str	r3, [r7, #0]
  ConfParamStruct.Gain = SDADC_GAIN_1;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
  ConfParamStruct.CommonMode = SDADC_COMMON_MODE_VDDA;
 8001c50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001c54:	60bb      	str	r3, [r7, #8]
  ConfParamStruct.Offset = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  if (HAL_SDADC_PrepareChannelConfig(&hsdadc2, SDADC_CONF_INDEX_0, &ConfParamStruct) != HAL_OK)
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	2100      	movs	r1, #0
 8001c60:	4805      	ldr	r0, [pc, #20]	; (8001c78 <MX_SDADC2_Init+0x74>)
 8001c62:	f003 fb5b 	bl	800531c <HAL_SDADC_PrepareChannelConfig>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_SDADC2_Init+0x6c>
  {
    Error_Handler();
 8001c6c:	f000 fd98 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN SDADC2_Init 2 */

  /* USER CODE END SDADC2_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	200003b0 	.word	0x200003b0
 8001c7c:	40016400 	.word	0x40016400

08001c80 <MX_SDADC3_Init>:
  * @brief SDADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDADC3_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SDADC3_Init 0 */

  /* USER CODE END SDADC3_Init 0 */

  SDADC_ConfParamTypeDef ConfParamStruct = {0};
 8001c86:	463b      	mov	r3, r7
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]

  /* USER CODE END SDADC3_Init 1 */
  /** Configure the SDADC low power mode, fast conversion mode,
  slow clock mode and SDADC1 reference voltage
  */
  hsdadc3.Instance = SDADC3;
 8001c92:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001c94:	4a18      	ldr	r2, [pc, #96]	; (8001cf8 <MX_SDADC3_Init+0x78>)
 8001c96:	601a      	str	r2, [r3, #0]
  hsdadc3.Init.IdleLowPowerMode = SDADC_LOWPOWER_NONE;
 8001c98:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	605a      	str	r2, [r3, #4]
  hsdadc3.Init.FastConversionMode = SDADC_FAST_CONV_DISABLE;
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  hsdadc3.Init.SlowClockMode = SDADC_SLOW_CLOCK_DISABLE;
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	60da      	str	r2, [r3, #12]
  hsdadc3.Init.ReferenceVoltage = SDADC_VREF_VDDA;
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001cac:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001cb0:	611a      	str	r2, [r3, #16]
  if (HAL_SDADC_Init(&hsdadc3) != HAL_OK)
 8001cb2:	4810      	ldr	r0, [pc, #64]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001cb4:	f003 faae 	bl	8005214 <HAL_SDADC_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_SDADC3_Init+0x42>
  {
    Error_Handler();
 8001cbe:	f000 fd6f 	bl	80027a0 <Error_Handler>
  }
  /** Set parameters for SDADC configuration 0 Register
  */
  ConfParamStruct.InputMode = SDADC_INPUT_MODE_SE_ZERO_REFERENCE;
 8001cc2:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8001cc6:	603b      	str	r3, [r7, #0]
  ConfParamStruct.Gain = SDADC_GAIN_1;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	607b      	str	r3, [r7, #4]
  ConfParamStruct.CommonMode = SDADC_COMMON_MODE_VSSA;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60bb      	str	r3, [r7, #8]
  ConfParamStruct.Offset = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
  if (HAL_SDADC_PrepareChannelConfig(&hsdadc3, SDADC_CONF_INDEX_0, &ConfParamStruct) != HAL_OK)
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4806      	ldr	r0, [pc, #24]	; (8001cf4 <MX_SDADC3_Init+0x74>)
 8001cdc:	f003 fb1e 	bl	800531c <HAL_SDADC_PrepareChannelConfig>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_SDADC3_Init+0x6a>
  {
    Error_Handler();
 8001ce6:	f000 fd5b 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN SDADC3_Init 2 */

  /* USER CODE END SDADC3_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000470 	.word	0x20000470
 8001cf8:	40016800 	.word	0x40016800

08001cfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d02:	f107 0308 	add.w	r3, r7, #8
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d10:	463b      	mov	r3, r7
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d18:	4b1d      	ldr	r3, [pc, #116]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8001d20:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d22:	220f      	movs	r2, #15
 8001d24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d26:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8001d2c:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d2e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001d32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d34:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d40:	4813      	ldr	r0, [pc, #76]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d42:	f003 fd33 	bl	80057ac <HAL_TIM_Base_Init>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d4c:	f000 fd28 	bl	80027a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d56:	f107 0308 	add.w	r3, r7, #8
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	480c      	ldr	r0, [pc, #48]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d5e:	f003 fdd5 	bl	800590c <HAL_TIM_ConfigClockSource>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d68:	f000 fd1a 	bl	80027a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d74:	463b      	mov	r3, r7
 8001d76:	4619      	mov	r1, r3
 8001d78:	4805      	ldr	r0, [pc, #20]	; (8001d90 <MX_TIM2_Init+0x94>)
 8001d7a:	f003 ffbf 	bl	8005cfc <HAL_TIMEx_MasterConfigSynchronization>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d84:	f000 fd0c 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d88:	bf00      	nop
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000410 	.word	0x20000410

08001d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08c      	sub	sp, #48	; 0x30
 8001d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
 8001da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	4b52      	ldr	r3, [pc, #328]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4a51      	ldr	r2, [pc, #324]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db4:	6153      	str	r3, [r2, #20]
 8001db6:	4b4f      	ldr	r3, [pc, #316]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dbe:	61bb      	str	r3, [r7, #24]
 8001dc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	4b4c      	ldr	r3, [pc, #304]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	4a4b      	ldr	r2, [pc, #300]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dcc:	6153      	str	r3, [r2, #20]
 8001dce:	4b49      	ldr	r3, [pc, #292]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dda:	4b46      	ldr	r3, [pc, #280]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	4a45      	ldr	r2, [pc, #276]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001de0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001de4:	6153      	str	r3, [r2, #20]
 8001de6:	4b43      	ldr	r3, [pc, #268]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001df2:	4b40      	ldr	r3, [pc, #256]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	4a3f      	ldr	r2, [pc, #252]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001df8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dfc:	6153      	str	r3, [r2, #20]
 8001dfe:	4b3d      	ldr	r3, [pc, #244]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0a:	4b3a      	ldr	r3, [pc, #232]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	4a39      	ldr	r2, [pc, #228]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e14:	6153      	str	r3, [r2, #20]
 8001e16:	4b37      	ldr	r3, [pc, #220]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e22:	4b34      	ldr	r3, [pc, #208]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	4a33      	ldr	r2, [pc, #204]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e2c:	6153      	str	r3, [r2, #20]
 8001e2e:	4b31      	ldr	r3, [pc, #196]	; (8001ef4 <MX_GPIO_Init+0x160>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7, GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2192      	movs	r1, #146	; 0x92
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e42:	f001 ff4b 	bl	8003cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2103      	movs	r1, #3
 8001e4a:	482b      	ldr	r0, [pc, #172]	; (8001ef8 <MX_GPIO_Init+0x164>)
 8001e4c:	f001 ff46 	bl	8003cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	f44f 7120 	mov.w	r1, #640	; 0x280
 8001e56:	4829      	ldr	r0, [pc, #164]	; (8001efc <MX_GPIO_Init+0x168>)
 8001e58:	f001 ff40 	bl	8003cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 031c 	add.w	r3, r7, #28
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e74:	f001 fda0 	bl	80039b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC9 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 8001e78:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001e7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e86:	f107 031c 	add.w	r3, r7, #28
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	481c      	ldr	r0, [pc, #112]	; (8001f00 <MX_GPIO_Init+0x16c>)
 8001e8e:	f001 fd93 	bl	80039b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7;
 8001e92:	2392      	movs	r3, #146	; 0x92
 8001e94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e96:	2301      	movs	r3, #1
 8001e98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea2:	f107 031c 	add.w	r3, r7, #28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eac:	f001 fd84 	bl	80039b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	480c      	ldr	r0, [pc, #48]	; (8001ef8 <MX_GPIO_Init+0x164>)
 8001ec8:	f001 fd76 	bl	80039b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001ecc:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001ed0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eda:	2300      	movs	r3, #0
 8001edc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ede:	f107 031c 	add.w	r3, r7, #28
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4805      	ldr	r0, [pc, #20]	; (8001efc <MX_GPIO_Init+0x168>)
 8001ee6:	f001 fd67 	bl	80039b8 <HAL_GPIO_Init>

}
 8001eea:	bf00      	nop
 8001eec:	3730      	adds	r7, #48	; 0x30
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000400 	.word	0x48000400
 8001efc:	48001000 	.word	0x48001000
 8001f00:	48000800 	.word	0x48000800

08001f04 <changeBaudRate>:

/* USER CODE BEGIN 4 */
//changes the baud rate of the can connection
void changeBaudRate(uint8_t direction){
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
	baud_pos = ((baud_pos+direction)<0)?baud_rates_length-1:(baud_pos+direction)%baud_rates_length;//move baud rate position in given direction
 8001f0e:	4b19      	ldr	r3, [pc, #100]	; (8001f74 <changeBaudRate+0x70>)
 8001f10:	f993 3000 	ldrsb.w	r3, [r3]
 8001f14:	461a      	mov	r2, r3
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	4413      	add	r3, r2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	da05      	bge.n	8001f2a <changeBaudRate+0x26>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	3b01      	subs	r3, #1
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	e00c      	b.n	8001f44 <changeBaudRate+0x40>
 8001f2a:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <changeBaudRate+0x70>)
 8001f2c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f30:	461a      	mov	r2, r3
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	4413      	add	r3, r2
 8001f36:	2204      	movs	r2, #4
 8001f38:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f3c:	fb02 f201 	mul.w	r2, r2, r1
 8001f40:	1a9b      	subs	r3, r3, r2
 8001f42:	b25b      	sxtb	r3, r3
 8001f44:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <changeBaudRate+0x70>)
 8001f46:	7013      	strb	r3, [r2, #0]
	lcd_put_cur(0,12);
 8001f48:	210c      	movs	r1, #12
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7fe ff74 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(baud_rates[baud_pos]);
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <changeBaudRate+0x70>)
 8001f52:	f993 3000 	ldrsb.w	r3, [r3]
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <changeBaudRate+0x74>)
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe ffc7 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,15);
 8001f62:	210f      	movs	r1, #15
 8001f64:	2000      	movs	r0, #0
 8001f66:	f7fe ff67 	bl	8000e38 <lcd_put_cur>
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200000ae 	.word	0x200000ae
 8001f78:	0800b794 	.word	0x0800b794
 8001f7c:	00000000 	.word	0x00000000

08001f80 <setBaudRate>:

//change the prescaler to achieve the desired baud rate and reinitialize the can bus
void setBaudRate(void){
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
	//stop can bus
	HAL_CAN_Stop(&hcan);
 8001f86:	4830      	ldr	r0, [pc, #192]	; (8002048 <setBaudRate+0xc8>)
 8001f88:	f001 f90f 	bl	80031aa <HAL_CAN_Stop>

	//set prescaler
	PSC=pow(2,4-baud_pos);
 8001f8c:	4b2f      	ldr	r3, [pc, #188]	; (800204c <setBaudRate+0xcc>)
 8001f8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f92:	f1c3 0304 	rsb	r3, r3, #4
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fac4 	bl	8000524 <__aeabi_i2d>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	ec43 2b11 	vmov	d1, r2, r3
 8001fa4:	ed9f 0b26 	vldr	d0, [pc, #152]	; 8002040 <setBaudRate+0xc0>
 8001fa8:	f008 fbe2 	bl	800a770 <pow>
 8001fac:	ec53 2b10 	vmov	r2, r3, d0
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f7fe fdf8 	bl	8000ba8 <__aeabi_d2uiz>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	4b24      	ldr	r3, [pc, #144]	; (8002050 <setBaudRate+0xd0>)
 8001fbe:	701a      	strb	r2, [r3, #0]
	hcan.Init.Prescaler = PSC;
 8001fc0:	4b23      	ldr	r3, [pc, #140]	; (8002050 <setBaudRate+0xd0>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	4b20      	ldr	r3, [pc, #128]	; (8002048 <setBaudRate+0xc8>)
 8001fc8:	605a      	str	r2, [r3, #4]

	//reinitialize can
	if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001fca:	481f      	ldr	r0, [pc, #124]	; (8002048 <setBaudRate+0xc8>)
 8001fcc:	f000 fee4 	bl	8002d98 <HAL_CAN_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <setBaudRate+0x5a>
	{
		Error_Handler();
 8001fd6:	f000 fbe3 	bl	80027a0 <Error_Handler>
	}

	//start the can protocol and verify that it has started
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8001fda:	481b      	ldr	r0, [pc, #108]	; (8002048 <setBaudRate+0xc8>)
 8001fdc:	f001 f8a1 	bl	8003122 <HAL_CAN_Start>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <setBaudRate+0x6a>
		Error_Handler();
 8001fe6:	f000 fbdb 	bl	80027a0 <Error_Handler>
	}

	//store new baud in flash
	storeInFlash();
 8001fea:	f000 fb89 	bl	8002700 <storeInFlash>

	//set the baud rate in menu
	char temp_arr[5];
	memset(temp,0,17);
 8001fee:	2211      	movs	r2, #17
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4818      	ldr	r0, [pc, #96]	; (8002054 <setBaudRate+0xd4>)
 8001ff4:	f003 ff20 	bl	8005e38 <memset>
	strncpy(temp, baud_str,16);
 8001ff8:	2210      	movs	r2, #16
 8001ffa:	4917      	ldr	r1, [pc, #92]	; (8002058 <setBaudRate+0xd8>)
 8001ffc:	4815      	ldr	r0, [pc, #84]	; (8002054 <setBaudRate+0xd4>)
 8001ffe:	f004 fe1d 	bl	8006c3c <strncpy>
	strlcpy(temp_arr, baud_rates[baud_pos],5);
 8002002:	4b12      	ldr	r3, [pc, #72]	; (800204c <setBaudRate+0xcc>)
 8002004:	f993 3000 	ldrsb.w	r3, [r3]
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4a14      	ldr	r2, [pc, #80]	; (800205c <setBaudRate+0xdc>)
 800200c:	1899      	adds	r1, r3, r2
 800200e:	463b      	mov	r3, r7
 8002010:	2205      	movs	r2, #5
 8002012:	4618      	mov	r0, r3
 8002014:	f004 fdea 	bl	8006bec <strlcpy>
	strlcpy(display_rows[0],strcat(temp, temp_arr),17);
 8002018:	463b      	mov	r3, r7
 800201a:	4619      	mov	r1, r3
 800201c:	480d      	ldr	r0, [pc, #52]	; (8002054 <setBaudRate+0xd4>)
 800201e:	f004 fdb3 	bl	8006b88 <strcat>
 8002022:	4603      	mov	r3, r0
 8002024:	2211      	movs	r2, #17
 8002026:	4619      	mov	r1, r3
 8002028:	480d      	ldr	r0, [pc, #52]	; (8002060 <setBaudRate+0xe0>)
 800202a:	f004 fddf 	bl	8006bec <strlcpy>
	lcd_put_cur(0,0);
 800202e:	2100      	movs	r1, #0
 8002030:	2000      	movs	r0, #0
 8002032:	f7fe ff01 	bl	8000e38 <lcd_put_cur>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	00000000 	.word	0x00000000
 8002044:	40000000 	.word	0x40000000
 8002048:	200002fc 	.word	0x200002fc
 800204c:	200000ae 	.word	0x200000ae
 8002050:	20000000 	.word	0x20000000
 8002054:	20000324 	.word	0x20000324
 8002058:	0800b7b4 	.word	0x0800b7b4
 800205c:	0800b794 	.word	0x0800b794
 8002060:	20000004 	.word	0x20000004

08002064 <changeDevice>:

//changes the device connected to the can module
void changeDevice(uint8_t direction){
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	device_pos = !device_pos;//move baud rate position in given direction
 800206e:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <changeDevice+0x50>)
 8002070:	f993 3000 	ldrsb.w	r3, [r3]
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf0c      	ite	eq
 8002078:	2301      	moveq	r3, #1
 800207a:	2300      	movne	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	b25a      	sxtb	r2, r3
 8002080:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <changeDevice+0x50>)
 8002082:	701a      	strb	r2, [r3, #0]
	lcd_put_cur(0,11);
 8002084:	210b      	movs	r1, #11
 8002086:	2000      	movs	r0, #0
 8002088:	f7fe fed6 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(device_options[device_pos]);
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <changeDevice+0x50>)
 800208e:	f993 3000 	ldrsb.w	r3, [r3]
 8002092:	461a      	mov	r2, r3
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	4a07      	ldr	r2, [pc, #28]	; (80020b8 <changeDevice+0x54>)
 800209c:	4413      	add	r3, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe ff26 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,15);
 80020a4:	210f      	movs	r1, #15
 80020a6:	2000      	movs	r0, #0
 80020a8:	f7fe fec6 	bl	8000e38 <lcd_put_cur>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200002b6 	.word	0x200002b6
 80020b8:	0800b788 	.word	0x0800b788

080020bc <setDeviceID>:

//set the device ID
void setDeviceID(void){
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
	device_id=device_pos;
 80020c2:	4b1c      	ldr	r3, [pc, #112]	; (8002134 <setDeviceID+0x78>)
 80020c4:	f993 3000 	ldrsb.w	r3, [r3]
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	4b1b      	ldr	r3, [pc, #108]	; (8002138 <setDeviceID+0x7c>)
 80020cc:	701a      	strb	r2, [r3, #0]

	//Store the id in flash
	id_arr[3]=device_id;
 80020ce:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <setDeviceID+0x7c>)
 80020d0:	781a      	ldrb	r2, [r3, #0]
 80020d2:	4b1a      	ldr	r3, [pc, #104]	; (800213c <setDeviceID+0x80>)
 80020d4:	70da      	strb	r2, [r3, #3]

	storeInFlash();
 80020d6:	f000 fb13 	bl	8002700 <storeInFlash>

	//save device to menu
	char temp_arr[5];
	memset(temp,0,17);
 80020da:	2211      	movs	r2, #17
 80020dc:	2100      	movs	r1, #0
 80020de:	4818      	ldr	r0, [pc, #96]	; (8002140 <setDeviceID+0x84>)
 80020e0:	f003 feaa 	bl	8005e38 <memset>
	strncpy(temp, device_str,16);
 80020e4:	2210      	movs	r2, #16
 80020e6:	4917      	ldr	r1, [pc, #92]	; (8002144 <setDeviceID+0x88>)
 80020e8:	4815      	ldr	r0, [pc, #84]	; (8002140 <setDeviceID+0x84>)
 80020ea:	f004 fda7 	bl	8006c3c <strncpy>
	strlcpy(display_rows[8],strncat(temp, strncpy(temp_arr, device_options[device_pos],5),16),17);
 80020ee:	4b11      	ldr	r3, [pc, #68]	; (8002134 <setDeviceID+0x78>)
 80020f0:	f993 3000 	ldrsb.w	r3, [r3]
 80020f4:	461a      	mov	r2, r3
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	4a12      	ldr	r2, [pc, #72]	; (8002148 <setDeviceID+0x8c>)
 80020fe:	1899      	adds	r1, r3, r2
 8002100:	463b      	mov	r3, r7
 8002102:	2205      	movs	r2, #5
 8002104:	4618      	mov	r0, r3
 8002106:	f004 fd99 	bl	8006c3c <strncpy>
 800210a:	4603      	mov	r3, r0
 800210c:	2210      	movs	r2, #16
 800210e:	4619      	mov	r1, r3
 8002110:	480b      	ldr	r0, [pc, #44]	; (8002140 <setDeviceID+0x84>)
 8002112:	f004 fd80 	bl	8006c16 <strncat>
 8002116:	4603      	mov	r3, r0
 8002118:	2211      	movs	r2, #17
 800211a:	4619      	mov	r1, r3
 800211c:	480b      	ldr	r0, [pc, #44]	; (800214c <setDeviceID+0x90>)
 800211e:	f004 fd65 	bl	8006bec <strlcpy>
	lcd_put_cur(0,0);
 8002122:	2100      	movs	r1, #0
 8002124:	2000      	movs	r0, #0
 8002126:	f7fe fe87 	bl	8000e38 <lcd_put_cur>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200002b6 	.word	0x200002b6
 8002138:	200002b4 	.word	0x200002b4
 800213c:	200002c8 	.word	0x200002c8
 8002140:	20000324 	.word	0x20000324
 8002144:	0800b7a4 	.word	0x0800b7a4
 8002148:	0800b788 	.word	0x0800b788
 800214c:	2000008c 	.word	0x2000008c

08002150 <changeCANID>:

//changes the ID of the selected can device
void changeCANID(uint8_t direction){
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
	if(menu_pos==1){
 800215a:	4b4f      	ldr	r3, [pc, #316]	; (8002298 <changeCANID+0x148>)
 800215c:	f993 3000 	ldrsb.w	r3, [r3]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d128      	bne.n	80021b6 <changeCANID+0x66>
		can_id_1+=direction;
 8002164:	4b4d      	ldr	r3, [pc, #308]	; (800229c <changeCANID+0x14c>)
 8002166:	781a      	ldrb	r2, [r3, #0]
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	4413      	add	r3, r2
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4b4b      	ldr	r3, [pc, #300]	; (800229c <changeCANID+0x14c>)
 8002170:	701a      	strb	r2, [r3, #0]
		while(can_id_1==can_id_2 || can_id_1==can_id_3)//avoid conflicting IDs
 8002172:	e006      	b.n	8002182 <changeCANID+0x32>
			can_id_1+=direction;
 8002174:	4b49      	ldr	r3, [pc, #292]	; (800229c <changeCANID+0x14c>)
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	4413      	add	r3, r2
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <changeCANID+0x14c>)
 8002180:	701a      	strb	r2, [r3, #0]
		while(can_id_1==can_id_2 || can_id_1==can_id_3)//avoid conflicting IDs
 8002182:	4b46      	ldr	r3, [pc, #280]	; (800229c <changeCANID+0x14c>)
 8002184:	781a      	ldrb	r2, [r3, #0]
 8002186:	4b46      	ldr	r3, [pc, #280]	; (80022a0 <changeCANID+0x150>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	429a      	cmp	r2, r3
 800218c:	d0f2      	beq.n	8002174 <changeCANID+0x24>
 800218e:	4b43      	ldr	r3, [pc, #268]	; (800229c <changeCANID+0x14c>)
 8002190:	781a      	ldrb	r2, [r3, #0]
 8002192:	4b44      	ldr	r3, [pc, #272]	; (80022a4 <changeCANID+0x154>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d0ec      	beq.n	8002174 <changeCANID+0x24>
		sprintf(char_arr, "%03d", can_id_1);
 800219a:	4b40      	ldr	r3, [pc, #256]	; (800229c <changeCANID+0x14c>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	4941      	ldr	r1, [pc, #260]	; (80022a8 <changeCANID+0x158>)
 80021a2:	4842      	ldr	r0, [pc, #264]	; (80022ac <changeCANID+0x15c>)
 80021a4:	f004 fcd0 	bl	8006b48 <siprintf>
		memcpy(modified_can_id, char_arr, 3);//store new can id in modified_can_id
 80021a8:	4b41      	ldr	r3, [pc, #260]	; (80022b0 <changeCANID+0x160>)
 80021aa:	4a40      	ldr	r2, [pc, #256]	; (80022ac <changeCANID+0x15c>)
 80021ac:	8811      	ldrh	r1, [r2, #0]
 80021ae:	7892      	ldrb	r2, [r2, #2]
 80021b0:	8019      	strh	r1, [r3, #0]
 80021b2:	709a      	strb	r2, [r3, #2]
 80021b4:	e05a      	b.n	800226c <changeCANID+0x11c>
	} else if(menu_pos==2){
 80021b6:	4b38      	ldr	r3, [pc, #224]	; (8002298 <changeCANID+0x148>)
 80021b8:	f993 3000 	ldrsb.w	r3, [r3]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d128      	bne.n	8002212 <changeCANID+0xc2>
		can_id_2+=direction;
 80021c0:	4b37      	ldr	r3, [pc, #220]	; (80022a0 <changeCANID+0x150>)
 80021c2:	781a      	ldrb	r2, [r3, #0]
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4413      	add	r3, r2
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4b35      	ldr	r3, [pc, #212]	; (80022a0 <changeCANID+0x150>)
 80021cc:	701a      	strb	r2, [r3, #0]
		while(can_id_2==can_id_1 || can_id_2==can_id_3)//avoid conflicting IDs
 80021ce:	e006      	b.n	80021de <changeCANID+0x8e>
			can_id_2+=direction;
 80021d0:	4b33      	ldr	r3, [pc, #204]	; (80022a0 <changeCANID+0x150>)
 80021d2:	781a      	ldrb	r2, [r3, #0]
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	4413      	add	r3, r2
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <changeCANID+0x150>)
 80021dc:	701a      	strb	r2, [r3, #0]
		while(can_id_2==can_id_1 || can_id_2==can_id_3)//avoid conflicting IDs
 80021de:	4b30      	ldr	r3, [pc, #192]	; (80022a0 <changeCANID+0x150>)
 80021e0:	781a      	ldrb	r2, [r3, #0]
 80021e2:	4b2e      	ldr	r3, [pc, #184]	; (800229c <changeCANID+0x14c>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d0f2      	beq.n	80021d0 <changeCANID+0x80>
 80021ea:	4b2d      	ldr	r3, [pc, #180]	; (80022a0 <changeCANID+0x150>)
 80021ec:	781a      	ldrb	r2, [r3, #0]
 80021ee:	4b2d      	ldr	r3, [pc, #180]	; (80022a4 <changeCANID+0x154>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d0ec      	beq.n	80021d0 <changeCANID+0x80>
		sprintf(char_arr, "%03d", can_id_2);
 80021f6:	4b2a      	ldr	r3, [pc, #168]	; (80022a0 <changeCANID+0x150>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	461a      	mov	r2, r3
 80021fc:	492a      	ldr	r1, [pc, #168]	; (80022a8 <changeCANID+0x158>)
 80021fe:	482b      	ldr	r0, [pc, #172]	; (80022ac <changeCANID+0x15c>)
 8002200:	f004 fca2 	bl	8006b48 <siprintf>
		memcpy(modified_can_id, char_arr, 3);//store new can id in modified_can_id
 8002204:	4b2a      	ldr	r3, [pc, #168]	; (80022b0 <changeCANID+0x160>)
 8002206:	4a29      	ldr	r2, [pc, #164]	; (80022ac <changeCANID+0x15c>)
 8002208:	8811      	ldrh	r1, [r2, #0]
 800220a:	7892      	ldrb	r2, [r2, #2]
 800220c:	8019      	strh	r1, [r3, #0]
 800220e:	709a      	strb	r2, [r3, #2]
 8002210:	e02c      	b.n	800226c <changeCANID+0x11c>
	} else if(menu_pos==3){
 8002212:	4b21      	ldr	r3, [pc, #132]	; (8002298 <changeCANID+0x148>)
 8002214:	f993 3000 	ldrsb.w	r3, [r3]
 8002218:	2b03      	cmp	r3, #3
 800221a:	d127      	bne.n	800226c <changeCANID+0x11c>
		can_id_3+=direction;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <changeCANID+0x154>)
 800221e:	781a      	ldrb	r2, [r3, #0]
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	4413      	add	r3, r2
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4b1f      	ldr	r3, [pc, #124]	; (80022a4 <changeCANID+0x154>)
 8002228:	701a      	strb	r2, [r3, #0]
		while(can_id_3==can_id_1 || can_id_3==can_id_2)//avoid conflicting IDs
 800222a:	e006      	b.n	800223a <changeCANID+0xea>
			can_id_3+=direction;
 800222c:	4b1d      	ldr	r3, [pc, #116]	; (80022a4 <changeCANID+0x154>)
 800222e:	781a      	ldrb	r2, [r3, #0]
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	4413      	add	r3, r2
 8002234:	b2da      	uxtb	r2, r3
 8002236:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <changeCANID+0x154>)
 8002238:	701a      	strb	r2, [r3, #0]
		while(can_id_3==can_id_1 || can_id_3==can_id_2)//avoid conflicting IDs
 800223a:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <changeCANID+0x154>)
 800223c:	781a      	ldrb	r2, [r3, #0]
 800223e:	4b17      	ldr	r3, [pc, #92]	; (800229c <changeCANID+0x14c>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d0f2      	beq.n	800222c <changeCANID+0xdc>
 8002246:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <changeCANID+0x154>)
 8002248:	781a      	ldrb	r2, [r3, #0]
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <changeCANID+0x150>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d0ec      	beq.n	800222c <changeCANID+0xdc>
		sprintf(char_arr, "%03d", can_id_3);
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <changeCANID+0x154>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	4913      	ldr	r1, [pc, #76]	; (80022a8 <changeCANID+0x158>)
 800225a:	4814      	ldr	r0, [pc, #80]	; (80022ac <changeCANID+0x15c>)
 800225c:	f004 fc74 	bl	8006b48 <siprintf>
		memcpy(modified_can_id, char_arr, 3);//store new can id in modified_can_id
 8002260:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <changeCANID+0x160>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <changeCANID+0x15c>)
 8002264:	8811      	ldrh	r1, [r2, #0]
 8002266:	7892      	ldrb	r2, [r2, #2]
 8002268:	8019      	strh	r1, [r3, #0]
 800226a:	709a      	strb	r2, [r3, #2]
	}
	lcd_put_cur(0,13);
 800226c:	210d      	movs	r1, #13
 800226e:	2000      	movs	r0, #0
 8002270:	f7fe fde2 	bl	8000e38 <lcd_put_cur>
	lcd_send_string("    ");
 8002274:	480f      	ldr	r0, [pc, #60]	; (80022b4 <changeCANID+0x164>)
 8002276:	f7fe fe3b 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,13);
 800227a:	210d      	movs	r1, #13
 800227c:	2000      	movs	r0, #0
 800227e:	f7fe fddb 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(modified_can_id);
 8002282:	480b      	ldr	r0, [pc, #44]	; (80022b0 <changeCANID+0x160>)
 8002284:	f7fe fe34 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,15);
 8002288:	210f      	movs	r1, #15
 800228a:	2000      	movs	r0, #0
 800228c:	f7fe fdd4 	bl	8000e38 <lcd_put_cur>
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	200002b5 	.word	0x200002b5
 800229c:	200003f4 	.word	0x200003f4
 80022a0:	2000033c 	.word	0x2000033c
 80022a4:	200002c4 	.word	0x200002c4
 80022a8:	0800b6e8 	.word	0x0800b6e8
 80022ac:	20000460 	.word	0x20000460
 80022b0:	2000045c 	.word	0x2000045c
 80022b4:	0800b758 	.word	0x0800b758

080022b8 <setCANID>:

//set the can IDs
void setCANID(void){
 80022b8:	b5b0      	push	{r4, r5, r7, lr}
 80022ba:	af00      	add	r7, sp, #0
	headers_1.StdId = can_id_1; // set CAN ID 1
 80022bc:	4b62      	ldr	r3, [pc, #392]	; (8002448 <setCANID+0x190>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	461a      	mov	r2, r3
 80022c2:	4b62      	ldr	r3, [pc, #392]	; (800244c <setCANID+0x194>)
 80022c4:	601a      	str	r2, [r3, #0]
	headers_2.StdId = can_id_2; // set CAN ID 2
 80022c6:	4b62      	ldr	r3, [pc, #392]	; (8002450 <setCANID+0x198>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b61      	ldr	r3, [pc, #388]	; (8002454 <setCANID+0x19c>)
 80022ce:	601a      	str	r2, [r3, #0]
	headers_3.StdId = can_id_3; // set CAN ID 3
 80022d0:	4b61      	ldr	r3, [pc, #388]	; (8002458 <setCANID+0x1a0>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b61      	ldr	r3, [pc, #388]	; (800245c <setCANID+0x1a4>)
 80022d8:	601a      	str	r2, [r3, #0]

	//Store the CAN IDs
	id_arr[0]=can_id_1;
 80022da:	4b5b      	ldr	r3, [pc, #364]	; (8002448 <setCANID+0x190>)
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	4b60      	ldr	r3, [pc, #384]	; (8002460 <setCANID+0x1a8>)
 80022e0:	701a      	strb	r2, [r3, #0]
	id_arr[1]=can_id_2;
 80022e2:	4b5b      	ldr	r3, [pc, #364]	; (8002450 <setCANID+0x198>)
 80022e4:	781a      	ldrb	r2, [r3, #0]
 80022e6:	4b5e      	ldr	r3, [pc, #376]	; (8002460 <setCANID+0x1a8>)
 80022e8:	705a      	strb	r2, [r3, #1]
	id_arr[2]=can_id_3;
 80022ea:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <setCANID+0x1a0>)
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	4b5c      	ldr	r3, [pc, #368]	; (8002460 <setCANID+0x1a8>)
 80022f0:	709a      	strb	r2, [r3, #2]

	storeInFlash();
 80022f2:	f000 fa05 	bl	8002700 <storeInFlash>


	//save can IDs in menu
	memset(temp, 0, 17);
 80022f6:	2211      	movs	r2, #17
 80022f8:	2100      	movs	r1, #0
 80022fa:	485a      	ldr	r0, [pc, #360]	; (8002464 <setCANID+0x1ac>)
 80022fc:	f003 fd9c 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 8002300:	2210      	movs	r2, #16
 8002302:	4959      	ldr	r1, [pc, #356]	; (8002468 <setCANID+0x1b0>)
 8002304:	4857      	ldr	r0, [pc, #348]	; (8002464 <setCANID+0x1ac>)
 8002306:	f004 fc99 	bl	8006c3c <strncpy>
	strcat(temp, "1:    ");
 800230a:	4856      	ldr	r0, [pc, #344]	; (8002464 <setCANID+0x1ac>)
 800230c:	f7fd ff60 	bl	80001d0 <strlen>
 8002310:	4603      	mov	r3, r0
 8002312:	461a      	mov	r2, r3
 8002314:	4b53      	ldr	r3, [pc, #332]	; (8002464 <setCANID+0x1ac>)
 8002316:	4413      	add	r3, r2
 8002318:	4a54      	ldr	r2, [pc, #336]	; (800246c <setCANID+0x1b4>)
 800231a:	6810      	ldr	r0, [r2, #0]
 800231c:	6018      	str	r0, [r3, #0]
 800231e:	8891      	ldrh	r1, [r2, #4]
 8002320:	7992      	ldrb	r2, [r2, #6]
 8002322:	8099      	strh	r1, [r3, #4]
 8002324:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 8002326:	2210      	movs	r2, #16
 8002328:	2100      	movs	r1, #0
 800232a:	4851      	ldr	r0, [pc, #324]	; (8002470 <setCANID+0x1b8>)
 800232c:	f003 fd84 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_1);
 8002330:	4b45      	ldr	r3, [pc, #276]	; (8002448 <setCANID+0x190>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	494f      	ldr	r1, [pc, #316]	; (8002474 <setCANID+0x1bc>)
 8002338:	484d      	ldr	r0, [pc, #308]	; (8002470 <setCANID+0x1b8>)
 800233a:	f004 fc05 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 800233e:	2211      	movs	r2, #17
 8002340:	494b      	ldr	r1, [pc, #300]	; (8002470 <setCANID+0x1b8>)
 8002342:	4848      	ldr	r0, [pc, #288]	; (8002464 <setCANID+0x1ac>)
 8002344:	f004 fc2f 	bl	8006ba6 <strlcat>
	memcpy(display_rows[1],temp,17);
 8002348:	4b4b      	ldr	r3, [pc, #300]	; (8002478 <setCANID+0x1c0>)
 800234a:	4a46      	ldr	r2, [pc, #280]	; (8002464 <setCANID+0x1ac>)
 800234c:	3311      	adds	r3, #17
 800234e:	6815      	ldr	r5, [r2, #0]
 8002350:	6854      	ldr	r4, [r2, #4]
 8002352:	6890      	ldr	r0, [r2, #8]
 8002354:	68d1      	ldr	r1, [r2, #12]
 8002356:	601d      	str	r5, [r3, #0]
 8002358:	605c      	str	r4, [r3, #4]
 800235a:	6098      	str	r0, [r3, #8]
 800235c:	60d9      	str	r1, [r3, #12]
 800235e:	7c12      	ldrb	r2, [r2, #16]
 8002360:	741a      	strb	r2, [r3, #16]
	//can id 2
	memset(temp, 0, 17);
 8002362:	2211      	movs	r2, #17
 8002364:	2100      	movs	r1, #0
 8002366:	483f      	ldr	r0, [pc, #252]	; (8002464 <setCANID+0x1ac>)
 8002368:	f003 fd66 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 800236c:	2210      	movs	r2, #16
 800236e:	493e      	ldr	r1, [pc, #248]	; (8002468 <setCANID+0x1b0>)
 8002370:	483c      	ldr	r0, [pc, #240]	; (8002464 <setCANID+0x1ac>)
 8002372:	f004 fc63 	bl	8006c3c <strncpy>
	strcat(temp, "2:    ");
 8002376:	483b      	ldr	r0, [pc, #236]	; (8002464 <setCANID+0x1ac>)
 8002378:	f7fd ff2a 	bl	80001d0 <strlen>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	4b38      	ldr	r3, [pc, #224]	; (8002464 <setCANID+0x1ac>)
 8002382:	4413      	add	r3, r2
 8002384:	4a3d      	ldr	r2, [pc, #244]	; (800247c <setCANID+0x1c4>)
 8002386:	6810      	ldr	r0, [r2, #0]
 8002388:	6018      	str	r0, [r3, #0]
 800238a:	8891      	ldrh	r1, [r2, #4]
 800238c:	7992      	ldrb	r2, [r2, #6]
 800238e:	8099      	strh	r1, [r3, #4]
 8002390:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 8002392:	2210      	movs	r2, #16
 8002394:	2100      	movs	r1, #0
 8002396:	4836      	ldr	r0, [pc, #216]	; (8002470 <setCANID+0x1b8>)
 8002398:	f003 fd4e 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_2);
 800239c:	4b2c      	ldr	r3, [pc, #176]	; (8002450 <setCANID+0x198>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	4934      	ldr	r1, [pc, #208]	; (8002474 <setCANID+0x1bc>)
 80023a4:	4832      	ldr	r0, [pc, #200]	; (8002470 <setCANID+0x1b8>)
 80023a6:	f004 fbcf 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 80023aa:	2211      	movs	r2, #17
 80023ac:	4930      	ldr	r1, [pc, #192]	; (8002470 <setCANID+0x1b8>)
 80023ae:	482d      	ldr	r0, [pc, #180]	; (8002464 <setCANID+0x1ac>)
 80023b0:	f004 fbf9 	bl	8006ba6 <strlcat>
	memcpy(display_rows[2],temp,17);
 80023b4:	4b30      	ldr	r3, [pc, #192]	; (8002478 <setCANID+0x1c0>)
 80023b6:	4a2b      	ldr	r2, [pc, #172]	; (8002464 <setCANID+0x1ac>)
 80023b8:	3322      	adds	r3, #34	; 0x22
 80023ba:	6815      	ldr	r5, [r2, #0]
 80023bc:	6854      	ldr	r4, [r2, #4]
 80023be:	6890      	ldr	r0, [r2, #8]
 80023c0:	68d1      	ldr	r1, [r2, #12]
 80023c2:	601d      	str	r5, [r3, #0]
 80023c4:	605c      	str	r4, [r3, #4]
 80023c6:	6098      	str	r0, [r3, #8]
 80023c8:	60d9      	str	r1, [r3, #12]
 80023ca:	7c12      	ldrb	r2, [r2, #16]
 80023cc:	741a      	strb	r2, [r3, #16]
	//can id 3
	memset(temp, 0, 17);
 80023ce:	2211      	movs	r2, #17
 80023d0:	2100      	movs	r1, #0
 80023d2:	4824      	ldr	r0, [pc, #144]	; (8002464 <setCANID+0x1ac>)
 80023d4:	f003 fd30 	bl	8005e38 <memset>
	strncpy(temp, can_id_str,16);
 80023d8:	2210      	movs	r2, #16
 80023da:	4923      	ldr	r1, [pc, #140]	; (8002468 <setCANID+0x1b0>)
 80023dc:	4821      	ldr	r0, [pc, #132]	; (8002464 <setCANID+0x1ac>)
 80023de:	f004 fc2d 	bl	8006c3c <strncpy>
	strcat(temp, "3:    ");
 80023e2:	4820      	ldr	r0, [pc, #128]	; (8002464 <setCANID+0x1ac>)
 80023e4:	f7fd fef4 	bl	80001d0 <strlen>
 80023e8:	4603      	mov	r3, r0
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <setCANID+0x1ac>)
 80023ee:	4413      	add	r3, r2
 80023f0:	4a23      	ldr	r2, [pc, #140]	; (8002480 <setCANID+0x1c8>)
 80023f2:	6810      	ldr	r0, [r2, #0]
 80023f4:	6018      	str	r0, [r3, #0]
 80023f6:	8891      	ldrh	r1, [r2, #4]
 80023f8:	7992      	ldrb	r2, [r2, #6]
 80023fa:	8099      	strh	r1, [r3, #4]
 80023fc:	719a      	strb	r2, [r3, #6]
	memset(char_arr, 0, 16);
 80023fe:	2210      	movs	r2, #16
 8002400:	2100      	movs	r1, #0
 8002402:	481b      	ldr	r0, [pc, #108]	; (8002470 <setCANID+0x1b8>)
 8002404:	f003 fd18 	bl	8005e38 <memset>
	sprintf(char_arr, "%03d", can_id_3);
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <setCANID+0x1a0>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	461a      	mov	r2, r3
 800240e:	4919      	ldr	r1, [pc, #100]	; (8002474 <setCANID+0x1bc>)
 8002410:	4817      	ldr	r0, [pc, #92]	; (8002470 <setCANID+0x1b8>)
 8002412:	f004 fb99 	bl	8006b48 <siprintf>
	strlcat(temp, char_arr,17);
 8002416:	2211      	movs	r2, #17
 8002418:	4915      	ldr	r1, [pc, #84]	; (8002470 <setCANID+0x1b8>)
 800241a:	4812      	ldr	r0, [pc, #72]	; (8002464 <setCANID+0x1ac>)
 800241c:	f004 fbc3 	bl	8006ba6 <strlcat>
	memcpy(display_rows[3],temp,17);
 8002420:	4b15      	ldr	r3, [pc, #84]	; (8002478 <setCANID+0x1c0>)
 8002422:	4a10      	ldr	r2, [pc, #64]	; (8002464 <setCANID+0x1ac>)
 8002424:	3333      	adds	r3, #51	; 0x33
 8002426:	6815      	ldr	r5, [r2, #0]
 8002428:	6854      	ldr	r4, [r2, #4]
 800242a:	6890      	ldr	r0, [r2, #8]
 800242c:	68d1      	ldr	r1, [r2, #12]
 800242e:	601d      	str	r5, [r3, #0]
 8002430:	605c      	str	r4, [r3, #4]
 8002432:	6098      	str	r0, [r3, #8]
 8002434:	60d9      	str	r1, [r3, #12]
 8002436:	7c12      	ldrb	r2, [r2, #16]
 8002438:	741a      	strb	r2, [r3, #16]

	lcd_put_cur(0,0);
 800243a:	2100      	movs	r1, #0
 800243c:	2000      	movs	r0, #0
 800243e:	f7fe fcfb 	bl	8000e38 <lcd_put_cur>
}
 8002442:	bf00      	nop
 8002444:	bdb0      	pop	{r4, r5, r7, pc}
 8002446:	bf00      	nop
 8002448:	200003f4 	.word	0x200003f4
 800244c:	200002e4 	.word	0x200002e4
 8002450:	2000033c 	.word	0x2000033c
 8002454:	200003f8 	.word	0x200003f8
 8002458:	200002c4 	.word	0x200002c4
 800245c:	200002cc 	.word	0x200002cc
 8002460:	200002c8 	.word	0x200002c8
 8002464:	20000324 	.word	0x20000324
 8002468:	0800b7c4 	.word	0x0800b7c4
 800246c:	0800b6e0 	.word	0x0800b6e0
 8002470:	20000460 	.word	0x20000460
 8002474:	0800b6e8 	.word	0x0800b6e8
 8002478:	20000004 	.word	0x20000004
 800247c:	0800b6f0 	.word	0x0800b6f0
 8002480:	0800b6f8 	.word	0x0800b6f8

08002484 <changeDelay>:

//change delay between samples
void changeDelay(uint16_t direction){
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
	us+=direction*50;//move baud rate position in given direction
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	461a      	mov	r2, r3
 8002492:	0092      	lsls	r2, r2, #2
 8002494:	4413      	add	r3, r2
 8002496:	461a      	mov	r2, r3
 8002498:	0091      	lsls	r1, r2, #2
 800249a:	461a      	mov	r2, r3
 800249c:	460b      	mov	r3, r1
 800249e:	4413      	add	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <changeDelay+0x88>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	4413      	add	r3, r2
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	4b17      	ldr	r3, [pc, #92]	; (800250c <changeDelay+0x88>)
 80024ae:	801a      	strh	r2, [r3, #0]
	//set max delay at 1ms
	if(us==65486)
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <changeDelay+0x88>)
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	f64f 72ce 	movw	r2, #65486	; 0xffce
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d104      	bne.n	80024c6 <changeDelay+0x42>
		us=1000;
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <changeDelay+0x88>)
 80024be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024c2:	801a      	strh	r2, [r3, #0]
 80024c4:	e007      	b.n	80024d6 <changeDelay+0x52>
	else if(us>1000)
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <changeDelay+0x88>)
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024ce:	d902      	bls.n	80024d6 <changeDelay+0x52>
		us=0;
 80024d0:	4b0e      	ldr	r3, [pc, #56]	; (800250c <changeDelay+0x88>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	801a      	strh	r2, [r3, #0]

	//display new delay
	lcd_put_cur(0,9);
 80024d6:	2109      	movs	r1, #9
 80024d8:	2000      	movs	r0, #0
 80024da:	f7fe fcad 	bl	8000e38 <lcd_put_cur>
	char temp_arr[5];
	sprintf(temp_arr, "%05d", us);
 80024de:	4b0b      	ldr	r3, [pc, #44]	; (800250c <changeDelay+0x88>)
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	f107 0308 	add.w	r3, r7, #8
 80024e8:	4909      	ldr	r1, [pc, #36]	; (8002510 <changeDelay+0x8c>)
 80024ea:	4618      	mov	r0, r3
 80024ec:	f004 fb2c 	bl	8006b48 <siprintf>
	lcd_send_string(temp_arr);
 80024f0:	f107 0308 	add.w	r3, r7, #8
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fe fcfb 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,13);
 80024fa:	210d      	movs	r1, #13
 80024fc:	2000      	movs	r0, #0
 80024fe:	f7fe fc9b 	bl	8000e38 <lcd_put_cur>
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000002 	.word	0x20000002
 8002510:	0800b700 	.word	0x0800b700

08002514 <setDelay>:

//change the prescaler to achieve the desired baud rate and reinitialize the can bus
void setDelay(void){
 8002514:	b5b0      	push	{r4, r5, r7, lr}
 8002516:	af00      	add	r7, sp, #0
	//sore the delay in flash
	storeInFlash();
 8002518:	f000 f8f2 	bl	8002700 <storeInFlash>

	//save the delay in menu
	memset(temp, 0, 17);
 800251c:	2211      	movs	r2, #17
 800251e:	2100      	movs	r1, #0
 8002520:	4817      	ldr	r0, [pc, #92]	; (8002580 <setDelay+0x6c>)
 8002522:	f003 fc89 	bl	8005e38 <memset>
	strncpy(temp, delay_str,16);
 8002526:	2210      	movs	r2, #16
 8002528:	4916      	ldr	r1, [pc, #88]	; (8002584 <setDelay+0x70>)
 800252a:	4815      	ldr	r0, [pc, #84]	; (8002580 <setDelay+0x6c>)
 800252c:	f004 fb86 	bl	8006c3c <strncpy>
	memset(char_arr, 0, 16);
 8002530:	2210      	movs	r2, #16
 8002532:	2100      	movs	r1, #0
 8002534:	4814      	ldr	r0, [pc, #80]	; (8002588 <setDelay+0x74>)
 8002536:	f003 fc7f 	bl	8005e38 <memset>
	sprintf(char_arr, "%05d", us);
 800253a:	4b14      	ldr	r3, [pc, #80]	; (800258c <setDelay+0x78>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	4913      	ldr	r1, [pc, #76]	; (8002590 <setDelay+0x7c>)
 8002542:	4811      	ldr	r0, [pc, #68]	; (8002588 <setDelay+0x74>)
 8002544:	f004 fb00 	bl	8006b48 <siprintf>
	strcat(temp, char_arr);
 8002548:	490f      	ldr	r1, [pc, #60]	; (8002588 <setDelay+0x74>)
 800254a:	480d      	ldr	r0, [pc, #52]	; (8002580 <setDelay+0x6c>)
 800254c:	f004 fb1c 	bl	8006b88 <strcat>
	strlcat(temp,"us",17);
 8002550:	2211      	movs	r2, #17
 8002552:	4910      	ldr	r1, [pc, #64]	; (8002594 <setDelay+0x80>)
 8002554:	480a      	ldr	r0, [pc, #40]	; (8002580 <setDelay+0x6c>)
 8002556:	f004 fb26 	bl	8006ba6 <strlcat>
	memcpy(display_rows[9],temp,17);
 800255a:	4b0f      	ldr	r3, [pc, #60]	; (8002598 <setDelay+0x84>)
 800255c:	4a08      	ldr	r2, [pc, #32]	; (8002580 <setDelay+0x6c>)
 800255e:	3399      	adds	r3, #153	; 0x99
 8002560:	6815      	ldr	r5, [r2, #0]
 8002562:	6854      	ldr	r4, [r2, #4]
 8002564:	6890      	ldr	r0, [r2, #8]
 8002566:	68d1      	ldr	r1, [r2, #12]
 8002568:	601d      	str	r5, [r3, #0]
 800256a:	605c      	str	r4, [r3, #4]
 800256c:	6098      	str	r0, [r3, #8]
 800256e:	60d9      	str	r1, [r3, #12]
 8002570:	7c12      	ldrb	r2, [r2, #16]
 8002572:	741a      	strb	r2, [r3, #16]
	lcd_put_cur(0,0);
 8002574:	2100      	movs	r1, #0
 8002576:	2000      	movs	r0, #0
 8002578:	f7fe fc5e 	bl	8000e38 <lcd_put_cur>
}
 800257c:	bf00      	nop
 800257e:	bdb0      	pop	{r4, r5, r7, pc}
 8002580:	20000324 	.word	0x20000324
 8002584:	0800b7d4 	.word	0x0800b7d4
 8002588:	20000460 	.word	0x20000460
 800258c:	20000002 	.word	0x20000002
 8002590:	0800b700 	.word	0x0800b700
 8002594:	0800b708 	.word	0x0800b708
 8002598:	20000004 	.word	0x20000004

0800259c <bytesToWord>:

//convert 16-bit int to degrees
float intToDeg(uint16_t num){
	return (num/65536)*360;
}
uint32_t bytesToWord(uint8_t* arr) {
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
	uint32_t value = arr[0] & 0xFF;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	60fb      	str	r3, [r7, #12]
	value |= (arr[1] << 8) & 0xFFFF;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	3301      	adds	r3, #1
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	021b      	lsls	r3, r3, #8
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
	value |= (arr[2] << 16) & 0xFFFFFF;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3302      	adds	r3, #2
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60fb      	str	r3, [r7, #12]
	value |= (arr[3] << 24) & 0xFFFFFFFF;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3303      	adds	r3, #3
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	061b      	lsls	r3, r3, #24
 80025d4:	461a      	mov	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	4313      	orrs	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
	return value;
 80025dc:	68fb      	ldr	r3, [r7, #12]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
	...

080025ec <wordToBytes>:
void wordToBytes(uint32_t value){
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
	id_arr[3] = (value >> 24) & 0xFF;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	0e1b      	lsrs	r3, r3, #24
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <wordToBytes+0x3c>)
 80025fc:	70da      	strb	r2, [r3, #3]
	id_arr[2] = (value >> 16) & 0xFF;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	0c1b      	lsrs	r3, r3, #16
 8002602:	b2da      	uxtb	r2, r3
 8002604:	4b08      	ldr	r3, [pc, #32]	; (8002628 <wordToBytes+0x3c>)
 8002606:	709a      	strb	r2, [r3, #2]
	id_arr[1] = (value >> 8) & 0xFF;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	0a1b      	lsrs	r3, r3, #8
 800260c:	b2da      	uxtb	r2, r3
 800260e:	4b06      	ldr	r3, [pc, #24]	; (8002628 <wordToBytes+0x3c>)
 8002610:	705a      	strb	r2, [r3, #1]
	id_arr[0] = value & 0xFF;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4b04      	ldr	r3, [pc, #16]	; (8002628 <wordToBytes+0x3c>)
 8002618:	701a      	strb	r2, [r3, #0]
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	200002c8 	.word	0x200002c8

0800262c <calibrateSDADC>:
//calibrate the given sdadc for the given channel
void calibrateSDADC(SDADC_HandleTypeDef* adc, uint32_t channel){
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
	//Display Calibrating
	lcd_put_cur(0,0);
 8002636:	2100      	movs	r1, #0
 8002638:	2000      	movs	r0, #0
 800263a:	f7fe fbfd 	bl	8000e38 <lcd_put_cur>
	lcd_send_string("Calibrating ADC ");
 800263e:	482b      	ldr	r0, [pc, #172]	; (80026ec <calibrateSDADC+0xc0>)
 8002640:	f7fe fc56 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(1,0);
 8002644:	2100      	movs	r1, #0
 8002646:	2001      	movs	r0, #1
 8002648:	f7fe fbf6 	bl	8000e38 <lcd_put_cur>
	lcd_send_string("                ");
 800264c:	4828      	ldr	r0, [pc, #160]	; (80026f0 <calibrateSDADC+0xc4>)
 800264e:	f7fe fc4f 	bl	8000ef0 <lcd_send_string>

	//Run Calibration Sequence
	HAL_SDADC_AssociateChannelConfig(adc, channel, SDADC_CONF_INDEX_0);
 8002652:	2200      	movs	r2, #0
 8002654:	6839      	ldr	r1, [r7, #0]
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f002 fe9c 	bl	8005394 <HAL_SDADC_AssociateChannelConfig>
	HAL_SDADC_ConfigChannel(adc, channel, SDADC_CONTINUOUS_CONV_OFF);
 800265c:	2200      	movs	r2, #0
 800265e:	6839      	ldr	r1, [r7, #0]
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f002 fee7 	bl	8005434 <HAL_SDADC_ConfigChannel>
	HAL_SDADC_CalibrationStart(adc, SDADC_CALIBRATION_SEQ_1);
 8002666:	2100      	movs	r1, #0
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f002 ff27 	bl	80054bc <HAL_SDADC_CalibrationStart>
	HAL_SDADC_PollForCalibEvent(adc, HAL_MAX_DELAY);
 800266e:	f04f 31ff 	mov.w	r1, #4294967295
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f002 ff62 	bl	800553c <HAL_SDADC_PollForCalibEvent>
	HAL_SDADC_ConfigChannel(adc, channel, SDADC_CONTINUOUS_CONV_ON);
 8002678:	2201      	movs	r2, #1
 800267a:	6839      	ldr	r1, [r7, #0]
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f002 fed9 	bl	8005434 <HAL_SDADC_ConfigChannel>

	//Display Menu
	lcd_put_cur(0,0);
 8002682:	2100      	movs	r1, #0
 8002684:	2000      	movs	r0, #0
 8002686:	f7fe fbd7 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(strncpy(temp,display_rows[menu_pos],16));
 800268a:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <calibrateSDADC+0xc8>)
 800268c:	f993 3000 	ldrsb.w	r3, [r3]
 8002690:	461a      	mov	r2, r3
 8002692:	4613      	mov	r3, r2
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	4413      	add	r3, r2
 8002698:	4a17      	ldr	r2, [pc, #92]	; (80026f8 <calibrateSDADC+0xcc>)
 800269a:	4413      	add	r3, r2
 800269c:	2210      	movs	r2, #16
 800269e:	4619      	mov	r1, r3
 80026a0:	4816      	ldr	r0, [pc, #88]	; (80026fc <calibrateSDADC+0xd0>)
 80026a2:	f004 facb 	bl	8006c3c <strncpy>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fe fc21 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(1,0);
 80026ae:	2100      	movs	r1, #0
 80026b0:	2001      	movs	r0, #1
 80026b2:	f7fe fbc1 	bl	8000e38 <lcd_put_cur>
	lcd_send_string(strncpy(temp,display_rows[menu_pos+1],16));
 80026b6:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <calibrateSDADC+0xc8>)
 80026b8:	f993 3000 	ldrsb.w	r3, [r3]
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	4613      	mov	r3, r2
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	4413      	add	r3, r2
 80026c4:	4a0c      	ldr	r2, [pc, #48]	; (80026f8 <calibrateSDADC+0xcc>)
 80026c6:	4413      	add	r3, r2
 80026c8:	2210      	movs	r2, #16
 80026ca:	4619      	mov	r1, r3
 80026cc:	480b      	ldr	r0, [pc, #44]	; (80026fc <calibrateSDADC+0xd0>)
 80026ce:	f004 fab5 	bl	8006c3c <strncpy>
 80026d2:	4603      	mov	r3, r0
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe fc0b 	bl	8000ef0 <lcd_send_string>
	lcd_put_cur(0,0);
 80026da:	2100      	movs	r1, #0
 80026dc:	2000      	movs	r0, #0
 80026de:	f7fe fbab 	bl	8000e38 <lcd_put_cur>
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	0800b760 	.word	0x0800b760
 80026f0:	0800b774 	.word	0x0800b774
 80026f4:	200002b5 	.word	0x200002b5
 80026f8:	20000004 	.word	0x20000004
 80026fc:	20000324 	.word	0x20000324

08002700 <storeInFlash>:

//store all saved values in flash memory
void storeInFlash(void){
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
	//Unlock the Flash Program Erase controller
	HAL_FLASH_Unlock();
 8002706:	f000 ffef 	bl	80036e8 <HAL_FLASH_Unlock>

	//Erase page
	FLASH_EraseInitTypeDef eraseParams;
	eraseParams.TypeErase = FLASH_TYPEERASE_PAGES;
 800270a:	2300      	movs	r3, #0
 800270c:	607b      	str	r3, [r7, #4]
	eraseParams.PageAddress = 0x0800F800;
 800270e:	4b1e      	ldr	r3, [pc, #120]	; (8002788 <storeInFlash+0x88>)
 8002710:	60bb      	str	r3, [r7, #8]
	eraseParams.NbPages=1;
 8002712:	2301      	movs	r3, #1
 8002714:	60fb      	str	r3, [r7, #12]
	uint32_t eraseError=0;
 8002716:	2300      	movs	r3, #0
 8002718:	603b      	str	r3, [r7, #0]
	HAL_FLASHEx_Erase(&eraseParams, &eraseError);
 800271a:	463a      	mov	r2, r7
 800271c:	1d3b      	adds	r3, r7, #4
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f001 f8a5 	bl	8003870 <HAL_FLASHEx_Erase>
	//	FLASH_WaitForLastOperation(HAL_MAX_DELAY);


	//Store the CAN IDs
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800F800, bytesToWord(id_arr));
 8002726:	4819      	ldr	r0, [pc, #100]	; (800278c <storeInFlash+0x8c>)
 8002728:	f7ff ff38 	bl	800259c <bytesToWord>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	4914      	ldr	r1, [pc, #80]	; (8002788 <storeInFlash+0x88>)
 8002736:	2002      	movs	r0, #2
 8002738:	f000 ff66 	bl	8003608 <HAL_FLASH_Program>
	FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 800273c:	f04f 30ff 	mov.w	r0, #4294967295
 8002740:	f001 f824 	bl	800378c <FLASH_WaitForLastOperation>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800F804, (uint32_t)baud_pos);
 8002744:	4b12      	ldr	r3, [pc, #72]	; (8002790 <storeInFlash+0x90>)
 8002746:	f993 3000 	ldrsb.w	r3, [r3]
 800274a:	461a      	mov	r2, r3
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	4910      	ldr	r1, [pc, #64]	; (8002794 <storeInFlash+0x94>)
 8002752:	2002      	movs	r0, #2
 8002754:	f000 ff58 	bl	8003608 <HAL_FLASH_Program>
	FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	f001 f816 	bl	800378c <FLASH_WaitForLastOperation>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800F808, (uint32_t)us);
 8002760:	4b0d      	ldr	r3, [pc, #52]	; (8002798 <storeInFlash+0x98>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	b29a      	uxth	r2, r3
 8002766:	f04f 0300 	mov.w	r3, #0
 800276a:	490c      	ldr	r1, [pc, #48]	; (800279c <storeInFlash+0x9c>)
 800276c:	2002      	movs	r0, #2
 800276e:	f000 ff4b 	bl	8003608 <HAL_FLASH_Program>
	FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8002772:	f04f 30ff 	mov.w	r0, #4294967295
 8002776:	f001 f809 	bl	800378c <FLASH_WaitForLastOperation>

	//Lock the Flash Program Erase controller
	HAL_FLASH_Lock();
 800277a:	f000 ffdb 	bl	8003734 <HAL_FLASH_Lock>
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	0800f800 	.word	0x0800f800
 800278c:	200002c8 	.word	0x200002c8
 8002790:	200000ae 	.word	0x200000ae
 8002794:	0800f804 	.word	0x0800f804
 8002798:	20000002 	.word	0x20000002
 800279c:	0800f808 	.word	0x0800f808

080027a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a4:	b672      	cpsid	i
}
 80027a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80027a8:	e7fe      	b.n	80027a8 <Error_Handler+0x8>
	...

080027ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b2:	4b0f      	ldr	r3, [pc, #60]	; (80027f0 <HAL_MspInit+0x44>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	4a0e      	ldr	r2, [pc, #56]	; (80027f0 <HAL_MspInit+0x44>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6193      	str	r3, [r2, #24]
 80027be:	4b0c      	ldr	r3, [pc, #48]	; (80027f0 <HAL_MspInit+0x44>)
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	4b09      	ldr	r3, [pc, #36]	; (80027f0 <HAL_MspInit+0x44>)
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	4a08      	ldr	r2, [pc, #32]	; (80027f0 <HAL_MspInit+0x44>)
 80027d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d4:	61d3      	str	r3, [r2, #28]
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_MspInit+0x44>)
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	603b      	str	r3, [r7, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40021000 	.word	0x40021000

080027f4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08a      	sub	sp, #40	; 0x28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a26      	ldr	r2, [pc, #152]	; (80028ac <HAL_CAN_MspInit+0xb8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d146      	bne.n	80028a4 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002816:	4b26      	ldr	r3, [pc, #152]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	4a25      	ldr	r2, [pc, #148]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 800281c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002820:	61d3      	str	r3, [r2, #28]
 8002822:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	4a1f      	ldr	r2, [pc, #124]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002838:	6153      	str	r3, [r2, #20]
 800283a:	4b1d      	ldr	r3, [pc, #116]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	4b1a      	ldr	r3, [pc, #104]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	4a19      	ldr	r2, [pc, #100]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 800284c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002850:	6153      	str	r3, [r2, #20]
 8002852:	4b17      	ldr	r3, [pc, #92]	; (80028b0 <HAL_CAN_MspInit+0xbc>)
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800285e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800286c:	2303      	movs	r3, #3
 800286e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002870:	2309      	movs	r3, #9
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	480e      	ldr	r0, [pc, #56]	; (80028b4 <HAL_CAN_MspInit+0xc0>)
 800287c:	f001 f89c 	bl	80039b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002880:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002892:	2309      	movs	r3, #9
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a0:	f001 f88a 	bl	80039b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80028a4:	bf00      	nop
 80028a6:	3728      	adds	r7, #40	; 0x28
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40006400 	.word	0x40006400
 80028b0:	40021000 	.word	0x40021000
 80028b4:	48000400 	.word	0x48000400

080028b8 <HAL_SDADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hsdadc: SDADC handle pointer
* @retval None
*/
void HAL_SDADC_MspInit(SDADC_HandleTypeDef* hsdadc)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08e      	sub	sp, #56	; 0x38
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  if(hsdadc->Instance==SDADC1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a40      	ldr	r2, [pc, #256]	; (80029d8 <HAL_SDADC_MspInit+0x120>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d125      	bne.n	8002926 <HAL_SDADC_MspInit+0x6e>
  {
  /* USER CODE BEGIN SDADC1_MspInit 0 */

  /* USER CODE END SDADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDADC1_CLK_ENABLE();
 80028da:	4b40      	ldr	r3, [pc, #256]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	4a3f      	ldr	r2, [pc, #252]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80028e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028e4:	6193      	str	r3, [r2, #24]
 80028e6:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028ee:	623b      	str	r3, [r7, #32]
 80028f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028f2:	4b3a      	ldr	r3, [pc, #232]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	4a39      	ldr	r2, [pc, #228]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80028f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028fc:	6153      	str	r3, [r2, #20]
 80028fe:	4b37      	ldr	r3, [pc, #220]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002906:	61fb      	str	r3, [r7, #28]
 8002908:	69fb      	ldr	r3, [r7, #28]
    /**SDADC1 GPIO Configuration
    PE11     ------> SDADC1_AIN1P
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800290a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002910:	2303      	movs	r3, #3
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002918:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800291c:	4619      	mov	r1, r3
 800291e:	4830      	ldr	r0, [pc, #192]	; (80029e0 <HAL_SDADC_MspInit+0x128>)
 8002920:	f001 f84a 	bl	80039b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDADC3_MspInit 1 */

  /* USER CODE END SDADC3_MspInit 1 */
  }

}
 8002924:	e054      	b.n	80029d0 <HAL_SDADC_MspInit+0x118>
  else if(hsdadc->Instance==SDADC2)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a2e      	ldr	r2, [pc, #184]	; (80029e4 <HAL_SDADC_MspInit+0x12c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d125      	bne.n	800297c <HAL_SDADC_MspInit+0xc4>
    __HAL_RCC_SDADC2_CLK_ENABLE();
 8002930:	4b2a      	ldr	r3, [pc, #168]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	4a29      	ldr	r2, [pc, #164]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002936:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800293a:	6193      	str	r3, [r2, #24]
 800293c:	4b27      	ldr	r3, [pc, #156]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002948:	4b24      	ldr	r3, [pc, #144]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	4a23      	ldr	r2, [pc, #140]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 800294e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002952:	6153      	str	r3, [r2, #20]
 8002954:	4b21      	ldr	r3, [pc, #132]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002956:	695b      	ldr	r3, [r3, #20]
 8002958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002960:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002964:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002966:	2303      	movs	r3, #3
 8002968:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800296e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002972:	4619      	mov	r1, r3
 8002974:	481a      	ldr	r0, [pc, #104]	; (80029e0 <HAL_SDADC_MspInit+0x128>)
 8002976:	f001 f81f 	bl	80039b8 <HAL_GPIO_Init>
}
 800297a:	e029      	b.n	80029d0 <HAL_SDADC_MspInit+0x118>
  else if(hsdadc->Instance==SDADC3)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a19      	ldr	r2, [pc, #100]	; (80029e8 <HAL_SDADC_MspInit+0x130>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d124      	bne.n	80029d0 <HAL_SDADC_MspInit+0x118>
    __HAL_RCC_SDADC3_CLK_ENABLE();
 8002986:	4b15      	ldr	r3, [pc, #84]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	4a14      	ldr	r2, [pc, #80]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 800298c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002990:	6193      	str	r3, [r2, #24]
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800299e:	4b0f      	ldr	r3, [pc, #60]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	4a0e      	ldr	r2, [pc, #56]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80029a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029a8:	6153      	str	r3, [r2, #20]
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <HAL_SDADC_MspInit+0x124>)
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029bc:	2303      	movs	r3, #3
 80029be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c8:	4619      	mov	r1, r3
 80029ca:	4808      	ldr	r0, [pc, #32]	; (80029ec <HAL_SDADC_MspInit+0x134>)
 80029cc:	f000 fff4 	bl	80039b8 <HAL_GPIO_Init>
}
 80029d0:	bf00      	nop
 80029d2:	3738      	adds	r7, #56	; 0x38
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40016000 	.word	0x40016000
 80029dc:	40021000 	.word	0x40021000
 80029e0:	48001000 	.word	0x48001000
 80029e4:	40016400 	.word	0x40016400
 80029e8:	40016800 	.word	0x40016800
 80029ec:	48000c00 	.word	0x48000c00

080029f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a00:	d10b      	bne.n	8002a1a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a02:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <HAL_TIM_Base_MspInit+0x38>)
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	4a08      	ldr	r2, [pc, #32]	; (8002a28 <HAL_TIM_Base_MspInit+0x38>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	61d3      	str	r3, [r2, #28]
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_TIM_Base_MspInit+0x38>)
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a1a:	bf00      	nop
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000

08002a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a30:	e7fe      	b.n	8002a30 <NMI_Handler+0x4>

08002a32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a36:	e7fe      	b.n	8002a36 <HardFault_Handler+0x4>

08002a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a3c:	e7fe      	b.n	8002a3c <MemManage_Handler+0x4>

08002a3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a42:	e7fe      	b.n	8002a42 <BusFault_Handler+0x4>

08002a44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a48:	e7fe      	b.n	8002a48 <UsageFault_Handler+0x4>

08002a4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a66:	b480      	push	{r7}
 8002a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a78:	f000 f94a 	bl	8002d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_getpid>:
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	2301      	movs	r3, #1
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <_kill>:
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
 8002a9a:	f003 f9a3 	bl	8005de4 <__errno>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2216      	movs	r2, #22
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <_exit>:
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7ff ffe7 	bl	8002a90 <_kill>
 8002ac2:	e7fe      	b.n	8002ac2 <_exit+0x12>

08002ac4 <_read>:
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	e00a      	b.n	8002aec <_read+0x28>
 8002ad6:	f3af 8000 	nop.w
 8002ada:	4601      	mov	r1, r0
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	60ba      	str	r2, [r7, #8]
 8002ae2:	b2ca      	uxtb	r2, r1
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	dbf0      	blt.n	8002ad6 <_read+0x12>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4618      	mov	r0, r3
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <_write>:
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b086      	sub	sp, #24
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	607a      	str	r2, [r7, #4]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	e009      	b.n	8002b24 <_write+0x26>
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	60ba      	str	r2, [r7, #8]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f3af 8000 	nop.w
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	3301      	adds	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	dbf1      	blt.n	8002b10 <_write+0x12>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <_close>:
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
 8002b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b42:	4618      	mov	r0, r3
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <_fstat>:
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	2300      	movs	r3, #0
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <_isatty>:
 8002b6e:	b480      	push	{r7}
 8002b70:	b083      	sub	sp, #12
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	2301      	movs	r3, #1
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <_lseek>:
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	2300      	movs	r3, #0
 8002b92:	4618      	mov	r0, r3
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
	...

08002ba0 <_sbrk>:
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	4a14      	ldr	r2, [pc, #80]	; (8002bfc <_sbrk+0x5c>)
 8002baa:	4b15      	ldr	r3, [pc, #84]	; (8002c00 <_sbrk+0x60>)
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	4b13      	ldr	r3, [pc, #76]	; (8002c04 <_sbrk+0x64>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d102      	bne.n	8002bc2 <_sbrk+0x22>
 8002bbc:	4b11      	ldr	r3, [pc, #68]	; (8002c04 <_sbrk+0x64>)
 8002bbe:	4a12      	ldr	r2, [pc, #72]	; (8002c08 <_sbrk+0x68>)
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	4b10      	ldr	r3, [pc, #64]	; (8002c04 <_sbrk+0x64>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d207      	bcs.n	8002be0 <_sbrk+0x40>
 8002bd0:	f003 f908 	bl	8005de4 <__errno>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	220c      	movs	r2, #12
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	e009      	b.n	8002bf4 <_sbrk+0x54>
 8002be0:	4b08      	ldr	r3, [pc, #32]	; (8002c04 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	4b07      	ldr	r3, [pc, #28]	; (8002c04 <_sbrk+0x64>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4413      	add	r3, r2
 8002bee:	4a05      	ldr	r2, [pc, #20]	; (8002c04 <_sbrk+0x64>)
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20004000 	.word	0x20004000
 8002c00:	00000400 	.word	0x00000400
 8002c04:	200002b8 	.word	0x200002b8
 8002c08:	200004e8 	.word	0x200004e8

08002c0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c10:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <SystemInit+0x20>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c16:	4a05      	ldr	r2, [pc, #20]	; (8002c2c <SystemInit+0x20>)
 8002c18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <Reset_Handler>:
 8002c30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c68 <LoopForever+0x2>
 8002c34:	480d      	ldr	r0, [pc, #52]	; (8002c6c <LoopForever+0x6>)
 8002c36:	490e      	ldr	r1, [pc, #56]	; (8002c70 <LoopForever+0xa>)
 8002c38:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <LoopForever+0xe>)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	e002      	b.n	8002c44 <LoopCopyDataInit>

08002c3e <CopyDataInit>:
 8002c3e:	58d4      	ldr	r4, [r2, r3]
 8002c40:	50c4      	str	r4, [r0, r3]
 8002c42:	3304      	adds	r3, #4

08002c44 <LoopCopyDataInit>:
 8002c44:	18c4      	adds	r4, r0, r3
 8002c46:	428c      	cmp	r4, r1
 8002c48:	d3f9      	bcc.n	8002c3e <CopyDataInit>
 8002c4a:	4a0b      	ldr	r2, [pc, #44]	; (8002c78 <LoopForever+0x12>)
 8002c4c:	4c0b      	ldr	r4, [pc, #44]	; (8002c7c <LoopForever+0x16>)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	e001      	b.n	8002c56 <LoopFillZerobss>

08002c52 <FillZerobss>:
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	3204      	adds	r2, #4

08002c56 <LoopFillZerobss>:
 8002c56:	42a2      	cmp	r2, r4
 8002c58:	d3fb      	bcc.n	8002c52 <FillZerobss>
 8002c5a:	f7ff ffd7 	bl	8002c0c <SystemInit>
 8002c5e:	f003 f8c7 	bl	8005df0 <__libc_init_array>
 8002c62:	f7fe f95b 	bl	8000f1c <main>

08002c66 <LoopForever>:
 8002c66:	e7fe      	b.n	8002c66 <LoopForever>
 8002c68:	20004000 	.word	0x20004000
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000294 	.word	0x20000294
 8002c74:	0800bd18 	.word	0x0800bd18
 8002c78:	20000298 	.word	0x20000298
 8002c7c:	200004e8 	.word	0x200004e8

08002c80 <ADC1_IRQHandler>:
 8002c80:	e7fe      	b.n	8002c80 <ADC1_IRQHandler>
	...

08002c84 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c88:	4b08      	ldr	r3, [pc, #32]	; (8002cac <HAL_Init+0x28>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a07      	ldr	r2, [pc, #28]	; (8002cac <HAL_Init+0x28>)
 8002c8e:	f043 0310 	orr.w	r3, r3, #16
 8002c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c94:	2003      	movs	r0, #3
 8002c96:	f000 fc83 	bl	80035a0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	f000 f808 	bl	8002cb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ca0:	f7ff fd84 	bl	80027ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40022000 	.word	0x40022000

08002cb0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cb8:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <HAL_InitTick+0x54>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	4b12      	ldr	r3, [pc, #72]	; (8002d08 <HAL_InitTick+0x58>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fc8d 	bl	80035ee <HAL_SYSTICK_Config>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00e      	b.n	8002cfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b0f      	cmp	r3, #15
 8002ce2:	d80a      	bhi.n	8002cfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cec:	f000 fc63 	bl	80035b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf0:	4a06      	ldr	r2, [pc, #24]	; (8002d0c <HAL_InitTick+0x5c>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e000      	b.n	8002cfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	200000b0 	.word	0x200000b0
 8002d08:	200000b8 	.word	0x200000b8
 8002d0c:	200000b4 	.word	0x200000b4

08002d10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_IncTick+0x20>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_IncTick+0x24>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4413      	add	r3, r2
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <HAL_IncTick+0x24>)
 8002d22:	6013      	str	r3, [r2, #0]
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	200000b8 	.word	0x200000b8
 8002d34:	200004b4 	.word	0x200004b4

08002d38 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002d3c:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <HAL_GetTick+0x14>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	200004b4 	.word	0x200004b4

08002d50 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d58:	f7ff ffee 	bl	8002d38 <HAL_GetTick>
 8002d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d68:	d005      	beq.n	8002d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HAL_Delay+0x44>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4413      	add	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002d76:	bf00      	nop
 8002d78:	f7ff ffde 	bl	8002d38 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d8f7      	bhi.n	8002d78 <HAL_Delay+0x28>
  {
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	200000b8 	.word	0x200000b8

08002d98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e0ed      	b.n	8002f86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff fd1c 	bl	80027f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0202 	bic.w	r2, r2, #2
 8002dca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dcc:	f7ff ffb4 	bl	8002d38 <HAL_GetTick>
 8002dd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dd2:	e012      	b.n	8002dfa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002dd4:	f7ff ffb0 	bl	8002d38 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b0a      	cmp	r3, #10
 8002de0:	d90b      	bls.n	8002dfa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2205      	movs	r2, #5
 8002df2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e0c5      	b.n	8002f86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1e5      	bne.n	8002dd4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e18:	f7ff ff8e 	bl	8002d38 <HAL_GetTick>
 8002e1c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e1e:	e012      	b.n	8002e46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e20:	f7ff ff8a 	bl	8002d38 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b0a      	cmp	r3, #10
 8002e2c:	d90b      	bls.n	8002e46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2205      	movs	r2, #5
 8002e3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e09f      	b.n	8002f86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0e5      	beq.n	8002e20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	7e1b      	ldrb	r3, [r3, #24]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d108      	bne.n	8002e6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e007      	b.n	8002e7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7e5b      	ldrb	r3, [r3, #25]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d108      	bne.n	8002e98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e007      	b.n	8002ea8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ea6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	7e9b      	ldrb	r3, [r3, #26]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d108      	bne.n	8002ec2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0220 	orr.w	r2, r2, #32
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e007      	b.n	8002ed2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0220 	bic.w	r2, r2, #32
 8002ed0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7edb      	ldrb	r3, [r3, #27]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d108      	bne.n	8002eec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0210 	bic.w	r2, r2, #16
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	e007      	b.n	8002efc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f042 0210 	orr.w	r2, r2, #16
 8002efa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	7f1b      	ldrb	r3, [r3, #28]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d108      	bne.n	8002f16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f042 0208 	orr.w	r2, r2, #8
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	e007      	b.n	8002f26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0208 	bic.w	r2, r2, #8
 8002f24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	7f5b      	ldrb	r3, [r3, #29]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d108      	bne.n	8002f40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 0204 	orr.w	r2, r2, #4
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e007      	b.n	8002f50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0204 	bic.w	r2, r2, #4
 8002f4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	431a      	orrs	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	ea42 0103 	orr.w	r1, r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	1e5a      	subs	r2, r3, #1
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b087      	sub	sp, #28
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fa4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002fa6:	7cfb      	ldrb	r3, [r7, #19]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d003      	beq.n	8002fb4 <HAL_CAN_ConfigFilter+0x26>
 8002fac:	7cfb      	ldrb	r3, [r7, #19]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	f040 80aa 	bne.w	8003108 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002fba:	f043 0201 	orr.w	r2, r3, #1
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	2201      	movs	r2, #1
 8002fce:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	401a      	ands	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d123      	bne.n	8003036 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	401a      	ands	r2, r3
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003010:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	3248      	adds	r2, #72	; 0x48
 8003016:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800302a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800302c:	6979      	ldr	r1, [r7, #20]
 800302e:	3348      	adds	r3, #72	; 0x48
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	440b      	add	r3, r1
 8003034:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d122      	bne.n	8003084 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	431a      	orrs	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800305e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	3248      	adds	r2, #72	; 0x48
 8003064:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003078:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800307a:	6979      	ldr	r1, [r7, #20]
 800307c:	3348      	adds	r3, #72	; 0x48
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	440b      	add	r3, r1
 8003082:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d109      	bne.n	80030a0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	43db      	mvns	r3, r3
 8003096:	401a      	ands	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800309e:	e007      	b.n	80030b0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	431a      	orrs	r2, r3
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d109      	bne.n	80030cc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	43db      	mvns	r3, r3
 80030c2:	401a      	ands	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80030ca:	e007      	b.n	80030dc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	431a      	orrs	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d107      	bne.n	80030f4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	431a      	orrs	r2, r3
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030fa:	f023 0201 	bic.w	r2, r3, #1
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	e006      	b.n	8003116 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
  }
}
 8003116:	4618      	mov	r0, r3
 8003118:	371c      	adds	r7, #28
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b084      	sub	sp, #16
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b01      	cmp	r3, #1
 8003134:	d12e      	bne.n	8003194 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2202      	movs	r2, #2
 800313a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0201 	bic.w	r2, r2, #1
 800314c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800314e:	f7ff fdf3 	bl	8002d38 <HAL_GetTick>
 8003152:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003154:	e012      	b.n	800317c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003156:	f7ff fdef 	bl	8002d38 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b0a      	cmp	r3, #10
 8003162:	d90b      	bls.n	800317c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2205      	movs	r2, #5
 8003174:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e012      	b.n	80031a2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e5      	bne.n	8003156 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	e006      	b.n	80031a2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003198:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
  }
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d133      	bne.n	8003226 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0201 	orr.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031ce:	f7ff fdb3 	bl	8002d38 <HAL_GetTick>
 80031d2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031d4:	e012      	b.n	80031fc <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031d6:	f7ff fdaf 	bl	8002d38 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b0a      	cmp	r3, #10
 80031e2:	d90b      	bls.n	80031fc <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2205      	movs	r2, #5
 80031f4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e01b      	b.n	8003234 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0e5      	beq.n	80031d6 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0202 	bic.w	r2, r2, #2
 8003218:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	e006      	b.n	8003234 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
  }
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800323c:	b480      	push	{r7}
 800323e:	b089      	sub	sp, #36	; 0x24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003250:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800325a:	7ffb      	ldrb	r3, [r7, #31]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d003      	beq.n	8003268 <HAL_CAN_AddTxMessage+0x2c>
 8003260:	7ffb      	ldrb	r3, [r7, #31]
 8003262:	2b02      	cmp	r3, #2
 8003264:	f040 80b8 	bne.w	80033d8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10a      	bne.n	8003288 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003278:	2b00      	cmp	r3, #0
 800327a:	d105      	bne.n	8003288 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80a0 	beq.w	80033c8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	0e1b      	lsrs	r3, r3, #24
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d907      	bls.n	80032a8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e09e      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80032a8:	2201      	movs	r2, #1
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	409a      	lsls	r2, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10d      	bne.n	80032d6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032c4:	68f9      	ldr	r1, [r7, #12]
 80032c6:	6809      	ldr	r1, [r1, #0]
 80032c8:	431a      	orrs	r2, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	3318      	adds	r3, #24
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	440b      	add	r3, r1
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	e00f      	b.n	80032f6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032e0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032e6:	68f9      	ldr	r1, [r7, #12]
 80032e8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80032ea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	3318      	adds	r3, #24
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	440b      	add	r3, r1
 80032f4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6819      	ldr	r1, [r3, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	691a      	ldr	r2, [r3, #16]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	3318      	adds	r3, #24
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	440b      	add	r3, r1
 8003306:	3304      	adds	r3, #4
 8003308:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	7d1b      	ldrb	r3, [r3, #20]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d111      	bne.n	8003336 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	3318      	adds	r3, #24
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	4413      	add	r3, r2
 800331e:	3304      	adds	r3, #4
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	6811      	ldr	r1, [r2, #0]
 8003326:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	3318      	adds	r3, #24
 800332e:	011b      	lsls	r3, r3, #4
 8003330:	440b      	add	r3, r1
 8003332:	3304      	adds	r3, #4
 8003334:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3307      	adds	r3, #7
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	061a      	lsls	r2, r3, #24
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3306      	adds	r3, #6
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	041b      	lsls	r3, r3, #16
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3305      	adds	r3, #5
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	021b      	lsls	r3, r3, #8
 8003350:	4313      	orrs	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	3204      	adds	r2, #4
 8003356:	7812      	ldrb	r2, [r2, #0]
 8003358:	4610      	mov	r0, r2
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	6811      	ldr	r1, [r2, #0]
 800335e:	ea43 0200 	orr.w	r2, r3, r0
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	440b      	add	r3, r1
 8003368:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800336c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3303      	adds	r3, #3
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	061a      	lsls	r2, r3, #24
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3302      	adds	r3, #2
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	041b      	lsls	r3, r3, #16
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3301      	adds	r3, #1
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	021b      	lsls	r3, r3, #8
 8003388:	4313      	orrs	r3, r2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	4610      	mov	r0, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	6811      	ldr	r1, [r2, #0]
 8003394:	ea43 0200 	orr.w	r2, r3, r0
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	440b      	add	r3, r1
 800339e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80033a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	3318      	adds	r3, #24
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	4413      	add	r3, r2
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	6811      	ldr	r1, [r2, #0]
 80033b6:	f043 0201 	orr.w	r2, r3, #1
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	3318      	adds	r3, #24
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	440b      	add	r3, r1
 80033c2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e00e      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e006      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3724      	adds	r7, #36	; 0x24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003406:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8003408:	7afb      	ldrb	r3, [r7, #11]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d002      	beq.n	8003414 <HAL_CAN_IsTxMessagePending+0x22>
 800340e:	7afb      	ldrb	r3, [r7, #11]
 8003410:	2b02      	cmp	r3, #2
 8003412:	d10b      	bne.n	800342c <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	069b      	lsls	r3, r3, #26
 800341e:	401a      	ands	r2, r3
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	069b      	lsls	r3, r3, #26
 8003424:	429a      	cmp	r2, r3
 8003426:	d001      	beq.n	800342c <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8003428:	2301      	movs	r3, #1
 800342a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 800342c:	68fb      	ldr	r3, [r7, #12]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3714      	adds	r7, #20
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800344c:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003458:	4013      	ands	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346e:	4a04      	ldr	r2, [pc, #16]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	60d3      	str	r3, [r2, #12]
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003488:	4b04      	ldr	r3, [pc, #16]	; (800349c <__NVIC_GetPriorityGrouping+0x18>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
}
 8003492:	4618      	mov	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	6039      	str	r1, [r7, #0]
 80034aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	db0a      	blt.n	80034ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	490c      	ldr	r1, [pc, #48]	; (80034ec <__NVIC_SetPriority+0x4c>)
 80034ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034be:	0112      	lsls	r2, r2, #4
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	440b      	add	r3, r1
 80034c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034c8:	e00a      	b.n	80034e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	4908      	ldr	r1, [pc, #32]	; (80034f0 <__NVIC_SetPriority+0x50>)
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	3b04      	subs	r3, #4
 80034d8:	0112      	lsls	r2, r2, #4
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	440b      	add	r3, r1
 80034de:	761a      	strb	r2, [r3, #24]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	e000e100 	.word	0xe000e100
 80034f0:	e000ed00 	.word	0xe000ed00

080034f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f1c3 0307 	rsb	r3, r3, #7
 800350e:	2b04      	cmp	r3, #4
 8003510:	bf28      	it	cs
 8003512:	2304      	movcs	r3, #4
 8003514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3304      	adds	r3, #4
 800351a:	2b06      	cmp	r3, #6
 800351c:	d902      	bls.n	8003524 <NVIC_EncodePriority+0x30>
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	3b03      	subs	r3, #3
 8003522:	e000      	b.n	8003526 <NVIC_EncodePriority+0x32>
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003528:	f04f 32ff 	mov.w	r2, #4294967295
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43da      	mvns	r2, r3
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	401a      	ands	r2, r3
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800353c:	f04f 31ff 	mov.w	r1, #4294967295
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	fa01 f303 	lsl.w	r3, r1, r3
 8003546:	43d9      	mvns	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800354c:	4313      	orrs	r3, r2
         );
}
 800354e:	4618      	mov	r0, r3
 8003550:	3724      	adds	r7, #36	; 0x24
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3b01      	subs	r3, #1
 8003568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800356c:	d301      	bcc.n	8003572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800356e:	2301      	movs	r3, #1
 8003570:	e00f      	b.n	8003592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003572:	4a0a      	ldr	r2, [pc, #40]	; (800359c <SysTick_Config+0x40>)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800357a:	210f      	movs	r1, #15
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	f7ff ff8e 	bl	80034a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <SysTick_Config+0x40>)
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800358a:	4b04      	ldr	r3, [pc, #16]	; (800359c <SysTick_Config+0x40>)
 800358c:	2207      	movs	r2, #7
 800358e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	e000e010 	.word	0xe000e010

080035a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff47 	bl	800343c <__NVIC_SetPriorityGrouping>
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b086      	sub	sp, #24
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	4603      	mov	r3, r0
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c8:	f7ff ff5c 	bl	8003484 <__NVIC_GetPriorityGrouping>
 80035cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f7ff ff8e 	bl	80034f4 <NVIC_EncodePriority>
 80035d8:	4602      	mov	r2, r0
 80035da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff ff5d 	bl	80034a0 <__NVIC_SetPriority>
}
 80035e6:	bf00      	nop
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff ffb0 	bl	800355c <SysTick_Config>
 80035fc:	4603      	mov	r3, r0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
	...

08003608 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003622:	4b2f      	ldr	r3, [pc, #188]	; (80036e0 <HAL_FLASH_Program+0xd8>)
 8003624:	7e1b      	ldrb	r3, [r3, #24]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_FLASH_Program+0x26>
 800362a:	2302      	movs	r3, #2
 800362c:	e054      	b.n	80036d8 <HAL_FLASH_Program+0xd0>
 800362e:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <HAL_FLASH_Program+0xd8>)
 8003630:	2201      	movs	r2, #1
 8003632:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003634:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003638:	f000 f8a8 	bl	800378c <FLASH_WaitForLastOperation>
 800363c:	4603      	mov	r3, r0
 800363e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003640:	7dfb      	ldrb	r3, [r7, #23]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d144      	bne.n	80036d0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d102      	bne.n	8003652 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800364c:	2301      	movs	r3, #1
 800364e:	757b      	strb	r3, [r7, #21]
 8003650:	e007      	b.n	8003662 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2b02      	cmp	r3, #2
 8003656:	d102      	bne.n	800365e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003658:	2302      	movs	r3, #2
 800365a:	757b      	strb	r3, [r7, #21]
 800365c:	e001      	b.n	8003662 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800365e:	2304      	movs	r3, #4
 8003660:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003662:	2300      	movs	r3, #0
 8003664:	75bb      	strb	r3, [r7, #22]
 8003666:	e02d      	b.n	80036c4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003668:	7dbb      	ldrb	r3, [r7, #22]
 800366a:	005a      	lsls	r2, r3, #1
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	eb02 0c03 	add.w	ip, r2, r3
 8003672:	7dbb      	ldrb	r3, [r7, #22]
 8003674:	0119      	lsls	r1, r3, #4
 8003676:	e9d7 2300 	ldrd	r2, r3, [r7]
 800367a:	f1c1 0620 	rsb	r6, r1, #32
 800367e:	f1a1 0020 	sub.w	r0, r1, #32
 8003682:	fa22 f401 	lsr.w	r4, r2, r1
 8003686:	fa03 f606 	lsl.w	r6, r3, r6
 800368a:	4334      	orrs	r4, r6
 800368c:	fa23 f000 	lsr.w	r0, r3, r0
 8003690:	4304      	orrs	r4, r0
 8003692:	fa23 f501 	lsr.w	r5, r3, r1
 8003696:	b2a3      	uxth	r3, r4
 8003698:	4619      	mov	r1, r3
 800369a:	4660      	mov	r0, ip
 800369c:	f000 f85a 	bl	8003754 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80036a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80036a4:	f000 f872 	bl	800378c <FLASH_WaitForLastOperation>
 80036a8:	4603      	mov	r3, r0
 80036aa:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80036ac:	4b0d      	ldr	r3, [pc, #52]	; (80036e4 <HAL_FLASH_Program+0xdc>)
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	4a0c      	ldr	r2, [pc, #48]	; (80036e4 <HAL_FLASH_Program+0xdc>)
 80036b2:	f023 0301 	bic.w	r3, r3, #1
 80036b6:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 80036b8:	7dfb      	ldrb	r3, [r7, #23]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d107      	bne.n	80036ce <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80036be:	7dbb      	ldrb	r3, [r7, #22]
 80036c0:	3301      	adds	r3, #1
 80036c2:	75bb      	strb	r3, [r7, #22]
 80036c4:	7dba      	ldrb	r2, [r7, #22]
 80036c6:	7d7b      	ldrb	r3, [r7, #21]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d3cd      	bcc.n	8003668 <HAL_FLASH_Program+0x60>
 80036cc:	e000      	b.n	80036d0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80036ce:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <HAL_FLASH_Program+0xd8>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	761a      	strb	r2, [r3, #24]

  return status;
 80036d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036e0:	200004b8 	.word	0x200004b8
 80036e4:	40022000 	.word	0x40022000

080036e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80036f2:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_FLASH_Unlock+0x40>)
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_FLASH_Unlock+0x40>)
 8003700:	4a0a      	ldr	r2, [pc, #40]	; (800372c <HAL_FLASH_Unlock+0x44>)
 8003702:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003704:	4b08      	ldr	r3, [pc, #32]	; (8003728 <HAL_FLASH_Unlock+0x40>)
 8003706:	4a0a      	ldr	r2, [pc, #40]	; (8003730 <HAL_FLASH_Unlock+0x48>)
 8003708:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800370a:	4b07      	ldr	r3, [pc, #28]	; (8003728 <HAL_FLASH_Unlock+0x40>)
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800371a:	79fb      	ldrb	r3, [r7, #7]
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	40022000 	.word	0x40022000
 800372c:	45670123 	.word	0x45670123
 8003730:	cdef89ab 	.word	0xcdef89ab

08003734 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003738:	4b05      	ldr	r3, [pc, #20]	; (8003750 <HAL_FLASH_Lock+0x1c>)
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	4a04      	ldr	r2, [pc, #16]	; (8003750 <HAL_FLASH_Lock+0x1c>)
 800373e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003742:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	40022000 	.word	0x40022000

08003754 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003760:	4b08      	ldr	r3, [pc, #32]	; (8003784 <FLASH_Program_HalfWord+0x30>)
 8003762:	2200      	movs	r2, #0
 8003764:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003766:	4b08      	ldr	r3, [pc, #32]	; (8003788 <FLASH_Program_HalfWord+0x34>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	4a07      	ldr	r2, [pc, #28]	; (8003788 <FLASH_Program_HalfWord+0x34>)
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	887a      	ldrh	r2, [r7, #2]
 8003776:	801a      	strh	r2, [r3, #0]
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	200004b8 	.word	0x200004b8
 8003788:	40022000 	.word	0x40022000

0800378c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff fad0 	bl	8002d38 <HAL_GetTick>
 8003798:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800379a:	e010      	b.n	80037be <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a2:	d00c      	beq.n	80037be <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d007      	beq.n	80037ba <FLASH_WaitForLastOperation+0x2e>
 80037aa:	f7ff fac5 	bl	8002d38 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d201      	bcs.n	80037be <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e01f      	b.n	80037fe <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80037be:	4b12      	ldr	r3, [pc, #72]	; (8003808 <FLASH_WaitForLastOperation+0x7c>)
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d0e8      	beq.n	800379c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80037ca:	4b0f      	ldr	r3, [pc, #60]	; (8003808 <FLASH_WaitForLastOperation+0x7c>)
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f003 0320 	and.w	r3, r3, #32
 80037d2:	2b20      	cmp	r3, #32
 80037d4:	d102      	bne.n	80037dc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80037d6:	4b0c      	ldr	r3, [pc, #48]	; (8003808 <FLASH_WaitForLastOperation+0x7c>)
 80037d8:	2220      	movs	r2, #32
 80037da:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80037dc:	4b0a      	ldr	r3, [pc, #40]	; (8003808 <FLASH_WaitForLastOperation+0x7c>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f003 0310 	and.w	r3, r3, #16
 80037e4:	2b10      	cmp	r3, #16
 80037e6:	d005      	beq.n	80037f4 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80037e8:	4b07      	ldr	r3, [pc, #28]	; (8003808 <FLASH_WaitForLastOperation+0x7c>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d103      	bne.n	80037fc <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80037f4:	f000 f80a 	bl	800380c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e000      	b.n	80037fe <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40022000 	.word	0x40022000

0800380c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003816:	4b14      	ldr	r3, [pc, #80]	; (8003868 <FLASH_SetErrorCode+0x5c>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b10      	cmp	r3, #16
 8003820:	d109      	bne.n	8003836 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003822:	4b12      	ldr	r3, [pc, #72]	; (800386c <FLASH_SetErrorCode+0x60>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	f043 0302 	orr.w	r3, r3, #2
 800382a:	4a10      	ldr	r2, [pc, #64]	; (800386c <FLASH_SetErrorCode+0x60>)
 800382c:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f043 0310 	orr.w	r3, r3, #16
 8003834:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003836:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <FLASH_SetErrorCode+0x5c>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b04      	cmp	r3, #4
 8003840:	d109      	bne.n	8003856 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003842:	4b0a      	ldr	r3, [pc, #40]	; (800386c <FLASH_SetErrorCode+0x60>)
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	4a08      	ldr	r2, [pc, #32]	; (800386c <FLASH_SetErrorCode+0x60>)
 800384c:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f043 0304 	orr.w	r3, r3, #4
 8003854:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003856:	4a04      	ldr	r2, [pc, #16]	; (8003868 <FLASH_SetErrorCode+0x5c>)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	60d3      	str	r3, [r2, #12]
}  
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	40022000 	.word	0x40022000
 800386c:	200004b8 	.word	0x200004b8

08003870 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003882:	4b2e      	ldr	r3, [pc, #184]	; (800393c <HAL_FLASHEx_Erase+0xcc>)
 8003884:	7e1b      	ldrb	r3, [r3, #24]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_FLASHEx_Erase+0x1e>
 800388a:	2302      	movs	r3, #2
 800388c:	e052      	b.n	8003934 <HAL_FLASHEx_Erase+0xc4>
 800388e:	4b2b      	ldr	r3, [pc, #172]	; (800393c <HAL_FLASHEx_Erase+0xcc>)
 8003890:	2201      	movs	r2, #1
 8003892:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d115      	bne.n	80038c8 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800389c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038a0:	f7ff ff74 	bl	800378c <FLASH_WaitForLastOperation>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d140      	bne.n	800392c <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80038aa:	f000 f84b 	bl	8003944 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038ae:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038b2:	f7ff ff6b 	bl	800378c <FLASH_WaitForLastOperation>
 80038b6:	4603      	mov	r3, r0
 80038b8:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80038ba:	4b21      	ldr	r3, [pc, #132]	; (8003940 <HAL_FLASHEx_Erase+0xd0>)
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	4a20      	ldr	r2, [pc, #128]	; (8003940 <HAL_FLASHEx_Erase+0xd0>)
 80038c0:	f023 0304 	bic.w	r3, r3, #4
 80038c4:	6113      	str	r3, [r2, #16]
 80038c6:	e031      	b.n	800392c <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80038c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038cc:	f7ff ff5e 	bl	800378c <FLASH_WaitForLastOperation>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d12a      	bne.n	800392c <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	f04f 32ff 	mov.w	r2, #4294967295
 80038dc:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	e019      	b.n	800391a <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80038e6:	68b8      	ldr	r0, [r7, #8]
 80038e8:	f000 f846 	bl	8003978 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038f0:	f7ff ff4c 	bl	800378c <FLASH_WaitForLastOperation>
 80038f4:	4603      	mov	r3, r0
 80038f6:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <HAL_FLASHEx_Erase+0xd0>)
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	4a10      	ldr	r2, [pc, #64]	; (8003940 <HAL_FLASHEx_Erase+0xd0>)
 80038fe:	f023 0302 	bic.w	r3, r3, #2
 8003902:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	601a      	str	r2, [r3, #0]
            break;
 8003910:	e00c      	b.n	800392c <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003918:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	02da      	lsls	r2, r3, #11
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	429a      	cmp	r2, r3
 800392a:	d3dc      	bcc.n	80038e6 <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800392c:	4b03      	ldr	r3, [pc, #12]	; (800393c <HAL_FLASHEx_Erase+0xcc>)
 800392e:	2200      	movs	r2, #0
 8003930:	761a      	strb	r2, [r3, #24]

  return status;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	200004b8 	.word	0x200004b8
 8003940:	40022000 	.word	0x40022000

08003944 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003948:	4b09      	ldr	r3, [pc, #36]	; (8003970 <FLASH_MassErase+0x2c>)
 800394a:	2200      	movs	r2, #0
 800394c:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800394e:	4b09      	ldr	r3, [pc, #36]	; (8003974 <FLASH_MassErase+0x30>)
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	4a08      	ldr	r2, [pc, #32]	; (8003974 <FLASH_MassErase+0x30>)
 8003954:	f043 0304 	orr.w	r3, r3, #4
 8003958:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800395a:	4b06      	ldr	r3, [pc, #24]	; (8003974 <FLASH_MassErase+0x30>)
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	4a05      	ldr	r2, [pc, #20]	; (8003974 <FLASH_MassErase+0x30>)
 8003960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003964:	6113      	str	r3, [r2, #16]
}
 8003966:	bf00      	nop
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	200004b8 	.word	0x200004b8
 8003974:	40022000 	.word	0x40022000

08003978 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003980:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <FLASH_PageErase+0x38>)
 8003982:	2200      	movs	r2, #0
 8003984:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003986:	4b0b      	ldr	r3, [pc, #44]	; (80039b4 <FLASH_PageErase+0x3c>)
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	4a0a      	ldr	r2, [pc, #40]	; (80039b4 <FLASH_PageErase+0x3c>)
 800398c:	f043 0302 	orr.w	r3, r3, #2
 8003990:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003992:	4a08      	ldr	r2, [pc, #32]	; (80039b4 <FLASH_PageErase+0x3c>)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <FLASH_PageErase+0x3c>)
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	4a05      	ldr	r2, [pc, #20]	; (80039b4 <FLASH_PageErase+0x3c>)
 800399e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039a2:	6113      	str	r3, [r2, #16]
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	200004b8 	.word	0x200004b8
 80039b4:	40022000 	.word	0x40022000

080039b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039c6:	e154      	b.n	8003c72 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	2101      	movs	r1, #1
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	fa01 f303 	lsl.w	r3, r1, r3
 80039d4:	4013      	ands	r3, r2
 80039d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 8146 	beq.w	8003c6c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d00b      	beq.n	8003a00 <HAL_GPIO_Init+0x48>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d007      	beq.n	8003a00 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039f4:	2b11      	cmp	r3, #17
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2b12      	cmp	r3, #18
 80039fe:	d130      	bne.n	8003a62 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	2203      	movs	r2, #3
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	43db      	mvns	r3, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4013      	ands	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a36:	2201      	movs	r2, #1
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	4013      	ands	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	091b      	lsrs	r3, r3, #4
 8003a4c:	f003 0201 	and.w	r2, r3, #1
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	2203      	movs	r2, #3
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43db      	mvns	r3, r3
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4013      	ands	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d003      	beq.n	8003aa2 <HAL_GPIO_Init+0xea>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2b12      	cmp	r3, #18
 8003aa0:	d123      	bne.n	8003aea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	08da      	lsrs	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3208      	adds	r2, #8
 8003aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	220f      	movs	r2, #15
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	08da      	lsrs	r2, r3, #3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3208      	adds	r2, #8
 8003ae4:	6939      	ldr	r1, [r7, #16]
 8003ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	2203      	movs	r2, #3
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	43db      	mvns	r3, r3
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4013      	ands	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 0203 	and.w	r2, r3, #3
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 80a0 	beq.w	8003c6c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2c:	4b58      	ldr	r3, [pc, #352]	; (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	4a57      	ldr	r2, [pc, #348]	; (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	6193      	str	r3, [r2, #24]
 8003b38:	4b55      	ldr	r3, [pc, #340]	; (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b44:	4a53      	ldr	r2, [pc, #332]	; (8003c94 <HAL_GPIO_Init+0x2dc>)
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	089b      	lsrs	r3, r3, #2
 8003b4a:	3302      	adds	r3, #2
 8003b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	220f      	movs	r2, #15
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b6e:	d019      	beq.n	8003ba4 <HAL_GPIO_Init+0x1ec>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a49      	ldr	r2, [pc, #292]	; (8003c98 <HAL_GPIO_Init+0x2e0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d013      	beq.n	8003ba0 <HAL_GPIO_Init+0x1e8>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a48      	ldr	r2, [pc, #288]	; (8003c9c <HAL_GPIO_Init+0x2e4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00d      	beq.n	8003b9c <HAL_GPIO_Init+0x1e4>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a47      	ldr	r2, [pc, #284]	; (8003ca0 <HAL_GPIO_Init+0x2e8>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d007      	beq.n	8003b98 <HAL_GPIO_Init+0x1e0>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a46      	ldr	r2, [pc, #280]	; (8003ca4 <HAL_GPIO_Init+0x2ec>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_GPIO_Init+0x1dc>
 8003b90:	2304      	movs	r3, #4
 8003b92:	e008      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b94:	2305      	movs	r3, #5
 8003b96:	e006      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e004      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e002      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	f002 0203 	and.w	r2, r2, #3
 8003bac:	0092      	lsls	r2, r2, #2
 8003bae:	4093      	lsls	r3, r2
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bb6:	4937      	ldr	r1, [pc, #220]	; (8003c94 <HAL_GPIO_Init+0x2dc>)
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	089b      	lsrs	r3, r3, #2
 8003bbc:	3302      	adds	r3, #2
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bc4:	4b38      	ldr	r3, [pc, #224]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003be8:	4a2f      	ldr	r2, [pc, #188]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003bee:	4b2e      	ldr	r3, [pc, #184]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c12:	4a25      	ldr	r2, [pc, #148]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c18:	4b23      	ldr	r3, [pc, #140]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	43db      	mvns	r3, r3
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	4013      	ands	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c3c:	4a1a      	ldr	r2, [pc, #104]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c42:	4b19      	ldr	r3, [pc, #100]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c66:	4a10      	ldr	r2, [pc, #64]	; (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f47f aea3 	bne.w	80039c8 <HAL_GPIO_Init+0x10>
  }
}
 8003c82:	bf00      	nop
 8003c84:	bf00      	nop
 8003c86:	371c      	adds	r7, #28
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40010000 	.word	0x40010000
 8003c98:	48000400 	.word	0x48000400
 8003c9c:	48000800 	.word	0x48000800
 8003ca0:	48000c00 	.word	0x48000c00
 8003ca4:	48001000 	.word	0x48001000
 8003ca8:	40010400 	.word	0x40010400

08003cac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691a      	ldr	r2, [r3, #16]
 8003cbc:	887b      	ldrh	r3, [r7, #2]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d002      	beq.n	8003cca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	73fb      	strb	r3, [r7, #15]
 8003cc8:	e001      	b.n	8003cce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	807b      	strh	r3, [r7, #2]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cec:	787b      	ldrb	r3, [r7, #1]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cf2:	887a      	ldrh	r2, [r7, #2]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cf8:	e002      	b.n	8003d00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cfa:	887a      	ldrh	r2, [r7, #2]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_PWREx_EnableSDADC>:
  * @param  Analogx specifies the SDADC peripheral instance.
  *   This parameter can be: PWR_SDADC_ANALOG1, PWR_SDADC_ANALOG2 or PWR_SDADC_ANALOG3.
  * @retval None
  */
void HAL_PWREx_EnableSDADC(uint32_t Analogx)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SDADC_ANALOG(Analogx));

  /* Enable PWR clock interface for SDADC use */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d14:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_PWREx_EnableSDADC+0x38>)
 8003d16:	69db      	ldr	r3, [r3, #28]
 8003d18:	4a0a      	ldr	r2, [pc, #40]	; (8003d44 <HAL_PWREx_EnableSDADC+0x38>)
 8003d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1e:	61d3      	str	r3, [r2, #28]
 8003d20:	4b08      	ldr	r3, [pc, #32]	; (8003d44 <HAL_PWREx_EnableSDADC+0x38>)
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
    
  PWR->CR |= Analogx;
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <HAL_PWREx_EnableSDADC+0x3c>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4905      	ldr	r1, [pc, #20]	; (8003d48 <HAL_PWREx_EnableSDADC+0x3c>)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	600b      	str	r3, [r1, #0]
}
 8003d38:	bf00      	nop
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	40021000 	.word	0x40021000
 8003d48:	40007000 	.word	0x40007000

08003d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	1d3b      	adds	r3, r7, #4
 8003d56:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d58:	1d3b      	adds	r3, r7, #4
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d102      	bne.n	8003d66 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	f000 bef4 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d66:	1d3b      	adds	r3, r7, #4
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 816a 	beq.w	800404a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003d76:	4bb3      	ldr	r3, [pc, #716]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d00c      	beq.n	8003d9c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d82:	4bb0      	ldr	r3, [pc, #704]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f003 030c 	and.w	r3, r3, #12
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d159      	bne.n	8003e42 <HAL_RCC_OscConfig+0xf6>
 8003d8e:	4bad      	ldr	r3, [pc, #692]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d9a:	d152      	bne.n	8003e42 <HAL_RCC_OscConfig+0xf6>
 8003d9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003da0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003da8:	fa93 f3a3 	rbit	r3, r3
 8003dac:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003db0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db4:	fab3 f383 	clz	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	095b      	lsrs	r3, r3, #5
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d102      	bne.n	8003dce <HAL_RCC_OscConfig+0x82>
 8003dc8:	4b9e      	ldr	r3, [pc, #632]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	e015      	b.n	8003dfa <HAL_RCC_OscConfig+0xae>
 8003dce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dd2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003dda:	fa93 f3a3 	rbit	r3, r3
 8003dde:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003de2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003de6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003dea:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003dee:	fa93 f3a3 	rbit	r3, r3
 8003df2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003df6:	4b93      	ldr	r3, [pc, #588]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003dfe:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003e02:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003e06:	fa92 f2a2 	rbit	r2, r2
 8003e0a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003e0e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003e12:	fab2 f282 	clz	r2, r2
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	f042 0220 	orr.w	r2, r2, #32
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	f002 021f 	and.w	r2, r2, #31
 8003e22:	2101      	movs	r1, #1
 8003e24:	fa01 f202 	lsl.w	r2, r1, r2
 8003e28:	4013      	ands	r3, r2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 810c 	beq.w	8004048 <HAL_RCC_OscConfig+0x2fc>
 8003e30:	1d3b      	adds	r3, r7, #4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f040 8106 	bne.w	8004048 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	f000 be86 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e42:	1d3b      	adds	r3, r7, #4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e4c:	d106      	bne.n	8003e5c <HAL_RCC_OscConfig+0x110>
 8003e4e:	4b7d      	ldr	r3, [pc, #500]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a7c      	ldr	r2, [pc, #496]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e030      	b.n	8003ebe <HAL_RCC_OscConfig+0x172>
 8003e5c:	1d3b      	adds	r3, r7, #4
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10c      	bne.n	8003e80 <HAL_RCC_OscConfig+0x134>
 8003e66:	4b77      	ldr	r3, [pc, #476]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a76      	ldr	r2, [pc, #472]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	4b74      	ldr	r3, [pc, #464]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a73      	ldr	r2, [pc, #460]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	e01e      	b.n	8003ebe <HAL_RCC_OscConfig+0x172>
 8003e80:	1d3b      	adds	r3, r7, #4
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e8a:	d10c      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x15a>
 8003e8c:	4b6d      	ldr	r3, [pc, #436]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a6c      	ldr	r2, [pc, #432]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e96:	6013      	str	r3, [r2, #0]
 8003e98:	4b6a      	ldr	r3, [pc, #424]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a69      	ldr	r2, [pc, #420]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea2:	6013      	str	r3, [r2, #0]
 8003ea4:	e00b      	b.n	8003ebe <HAL_RCC_OscConfig+0x172>
 8003ea6:	4b67      	ldr	r3, [pc, #412]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a66      	ldr	r2, [pc, #408]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	4b64      	ldr	r3, [pc, #400]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a63      	ldr	r2, [pc, #396]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003eb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ebc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ebe:	4b61      	ldr	r3, [pc, #388]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec2:	f023 020f 	bic.w	r2, r3, #15
 8003ec6:	1d3b      	adds	r3, r7, #4
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	495d      	ldr	r1, [pc, #372]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ed2:	1d3b      	adds	r3, r7, #4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d059      	beq.n	8003f90 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003edc:	f7fe ff2c 	bl	8002d38 <HAL_GetTick>
 8003ee0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee4:	e00a      	b.n	8003efc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ee6:	f7fe ff27 	bl	8002d38 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b64      	cmp	r3, #100	; 0x64
 8003ef4:	d902      	bls.n	8003efc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	f000 be29 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
 8003efc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f00:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f04:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003f08:	fa93 f3a3 	rbit	r3, r3
 8003f0c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003f10:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f14:	fab3 f383 	clz	r3, r3
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d102      	bne.n	8003f2e <HAL_RCC_OscConfig+0x1e2>
 8003f28:	4b46      	ldr	r3, [pc, #280]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	e015      	b.n	8003f5a <HAL_RCC_OscConfig+0x20e>
 8003f2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f32:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f36:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003f3a:	fa93 f3a3 	rbit	r3, r3
 8003f3e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003f42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f46:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003f4a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003f4e:	fa93 f3a3 	rbit	r3, r3
 8003f52:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003f56:	4b3b      	ldr	r3, [pc, #236]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f5e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003f62:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003f66:	fa92 f2a2 	rbit	r2, r2
 8003f6a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003f6e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003f72:	fab2 f282 	clz	r2, r2
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	f042 0220 	orr.w	r2, r2, #32
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	f002 021f 	and.w	r2, r2, #31
 8003f82:	2101      	movs	r1, #1
 8003f84:	fa01 f202 	lsl.w	r2, r1, r2
 8003f88:	4013      	ands	r3, r2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0ab      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x19a>
 8003f8e:	e05c      	b.n	800404a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f90:	f7fe fed2 	bl	8002d38 <HAL_GetTick>
 8003f94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f98:	e00a      	b.n	8003fb0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f9a:	f7fe fecd 	bl	8002d38 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b64      	cmp	r3, #100	; 0x64
 8003fa8:	d902      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	f000 bdcf 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
 8003fb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fb4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003fbc:	fa93 f3a3 	rbit	r3, r3
 8003fc0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003fc4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	095b      	lsrs	r3, r3, #5
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d102      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x296>
 8003fdc:	4b19      	ldr	r3, [pc, #100]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	e015      	b.n	800400e <HAL_RCC_OscConfig+0x2c2>
 8003fe2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fe6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fea:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003fee:	fa93 f3a3 	rbit	r3, r3
 8003ff2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003ff6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ffa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003ffe:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004002:	fa93 f3a3 	rbit	r3, r3
 8004006:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800400a:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_RCC_OscConfig+0x2f8>)
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004012:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004016:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800401a:	fa92 f2a2 	rbit	r2, r2
 800401e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004022:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004026:	fab2 f282 	clz	r2, r2
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	f042 0220 	orr.w	r2, r2, #32
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	f002 021f 	and.w	r2, r2, #31
 8004036:	2101      	movs	r1, #1
 8004038:	fa01 f202 	lsl.w	r2, r1, r2
 800403c:	4013      	ands	r3, r2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1ab      	bne.n	8003f9a <HAL_RCC_OscConfig+0x24e>
 8004042:	e002      	b.n	800404a <HAL_RCC_OscConfig+0x2fe>
 8004044:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004048:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800404a:	1d3b      	adds	r3, r7, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 816f 	beq.w	8004338 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800405a:	4bd0      	ldr	r3, [pc, #832]	; (800439c <HAL_RCC_OscConfig+0x650>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00b      	beq.n	800407e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004066:	4bcd      	ldr	r3, [pc, #820]	; (800439c <HAL_RCC_OscConfig+0x650>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	2b08      	cmp	r3, #8
 8004070:	d16c      	bne.n	800414c <HAL_RCC_OscConfig+0x400>
 8004072:	4bca      	ldr	r3, [pc, #808]	; (800439c <HAL_RCC_OscConfig+0x650>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d166      	bne.n	800414c <HAL_RCC_OscConfig+0x400>
 800407e:	2302      	movs	r3, #2
 8004080:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004084:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004088:	fa93 f3a3 	rbit	r3, r3
 800408c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004090:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004094:	fab3 f383 	clz	r3, r3
 8004098:	b2db      	uxtb	r3, r3
 800409a:	095b      	lsrs	r3, r3, #5
 800409c:	b2db      	uxtb	r3, r3
 800409e:	f043 0301 	orr.w	r3, r3, #1
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d102      	bne.n	80040ae <HAL_RCC_OscConfig+0x362>
 80040a8:	4bbc      	ldr	r3, [pc, #752]	; (800439c <HAL_RCC_OscConfig+0x650>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	e013      	b.n	80040d6 <HAL_RCC_OscConfig+0x38a>
 80040ae:	2302      	movs	r3, #2
 80040b0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80040b8:	fa93 f3a3 	rbit	r3, r3
 80040bc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80040c0:	2302      	movs	r3, #2
 80040c2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80040c6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80040ca:	fa93 f3a3 	rbit	r3, r3
 80040ce:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80040d2:	4bb2      	ldr	r3, [pc, #712]	; (800439c <HAL_RCC_OscConfig+0x650>)
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2202      	movs	r2, #2
 80040d8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80040dc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80040e0:	fa92 f2a2 	rbit	r2, r2
 80040e4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80040e8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80040ec:	fab2 f282 	clz	r2, r2
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	f042 0220 	orr.w	r2, r2, #32
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	f002 021f 	and.w	r2, r2, #31
 80040fc:	2101      	movs	r1, #1
 80040fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004102:	4013      	ands	r3, r2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d007      	beq.n	8004118 <HAL_RCC_OscConfig+0x3cc>
 8004108:	1d3b      	adds	r3, r7, #4
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d002      	beq.n	8004118 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	f000 bd1b 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004118:	4ba0      	ldr	r3, [pc, #640]	; (800439c <HAL_RCC_OscConfig+0x650>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004120:	1d3b      	adds	r3, r7, #4
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	21f8      	movs	r1, #248	; 0xf8
 8004128:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004130:	fa91 f1a1 	rbit	r1, r1
 8004134:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004138:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800413c:	fab1 f181 	clz	r1, r1
 8004140:	b2c9      	uxtb	r1, r1
 8004142:	408b      	lsls	r3, r1
 8004144:	4995      	ldr	r1, [pc, #596]	; (800439c <HAL_RCC_OscConfig+0x650>)
 8004146:	4313      	orrs	r3, r2
 8004148:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800414a:	e0f5      	b.n	8004338 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800414c:	1d3b      	adds	r3, r7, #4
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 8085 	beq.w	8004262 <HAL_RCC_OscConfig+0x516>
 8004158:	2301      	movs	r3, #1
 800415a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004162:	fa93 f3a3 	rbit	r3, r3
 8004166:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800416a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800416e:	fab3 f383 	clz	r3, r3
 8004172:	b2db      	uxtb	r3, r3
 8004174:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004178:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	461a      	mov	r2, r3
 8004180:	2301      	movs	r3, #1
 8004182:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004184:	f7fe fdd8 	bl	8002d38 <HAL_GetTick>
 8004188:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800418c:	e00a      	b.n	80041a4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800418e:	f7fe fdd3 	bl	8002d38 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b02      	cmp	r3, #2
 800419c:	d902      	bls.n	80041a4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	f000 bcd5 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
 80041a4:	2302      	movs	r3, #2
 80041a6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041aa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80041ae:	fa93 f3a3 	rbit	r3, r3
 80041b2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80041b6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ba:	fab3 f383 	clz	r3, r3
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	095b      	lsrs	r3, r3, #5
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d102      	bne.n	80041d4 <HAL_RCC_OscConfig+0x488>
 80041ce:	4b73      	ldr	r3, [pc, #460]	; (800439c <HAL_RCC_OscConfig+0x650>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	e013      	b.n	80041fc <HAL_RCC_OscConfig+0x4b0>
 80041d4:	2302      	movs	r3, #2
 80041d6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80041de:	fa93 f3a3 	rbit	r3, r3
 80041e2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80041e6:	2302      	movs	r3, #2
 80041e8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80041ec:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80041f0:	fa93 f3a3 	rbit	r3, r3
 80041f4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80041f8:	4b68      	ldr	r3, [pc, #416]	; (800439c <HAL_RCC_OscConfig+0x650>)
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	2202      	movs	r2, #2
 80041fe:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004202:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004206:	fa92 f2a2 	rbit	r2, r2
 800420a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800420e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004212:	fab2 f282 	clz	r2, r2
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	f042 0220 	orr.w	r2, r2, #32
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	f002 021f 	and.w	r2, r2, #31
 8004222:	2101      	movs	r1, #1
 8004224:	fa01 f202 	lsl.w	r2, r1, r2
 8004228:	4013      	ands	r3, r2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d0af      	beq.n	800418e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422e:	4b5b      	ldr	r3, [pc, #364]	; (800439c <HAL_RCC_OscConfig+0x650>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004236:	1d3b      	adds	r3, r7, #4
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	21f8      	movs	r1, #248	; 0xf8
 800423e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004246:	fa91 f1a1 	rbit	r1, r1
 800424a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800424e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004252:	fab1 f181 	clz	r1, r1
 8004256:	b2c9      	uxtb	r1, r1
 8004258:	408b      	lsls	r3, r1
 800425a:	4950      	ldr	r1, [pc, #320]	; (800439c <HAL_RCC_OscConfig+0x650>)
 800425c:	4313      	orrs	r3, r2
 800425e:	600b      	str	r3, [r1, #0]
 8004260:	e06a      	b.n	8004338 <HAL_RCC_OscConfig+0x5ec>
 8004262:	2301      	movs	r3, #1
 8004264:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004268:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800426c:	fa93 f3a3 	rbit	r3, r3
 8004270:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004274:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004278:	fab3 f383 	clz	r3, r3
 800427c:	b2db      	uxtb	r3, r3
 800427e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004282:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	461a      	mov	r2, r3
 800428a:	2300      	movs	r3, #0
 800428c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428e:	f7fe fd53 	bl	8002d38 <HAL_GetTick>
 8004292:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004298:	f7fe fd4e 	bl	8002d38 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d902      	bls.n	80042ae <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	f000 bc50 	b.w	8004b4e <HAL_RCC_OscConfig+0xe02>
 80042ae:	2302      	movs	r3, #2
 80042b0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80042b8:	fa93 f3a3 	rbit	r3, r3
 80042bc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80042c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042c4:	fab3 f383 	clz	r3, r3
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d102      	bne.n	80042de <HAL_RCC_OscConfig+0x592>
 80042d8:	4b30      	ldr	r3, [pc, #192]	; (800439c <HAL_RCC_OscConfig+0x650>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	e013      	b.n	8004306 <HAL_RCC_OscConfig+0x5ba>
 80042de:	2302      	movs	r3, #2
 80042e0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80042e8:	fa93 f3a3 	rbit	r3, r3
 80042ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80042f0:	2302      	movs	r3, #2
 80042f2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80042f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80042fa:	fa93 f3a3 	rbit	r3, r3
 80042fe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004302:	4b26      	ldr	r3, [pc, #152]	; (800439c <HAL_RCC_OscConfig+0x650>)
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	2202      	movs	r2, #2
 8004308:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800430c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004310:	fa92 f2a2 	rbit	r2, r2
 8004314:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004318:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800431c:	fab2 f282 	clz	r2, r2
 8004320:	b2d2      	uxtb	r2, r2
 8004322:	f042 0220 	orr.w	r2, r2, #32
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	f002 021f 	and.w	r2, r2, #31
 800432c:	2101      	movs	r1, #1
 800432e:	fa01 f202 	lsl.w	r2, r1, r2
 8004332:	4013      	ands	r3, r2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1af      	bne.n	8004298 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004338:	1d3b      	adds	r3, r7, #4
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80da 	beq.w	80044fc <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004348:	1d3b      	adds	r3, r7, #4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d069      	beq.n	8004426 <HAL_RCC_OscConfig+0x6da>
 8004352:	2301      	movs	r3, #1
 8004354:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004358:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800435c:	fa93 f3a3 	rbit	r3, r3
 8004360:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004364:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004368:	fab3 f383 	clz	r3, r3
 800436c:	b2db      	uxtb	r3, r3
 800436e:	461a      	mov	r2, r3
 8004370:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <HAL_RCC_OscConfig+0x654>)
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	461a      	mov	r2, r3
 8004378:	2301      	movs	r3, #1
 800437a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800437c:	f7fe fcdc 	bl	8002d38 <HAL_GetTick>
 8004380:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004384:	e00e      	b.n	80043a4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004386:	f7fe fcd7 	bl	8002d38 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d906      	bls.n	80043a4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e3d9      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 800439a:	bf00      	nop
 800439c:	40021000 	.word	0x40021000
 80043a0:	10908120 	.word	0x10908120
 80043a4:	2302      	movs	r3, #2
 80043a6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043aa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80043b6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80043ba:	2202      	movs	r2, #2
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	fa93 f2a3 	rbit	r2, r3
 80043c8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80043d2:	2202      	movs	r2, #2
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	fa93 f2a3 	rbit	r2, r3
 80043e0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80043e4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043e6:	4ba5      	ldr	r3, [pc, #660]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80043e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043ea:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80043ee:	2102      	movs	r1, #2
 80043f0:	6019      	str	r1, [r3, #0]
 80043f2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	fa93 f1a3 	rbit	r1, r3
 80043fc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004400:	6019      	str	r1, [r3, #0]
  return result;
 8004402:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	fab3 f383 	clz	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004412:	b2db      	uxtb	r3, r3
 8004414:	f003 031f 	and.w	r3, r3, #31
 8004418:	2101      	movs	r1, #1
 800441a:	fa01 f303 	lsl.w	r3, r1, r3
 800441e:	4013      	ands	r3, r2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d0b0      	beq.n	8004386 <HAL_RCC_OscConfig+0x63a>
 8004424:	e06a      	b.n	80044fc <HAL_RCC_OscConfig+0x7b0>
 8004426:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800442a:	2201      	movs	r2, #1
 800442c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	fa93 f2a3 	rbit	r2, r3
 8004438:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800443c:	601a      	str	r2, [r3, #0]
  return result;
 800443e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004442:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004444:	fab3 f383 	clz	r3, r3
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	4b8c      	ldr	r3, [pc, #560]	; (8004680 <HAL_RCC_OscConfig+0x934>)
 800444e:	4413      	add	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	461a      	mov	r2, r3
 8004454:	2300      	movs	r3, #0
 8004456:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004458:	f7fe fc6e 	bl	8002d38 <HAL_GetTick>
 800445c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004460:	e009      	b.n	8004476 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004462:	f7fe fc69 	bl	8002d38 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e36b      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 8004476:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800447a:	2202      	movs	r2, #2
 800447c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	fa93 f2a3 	rbit	r2, r3
 8004488:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004492:	2202      	movs	r2, #2
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	fa93 f2a3 	rbit	r2, r3
 80044a0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80044a4:	601a      	str	r2, [r3, #0]
 80044a6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80044aa:	2202      	movs	r2, #2
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	fa93 f2a3 	rbit	r2, r3
 80044b8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80044bc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044be:	4b6f      	ldr	r3, [pc, #444]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80044c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044c2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80044c6:	2102      	movs	r1, #2
 80044c8:	6019      	str	r1, [r3, #0]
 80044ca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	fa93 f1a3 	rbit	r1, r3
 80044d4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80044d8:	6019      	str	r1, [r3, #0]
  return result;
 80044da:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	fab3 f383 	clz	r3, r3
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	f003 031f 	and.w	r3, r3, #31
 80044f0:	2101      	movs	r1, #1
 80044f2:	fa01 f303 	lsl.w	r3, r1, r3
 80044f6:	4013      	ands	r3, r2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1b2      	bne.n	8004462 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044fc:	1d3b      	adds	r3, r7, #4
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 8158 	beq.w	80047bc <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800450c:	2300      	movs	r3, #0
 800450e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004512:	4b5a      	ldr	r3, [pc, #360]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d112      	bne.n	8004544 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451e:	4b57      	ldr	r3, [pc, #348]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	4a56      	ldr	r2, [pc, #344]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004528:	61d3      	str	r3, [r2, #28]
 800452a:	4b54      	ldr	r3, [pc, #336]	; (800467c <HAL_RCC_OscConfig+0x930>)
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004532:	f107 0308 	add.w	r3, r7, #8
 8004536:	601a      	str	r2, [r3, #0]
 8004538:	f107 0308 	add.w	r3, r7, #8
 800453c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800453e:	2301      	movs	r3, #1
 8004540:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b4f      	ldr	r3, [pc, #316]	; (8004684 <HAL_RCC_OscConfig+0x938>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454c:	2b00      	cmp	r3, #0
 800454e:	d11a      	bne.n	8004586 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004550:	4b4c      	ldr	r3, [pc, #304]	; (8004684 <HAL_RCC_OscConfig+0x938>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a4b      	ldr	r2, [pc, #300]	; (8004684 <HAL_RCC_OscConfig+0x938>)
 8004556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800455a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800455c:	f7fe fbec 	bl	8002d38 <HAL_GetTick>
 8004560:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004564:	e009      	b.n	800457a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004566:	f7fe fbe7 	bl	8002d38 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b64      	cmp	r3, #100	; 0x64
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e2e9      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457a:	4b42      	ldr	r3, [pc, #264]	; (8004684 <HAL_RCC_OscConfig+0x938>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0ef      	beq.n	8004566 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004586:	1d3b      	adds	r3, r7, #4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d106      	bne.n	800459e <HAL_RCC_OscConfig+0x852>
 8004590:	4b3a      	ldr	r3, [pc, #232]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	4a39      	ldr	r2, [pc, #228]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	6213      	str	r3, [r2, #32]
 800459c:	e02f      	b.n	80045fe <HAL_RCC_OscConfig+0x8b2>
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10c      	bne.n	80045c2 <HAL_RCC_OscConfig+0x876>
 80045a8:	4b34      	ldr	r3, [pc, #208]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4a33      	ldr	r2, [pc, #204]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045ae:	f023 0301 	bic.w	r3, r3, #1
 80045b2:	6213      	str	r3, [r2, #32]
 80045b4:	4b31      	ldr	r3, [pc, #196]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	4a30      	ldr	r2, [pc, #192]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045ba:	f023 0304 	bic.w	r3, r3, #4
 80045be:	6213      	str	r3, [r2, #32]
 80045c0:	e01d      	b.n	80045fe <HAL_RCC_OscConfig+0x8b2>
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b05      	cmp	r3, #5
 80045ca:	d10c      	bne.n	80045e6 <HAL_RCC_OscConfig+0x89a>
 80045cc:	4b2b      	ldr	r3, [pc, #172]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	4a2a      	ldr	r2, [pc, #168]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045d2:	f043 0304 	orr.w	r3, r3, #4
 80045d6:	6213      	str	r3, [r2, #32]
 80045d8:	4b28      	ldr	r3, [pc, #160]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	4a27      	ldr	r2, [pc, #156]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	6213      	str	r3, [r2, #32]
 80045e4:	e00b      	b.n	80045fe <HAL_RCC_OscConfig+0x8b2>
 80045e6:	4b25      	ldr	r3, [pc, #148]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4a24      	ldr	r2, [pc, #144]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	6213      	str	r3, [r2, #32]
 80045f2:	4b22      	ldr	r3, [pc, #136]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	4a21      	ldr	r2, [pc, #132]	; (800467c <HAL_RCC_OscConfig+0x930>)
 80045f8:	f023 0304 	bic.w	r3, r3, #4
 80045fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045fe:	1d3b      	adds	r3, r7, #4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d06b      	beq.n	80046e0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004608:	f7fe fb96 	bl	8002d38 <HAL_GetTick>
 800460c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004610:	e00b      	b.n	800462a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004612:	f7fe fb91 	bl	8002d38 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004622:	4293      	cmp	r3, r2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e291      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 800462a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800462e:	2202      	movs	r2, #2
 8004630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004632:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	fa93 f2a3 	rbit	r2, r3
 800463c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004646:	2202      	movs	r2, #2
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	fa93 f2a3 	rbit	r2, r3
 8004654:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004658:	601a      	str	r2, [r3, #0]
  return result;
 800465a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800465e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004660:	fab3 f383 	clz	r3, r3
 8004664:	b2db      	uxtb	r3, r3
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	b2db      	uxtb	r3, r3
 800466a:	f043 0302 	orr.w	r3, r3, #2
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d109      	bne.n	8004688 <HAL_RCC_OscConfig+0x93c>
 8004674:	4b01      	ldr	r3, [pc, #4]	; (800467c <HAL_RCC_OscConfig+0x930>)
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	e014      	b.n	80046a4 <HAL_RCC_OscConfig+0x958>
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000
 8004680:	10908120 	.word	0x10908120
 8004684:	40007000 	.word	0x40007000
 8004688:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800468c:	2202      	movs	r2, #2
 800468e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004690:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	fa93 f2a3 	rbit	r2, r3
 800469a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	4bbb      	ldr	r3, [pc, #748]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80046a8:	2102      	movs	r1, #2
 80046aa:	6011      	str	r1, [r2, #0]
 80046ac:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80046b0:	6812      	ldr	r2, [r2, #0]
 80046b2:	fa92 f1a2 	rbit	r1, r2
 80046b6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80046ba:	6011      	str	r1, [r2, #0]
  return result;
 80046bc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80046c0:	6812      	ldr	r2, [r2, #0]
 80046c2:	fab2 f282 	clz	r2, r2
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	f002 021f 	and.w	r2, r2, #31
 80046d2:	2101      	movs	r1, #1
 80046d4:	fa01 f202 	lsl.w	r2, r1, r2
 80046d8:	4013      	ands	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d099      	beq.n	8004612 <HAL_RCC_OscConfig+0x8c6>
 80046de:	e063      	b.n	80047a8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e0:	f7fe fb2a 	bl	8002d38 <HAL_GetTick>
 80046e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046e8:	e00b      	b.n	8004702 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046ea:	f7fe fb25 	bl	8002d38 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e225      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 8004702:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004706:	2202      	movs	r2, #2
 8004708:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	fa93 f2a3 	rbit	r2, r3
 8004714:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800471e:	2202      	movs	r2, #2
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	fa93 f2a3 	rbit	r2, r3
 800472c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004730:	601a      	str	r2, [r3, #0]
  return result;
 8004732:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004736:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004738:	fab3 f383 	clz	r3, r3
 800473c:	b2db      	uxtb	r3, r3
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	b2db      	uxtb	r3, r3
 8004742:	f043 0302 	orr.w	r3, r3, #2
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d102      	bne.n	8004752 <HAL_RCC_OscConfig+0xa06>
 800474c:	4b90      	ldr	r3, [pc, #576]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	e00d      	b.n	800476e <HAL_RCC_OscConfig+0xa22>
 8004752:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004756:	2202      	movs	r2, #2
 8004758:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	fa93 f2a3 	rbit	r2, r3
 8004764:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	4b89      	ldr	r3, [pc, #548]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004772:	2102      	movs	r1, #2
 8004774:	6011      	str	r1, [r2, #0]
 8004776:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800477a:	6812      	ldr	r2, [r2, #0]
 800477c:	fa92 f1a2 	rbit	r1, r2
 8004780:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004784:	6011      	str	r1, [r2, #0]
  return result;
 8004786:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800478a:	6812      	ldr	r2, [r2, #0]
 800478c:	fab2 f282 	clz	r2, r2
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	f002 021f 	and.w	r2, r2, #31
 800479c:	2101      	movs	r1, #1
 800479e:	fa01 f202 	lsl.w	r2, r1, r2
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1a0      	bne.n	80046ea <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047a8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d105      	bne.n	80047bc <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b0:	4b77      	ldr	r3, [pc, #476]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	4a76      	ldr	r2, [pc, #472]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80047b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047ba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047bc:	1d3b      	adds	r3, r7, #4
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 81c2 	beq.w	8004b4c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047c8:	4b71      	ldr	r3, [pc, #452]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	f000 819c 	beq.w	8004b0e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047d6:	1d3b      	adds	r3, r7, #4
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	f040 8114 	bne.w	8004a0a <HAL_RCC_OscConfig+0xcbe>
 80047e2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80047e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80047ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ec:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	fa93 f2a3 	rbit	r2, r3
 80047f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80047fa:	601a      	str	r2, [r3, #0]
  return result;
 80047fc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004800:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004802:	fab3 f383 	clz	r3, r3
 8004806:	b2db      	uxtb	r3, r3
 8004808:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800480c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	461a      	mov	r2, r3
 8004814:	2300      	movs	r3, #0
 8004816:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7fe fa8e 	bl	8002d38 <HAL_GetTick>
 800481c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004820:	e009      	b.n	8004836 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004822:	f7fe fa89 	bl	8002d38 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e18b      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 8004836:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800483a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800483e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004840:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	fa93 f2a3 	rbit	r2, r3
 800484a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800484e:	601a      	str	r2, [r3, #0]
  return result;
 8004850:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004854:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004856:	fab3 f383 	clz	r3, r3
 800485a:	b2db      	uxtb	r3, r3
 800485c:	095b      	lsrs	r3, r3, #5
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b01      	cmp	r3, #1
 8004868:	d102      	bne.n	8004870 <HAL_RCC_OscConfig+0xb24>
 800486a:	4b49      	ldr	r3, [pc, #292]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	e01b      	b.n	80048a8 <HAL_RCC_OscConfig+0xb5c>
 8004870:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004874:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004878:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	fa93 f2a3 	rbit	r2, r3
 8004884:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004888:	601a      	str	r2, [r3, #0]
 800488a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800488e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	fa93 f2a3 	rbit	r2, r3
 800489e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	4b3a      	ldr	r3, [pc, #232]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80048ac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80048b0:	6011      	str	r1, [r2, #0]
 80048b2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80048b6:	6812      	ldr	r2, [r2, #0]
 80048b8:	fa92 f1a2 	rbit	r1, r2
 80048bc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80048c0:	6011      	str	r1, [r2, #0]
  return result;
 80048c2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80048c6:	6812      	ldr	r2, [r2, #0]
 80048c8:	fab2 f282 	clz	r2, r2
 80048cc:	b2d2      	uxtb	r2, r2
 80048ce:	f042 0220 	orr.w	r2, r2, #32
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	f002 021f 	and.w	r2, r2, #31
 80048d8:	2101      	movs	r1, #1
 80048da:	fa01 f202 	lsl.w	r2, r1, r2
 80048de:	4013      	ands	r3, r2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d19e      	bne.n	8004822 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e4:	4b2a      	ldr	r3, [pc, #168]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80048ec:	1d3b      	adds	r3, r7, #4
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80048f2:	1d3b      	adds	r3, r7, #4
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	430b      	orrs	r3, r1
 80048fa:	4925      	ldr	r1, [pc, #148]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	604b      	str	r3, [r1, #4]
 8004900:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004904:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	fa93 f2a3 	rbit	r2, r3
 8004914:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004918:	601a      	str	r2, [r3, #0]
  return result;
 800491a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800491e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004920:	fab3 f383 	clz	r3, r3
 8004924:	b2db      	uxtb	r3, r3
 8004926:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800492a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	461a      	mov	r2, r3
 8004932:	2301      	movs	r3, #1
 8004934:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004936:	f7fe f9ff 	bl	8002d38 <HAL_GetTick>
 800493a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800493e:	e009      	b.n	8004954 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004940:	f7fe f9fa 	bl	8002d38 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e0fc      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 8004954:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004958:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800495c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	fa93 f2a3 	rbit	r2, r3
 8004968:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800496c:	601a      	str	r2, [r3, #0]
  return result;
 800496e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004972:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004974:	fab3 f383 	clz	r3, r3
 8004978:	b2db      	uxtb	r3, r3
 800497a:	095b      	lsrs	r3, r3, #5
 800497c:	b2db      	uxtb	r3, r3
 800497e:	f043 0301 	orr.w	r3, r3, #1
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b01      	cmp	r3, #1
 8004986:	d105      	bne.n	8004994 <HAL_RCC_OscConfig+0xc48>
 8004988:	4b01      	ldr	r3, [pc, #4]	; (8004990 <HAL_RCC_OscConfig+0xc44>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	e01e      	b.n	80049cc <HAL_RCC_OscConfig+0xc80>
 800498e:	bf00      	nop
 8004990:	40021000 	.word	0x40021000
 8004994:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004998:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800499c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	fa93 f2a3 	rbit	r2, r3
 80049a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80049b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	fa93 f2a3 	rbit	r2, r3
 80049c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	4b63      	ldr	r3, [pc, #396]	; (8004b58 <HAL_RCC_OscConfig+0xe0c>)
 80049ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049cc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80049d4:	6011      	str	r1, [r2, #0]
 80049d6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049da:	6812      	ldr	r2, [r2, #0]
 80049dc:	fa92 f1a2 	rbit	r1, r2
 80049e0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80049e4:	6011      	str	r1, [r2, #0]
  return result;
 80049e6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80049ea:	6812      	ldr	r2, [r2, #0]
 80049ec:	fab2 f282 	clz	r2, r2
 80049f0:	b2d2      	uxtb	r2, r2
 80049f2:	f042 0220 	orr.w	r2, r2, #32
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	f002 021f 	and.w	r2, r2, #31
 80049fc:	2101      	movs	r1, #1
 80049fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004a02:	4013      	ands	r3, r2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d09b      	beq.n	8004940 <HAL_RCC_OscConfig+0xbf4>
 8004a08:	e0a0      	b.n	8004b4c <HAL_RCC_OscConfig+0xe00>
 8004a0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a0e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	fa93 f2a3 	rbit	r2, r3
 8004a1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a22:	601a      	str	r2, [r3, #0]
  return result;
 8004a24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a28:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a2a:	fab3 f383 	clz	r3, r3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a34:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a40:	f7fe f97a 	bl	8002d38 <HAL_GetTick>
 8004a44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a48:	e009      	b.n	8004a5e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a4a:	f7fe f975 	bl	8002d38 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e077      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
 8004a5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	fa93 f2a3 	rbit	r2, r3
 8004a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a76:	601a      	str	r2, [r3, #0]
  return result;
 8004a78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a7c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a7e:	fab3 f383 	clz	r3, r3
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	095b      	lsrs	r3, r3, #5
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	f043 0301 	orr.w	r3, r3, #1
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d102      	bne.n	8004a98 <HAL_RCC_OscConfig+0xd4c>
 8004a92:	4b31      	ldr	r3, [pc, #196]	; (8004b58 <HAL_RCC_OscConfig+0xe0c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	e01b      	b.n	8004ad0 <HAL_RCC_OscConfig+0xd84>
 8004a98:	f107 0320 	add.w	r3, r7, #32
 8004a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa2:	f107 0320 	add.w	r3, r7, #32
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	fa93 f2a3 	rbit	r2, r3
 8004aac:	f107 031c 	add.w	r3, r7, #28
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	f107 0318 	add.w	r3, r7, #24
 8004ab6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004aba:	601a      	str	r2, [r3, #0]
 8004abc:	f107 0318 	add.w	r3, r7, #24
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	fa93 f2a3 	rbit	r2, r3
 8004ac6:	f107 0314 	add.w	r3, r7, #20
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	4b22      	ldr	r3, [pc, #136]	; (8004b58 <HAL_RCC_OscConfig+0xe0c>)
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	f107 0210 	add.w	r2, r7, #16
 8004ad4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004ad8:	6011      	str	r1, [r2, #0]
 8004ada:	f107 0210 	add.w	r2, r7, #16
 8004ade:	6812      	ldr	r2, [r2, #0]
 8004ae0:	fa92 f1a2 	rbit	r1, r2
 8004ae4:	f107 020c 	add.w	r2, r7, #12
 8004ae8:	6011      	str	r1, [r2, #0]
  return result;
 8004aea:	f107 020c 	add.w	r2, r7, #12
 8004aee:	6812      	ldr	r2, [r2, #0]
 8004af0:	fab2 f282 	clz	r2, r2
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	f042 0220 	orr.w	r2, r2, #32
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	f002 021f 	and.w	r2, r2, #31
 8004b00:	2101      	movs	r1, #1
 8004b02:	fa01 f202 	lsl.w	r2, r1, r2
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d19e      	bne.n	8004a4a <HAL_RCC_OscConfig+0xcfe>
 8004b0c:	e01e      	b.n	8004b4c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b0e:	1d3b      	adds	r3, r7, #4
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e018      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b1c:	4b0e      	ldr	r3, [pc, #56]	; (8004b58 <HAL_RCC_OscConfig+0xe0c>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004b24:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004b28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004b2c:	1d3b      	adds	r3, r7, #4
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d108      	bne.n	8004b48 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004b36:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004b3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004b3e:	1d3b      	adds	r3, r7, #4
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d001      	beq.n	8004b4c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40021000 	.word	0x40021000

08004b5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b09e      	sub	sp, #120	; 0x78
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d101      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e162      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b74:	4b90      	ldr	r3, [pc, #576]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0307 	and.w	r3, r3, #7
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d910      	bls.n	8004ba4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b82:	4b8d      	ldr	r3, [pc, #564]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f023 0207 	bic.w	r2, r3, #7
 8004b8a:	498b      	ldr	r1, [pc, #556]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b92:	4b89      	ldr	r3, [pc, #548]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e14a      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d008      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb0:	4b82      	ldr	r3, [pc, #520]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	497f      	ldr	r1, [pc, #508]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 80dc 	beq.w	8004d88 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d13c      	bne.n	8004c52 <HAL_RCC_ClockConfig+0xf6>
 8004bd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bdc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004be0:	fa93 f3a3 	rbit	r3, r3
 8004be4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be8:	fab3 f383 	clz	r3, r3
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d102      	bne.n	8004c02 <HAL_RCC_ClockConfig+0xa6>
 8004bfc:	4b6f      	ldr	r3, [pc, #444]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	e00f      	b.n	8004c22 <HAL_RCC_ClockConfig+0xc6>
 8004c02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	667b      	str	r3, [r7, #100]	; 0x64
 8004c10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c14:	663b      	str	r3, [r7, #96]	; 0x60
 8004c16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c18:	fa93 f3a3 	rbit	r3, r3
 8004c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c1e:	4b67      	ldr	r3, [pc, #412]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c26:	65ba      	str	r2, [r7, #88]	; 0x58
 8004c28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c2a:	fa92 f2a2 	rbit	r2, r2
 8004c2e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004c30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c32:	fab2 f282 	clz	r2, r2
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	f042 0220 	orr.w	r2, r2, #32
 8004c3c:	b2d2      	uxtb	r2, r2
 8004c3e:	f002 021f 	and.w	r2, r2, #31
 8004c42:	2101      	movs	r1, #1
 8004c44:	fa01 f202 	lsl.w	r2, r1, r2
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d17b      	bne.n	8004d46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e0f3      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d13c      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x178>
 8004c5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c62:	fa93 f3a3 	rbit	r3, r3
 8004c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c6a:	fab3 f383 	clz	r3, r3
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	095b      	lsrs	r3, r3, #5
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	f043 0301 	orr.w	r3, r3, #1
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d102      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x128>
 8004c7e:	4b4f      	ldr	r3, [pc, #316]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	e00f      	b.n	8004ca4 <HAL_RCC_ClockConfig+0x148>
 8004c84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	647b      	str	r3, [r7, #68]	; 0x44
 8004c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c96:	643b      	str	r3, [r7, #64]	; 0x40
 8004c98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c9a:	fa93 f3a3 	rbit	r3, r3
 8004c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ca0:	4b46      	ldr	r3, [pc, #280]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ca8:	63ba      	str	r2, [r7, #56]	; 0x38
 8004caa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cac:	fa92 f2a2 	rbit	r2, r2
 8004cb0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004cb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cb4:	fab2 f282 	clz	r2, r2
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	f042 0220 	orr.w	r2, r2, #32
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	f002 021f 	and.w	r2, r2, #31
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d13a      	bne.n	8004d46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0b2      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cda:	fa93 f3a3 	rbit	r3, r3
 8004cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce2:	fab3 f383 	clz	r3, r3
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	095b      	lsrs	r3, r3, #5
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d102      	bne.n	8004cfc <HAL_RCC_ClockConfig+0x1a0>
 8004cf6:	4b31      	ldr	r3, [pc, #196]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	e00d      	b.n	8004d18 <HAL_RCC_ClockConfig+0x1bc>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	fa93 f3a3 	rbit	r3, r3
 8004d06:	627b      	str	r3, [r7, #36]	; 0x24
 8004d08:	2302      	movs	r3, #2
 8004d0a:	623b      	str	r3, [r7, #32]
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	fa93 f3a3 	rbit	r3, r3
 8004d12:	61fb      	str	r3, [r7, #28]
 8004d14:	4b29      	ldr	r3, [pc, #164]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d18:	2202      	movs	r2, #2
 8004d1a:	61ba      	str	r2, [r7, #24]
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	fa92 f2a2 	rbit	r2, r2
 8004d22:	617a      	str	r2, [r7, #20]
  return result;
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	fab2 f282 	clz	r2, r2
 8004d2a:	b2d2      	uxtb	r2, r2
 8004d2c:	f042 0220 	orr.w	r2, r2, #32
 8004d30:	b2d2      	uxtb	r2, r2
 8004d32:	f002 021f 	and.w	r2, r2, #31
 8004d36:	2101      	movs	r1, #1
 8004d38:	fa01 f202 	lsl.w	r2, r1, r2
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e079      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d46:	4b1d      	ldr	r3, [pc, #116]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f023 0203 	bic.w	r2, r3, #3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	491a      	ldr	r1, [pc, #104]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d58:	f7fd ffee 	bl	8002d38 <HAL_GetTick>
 8004d5c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d5e:	e00a      	b.n	8004d76 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d60:	f7fd ffea 	bl	8002d38 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e061      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d76:	4b11      	ldr	r3, [pc, #68]	; (8004dbc <HAL_RCC_ClockConfig+0x260>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f003 020c 	and.w	r2, r3, #12
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d1eb      	bne.n	8004d60 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d88:	4b0b      	ldr	r3, [pc, #44]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d214      	bcs.n	8004dc0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d96:	4b08      	ldr	r3, [pc, #32]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f023 0207 	bic.w	r2, r3, #7
 8004d9e:	4906      	ldr	r1, [pc, #24]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da6:	4b04      	ldr	r3, [pc, #16]	; (8004db8 <HAL_RCC_ClockConfig+0x25c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d005      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e040      	b.n	8004e3a <HAL_RCC_ClockConfig+0x2de>
 8004db8:	40022000 	.word	0x40022000
 8004dbc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d008      	beq.n	8004dde <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dcc:	4b1d      	ldr	r3, [pc, #116]	; (8004e44 <HAL_RCC_ClockConfig+0x2e8>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	491a      	ldr	r1, [pc, #104]	; (8004e44 <HAL_RCC_ClockConfig+0x2e8>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0308 	and.w	r3, r3, #8
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d009      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dea:	4b16      	ldr	r3, [pc, #88]	; (8004e44 <HAL_RCC_ClockConfig+0x2e8>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	4912      	ldr	r1, [pc, #72]	; (8004e44 <HAL_RCC_ClockConfig+0x2e8>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004dfe:	f000 f829 	bl	8004e54 <HAL_RCC_GetSysClockFreq>
 8004e02:	4601      	mov	r1, r0
 8004e04:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <HAL_RCC_ClockConfig+0x2e8>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e0c:	22f0      	movs	r2, #240	; 0xf0
 8004e0e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	fa92 f2a2 	rbit	r2, r2
 8004e16:	60fa      	str	r2, [r7, #12]
  return result;
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	fab2 f282 	clz	r2, r2
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	40d3      	lsrs	r3, r2
 8004e22:	4a09      	ldr	r2, [pc, #36]	; (8004e48 <HAL_RCC_ClockConfig+0x2ec>)
 8004e24:	5cd3      	ldrb	r3, [r2, r3]
 8004e26:	fa21 f303 	lsr.w	r3, r1, r3
 8004e2a:	4a08      	ldr	r2, [pc, #32]	; (8004e4c <HAL_RCC_ClockConfig+0x2f0>)
 8004e2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004e2e:	4b08      	ldr	r3, [pc, #32]	; (8004e50 <HAL_RCC_ClockConfig+0x2f4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fd ff3c 	bl	8002cb0 <HAL_InitTick>
  
  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3778      	adds	r7, #120	; 0x78
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40021000 	.word	0x40021000
 8004e48:	0800b7e4 	.word	0x0800b7e4
 8004e4c:	200000b0 	.word	0x200000b0
 8004e50:	200000b4 	.word	0x200000b4

08004e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b08b      	sub	sp, #44	; 0x2c
 8004e58:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	2300      	movs	r3, #0
 8004e64:	627b      	str	r3, [r7, #36]	; 0x24
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004e6e:	4b29      	ldr	r3, [pc, #164]	; (8004f14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	f003 030c 	and.w	r3, r3, #12
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d002      	beq.n	8004e84 <HAL_RCC_GetSysClockFreq+0x30>
 8004e7e:	2b08      	cmp	r3, #8
 8004e80:	d003      	beq.n	8004e8a <HAL_RCC_GetSysClockFreq+0x36>
 8004e82:	e03c      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e84:	4b24      	ldr	r3, [pc, #144]	; (8004f18 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004e86:	623b      	str	r3, [r7, #32]
      break;
 8004e88:	e03c      	b.n	8004f04 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004e90:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004e94:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	fa92 f2a2 	rbit	r2, r2
 8004e9c:	607a      	str	r2, [r7, #4]
  return result;
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	fab2 f282 	clz	r2, r2
 8004ea4:	b2d2      	uxtb	r2, r2
 8004ea6:	40d3      	lsrs	r3, r2
 8004ea8:	4a1c      	ldr	r2, [pc, #112]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004eaa:	5cd3      	ldrb	r3, [r2, r3]
 8004eac:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004eae:	4b19      	ldr	r3, [pc, #100]	; (8004f14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	220f      	movs	r2, #15
 8004eb8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	fa92 f2a2 	rbit	r2, r2
 8004ec0:	60fa      	str	r2, [r7, #12]
  return result;
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	fab2 f282 	clz	r2, r2
 8004ec8:	b2d2      	uxtb	r2, r2
 8004eca:	40d3      	lsrs	r3, r2
 8004ecc:	4a14      	ldr	r2, [pc, #80]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004ece:	5cd3      	ldrb	r3, [r2, r3]
 8004ed0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d008      	beq.n	8004eee <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004edc:	4a0e      	ldr	r2, [pc, #56]	; (8004f18 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	fb02 f303 	mul.w	r3, r2, r3
 8004eea:	627b      	str	r3, [r7, #36]	; 0x24
 8004eec:	e004      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	4a0c      	ldr	r2, [pc, #48]	; (8004f24 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004ef2:	fb02 f303 	mul.w	r3, r2, r3
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efa:	623b      	str	r3, [r7, #32]
      break;
 8004efc:	e002      	b.n	8004f04 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004efe:	4b0a      	ldr	r3, [pc, #40]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004f00:	623b      	str	r3, [r7, #32]
      break;
 8004f02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f04:	6a3b      	ldr	r3, [r7, #32]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	372c      	adds	r7, #44	; 0x2c
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40021000 	.word	0x40021000
 8004f18:	00f42400 	.word	0x00f42400
 8004f1c:	0800b7f4 	.word	0x0800b7f4
 8004f20:	0800b804 	.word	0x0800b804
 8004f24:	003d0900 	.word	0x003d0900
 8004f28:	007a1200 	.word	0x007a1200

08004f2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b092      	sub	sp, #72	; 0x48
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f000 80d4 	beq.w	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f50:	4b4e      	ldr	r3, [pc, #312]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10e      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5c:	4b4b      	ldr	r3, [pc, #300]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	4a4a      	ldr	r2, [pc, #296]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f66:	61d3      	str	r3, [r2, #28]
 8004f68:	4b48      	ldr	r3, [pc, #288]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f70:	60bb      	str	r3, [r7, #8]
 8004f72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f74:	2301      	movs	r3, #1
 8004f76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7a:	4b45      	ldr	r3, [pc, #276]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d118      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f86:	4b42      	ldr	r3, [pc, #264]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a41      	ldr	r2, [pc, #260]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f92:	f7fd fed1 	bl	8002d38 <HAL_GetTick>
 8004f96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f98:	e008      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9a:	f7fd fecd 	bl	8002d38 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b64      	cmp	r3, #100	; 0x64
 8004fa6:	d901      	bls.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e12d      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fac:	4b38      	ldr	r3, [pc, #224]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fb8:	4b34      	ldr	r3, [pc, #208]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 8084 	beq.w	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d07c      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fd8:	4b2c      	ldr	r3, [pc, #176]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fe2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004fe6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fea:	fa93 f3a3 	rbit	r3, r3
 8004fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4b26      	ldr	r3, [pc, #152]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	461a      	mov	r2, r3
 8005002:	2301      	movs	r3, #1
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800500a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500e:	fa93 f3a3 	rbit	r3, r3
 8005012:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	461a      	mov	r2, r3
 8005026:	2300      	movs	r3, #0
 8005028:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800502a:	4a18      	ldr	r2, [pc, #96]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800502c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800502e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d04b      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800503a:	f7fd fe7d 	bl	8002d38 <HAL_GetTick>
 800503e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005040:	e00a      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005042:	f7fd fe79 	bl	8002d38 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005050:	4293      	cmp	r3, r2
 8005052:	d901      	bls.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e0d7      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005058:	2302      	movs	r3, #2
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505e:	fa93 f3a3 	rbit	r3, r3
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
 8005064:	2302      	movs	r3, #2
 8005066:	623b      	str	r3, [r7, #32]
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	fa93 f3a3 	rbit	r3, r3
 800506e:	61fb      	str	r3, [r7, #28]
  return result;
 8005070:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005072:	fab3 f383 	clz	r3, r3
 8005076:	b2db      	uxtb	r3, r3
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	b2db      	uxtb	r3, r3
 800507c:	f043 0302 	orr.w	r3, r3, #2
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d108      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005086:	4b01      	ldr	r3, [pc, #4]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	e00d      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800508c:	40021000 	.word	0x40021000
 8005090:	40007000 	.word	0x40007000
 8005094:	10908100 	.word	0x10908100
 8005098:	2302      	movs	r3, #2
 800509a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	fa93 f3a3 	rbit	r3, r3
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	4b5a      	ldr	r3, [pc, #360]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	2202      	movs	r2, #2
 80050aa:	613a      	str	r2, [r7, #16]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	fa92 f2a2 	rbit	r2, r2
 80050b2:	60fa      	str	r2, [r7, #12]
  return result;
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	fab2 f282 	clz	r2, r2
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	f002 021f 	and.w	r2, r2, #31
 80050c6:	2101      	movs	r1, #1
 80050c8:	fa01 f202 	lsl.w	r2, r1, r2
 80050cc:	4013      	ands	r3, r2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0b7      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050d2:	4b4f      	ldr	r3, [pc, #316]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	494c      	ldr	r1, [pc, #304]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050e4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d105      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ec:	4b48      	ldr	r3, [pc, #288]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050ee:	69db      	ldr	r3, [r3, #28]
 80050f0:	4a47      	ldr	r2, [pc, #284]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005104:	4b42      	ldr	r3, [pc, #264]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	f023 0203 	bic.w	r2, r3, #3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	493f      	ldr	r1, [pc, #252]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005112:	4313      	orrs	r3, r2
 8005114:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d008      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005122:	4b3b      	ldr	r3, [pc, #236]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005126:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4938      	ldr	r1, [pc, #224]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005130:	4313      	orrs	r3, r2
 8005132:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005140:	4b33      	ldr	r3, [pc, #204]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005144:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	4930      	ldr	r1, [pc, #192]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0320 	and.w	r3, r3, #32
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800515e:	4b2c      	ldr	r3, [pc, #176]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005162:	f023 0210 	bic.w	r2, r3, #16
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	4929      	ldr	r1, [pc, #164]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800516c:	4313      	orrs	r3, r2
 800516e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d008      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800517c:	4b24      	ldr	r3, [pc, #144]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005188:	4921      	ldr	r1, [pc, #132]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800518a:	4313      	orrs	r3, r2
 800518c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d008      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800519a:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	f023 0220 	bic.w	r2, r3, #32
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	491a      	ldr	r1, [pc, #104]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80051b8:	4b15      	ldr	r3, [pc, #84]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	4912      	ldr	r1, [pc, #72]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	604b      	str	r3, [r1, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d008      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 80051d6:	4b0e      	ldr	r3, [pc, #56]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	490b      	ldr	r1, [pc, #44]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d008      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051f4:	4b06      	ldr	r3, [pc, #24]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80051f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005200:	4903      	ldr	r1, [pc, #12]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005202:	4313      	orrs	r3, r2
 8005204:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3748      	adds	r7, #72	; 0x48
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40021000 	.word	0x40021000

08005214 <HAL_SDADC_Init>:
  *         the common reference voltage.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_SDADC_Init(SDADC_HandleTypeDef* hsdadc)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Check SDADC handle */
  if(hsdadc == NULL)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d101      	bne.n	8005226 <HAL_SDADC_Init+0x12>
  {
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e073      	b.n	800530e <HAL_SDADC_Init+0xfa>
  assert_param(IS_SDADC_FAST_CONV_MODE(hsdadc->Init.FastConversionMode));
  assert_param(IS_SDADC_SLOW_CLOCK_MODE(hsdadc->Init.SlowClockMode));
  assert_param(IS_SDADC_VREF(hsdadc->Init.ReferenceVoltage));
  
  /* Initialize SDADC variables with default values */
  hsdadc->RegularContMode     = SDADC_CONTINUOUS_CONV_OFF;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	619a      	str	r2, [r3, #24]
  hsdadc->InjectedContMode    = SDADC_CONTINUOUS_CONV_OFF;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	61da      	str	r2, [r3, #28]
  hsdadc->InjectedChannelsNbr = 1U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	621a      	str	r2, [r3, #32]
  hsdadc->InjConvRemaining    = 1U;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	625a      	str	r2, [r3, #36]	; 0x24
  hsdadc->RegularTrigger      = SDADC_SOFTWARE_TRIGGER;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	629a      	str	r2, [r3, #40]	; 0x28
  hsdadc->InjectedTrigger     = SDADC_SOFTWARE_TRIGGER;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	62da      	str	r2, [r3, #44]	; 0x2c
  hsdadc->ExtTriggerEdge      = SDADC_EXT_TRIG_RISING_EDGE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005250:	631a      	str	r2, [r3, #48]	; 0x30
  hsdadc->RegularMultimode    = SDADC_MULTIMODE_SDADC1_SDADC2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	635a      	str	r2, [r3, #52]	; 0x34
  hsdadc->InjectedMultimode   = SDADC_MULTIMODE_SDADC1_SDADC2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	639a      	str	r2, [r3, #56]	; 0x38
  hsdadc->ErrorCode           = SDADC_ERROR_NONE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Init the low level hardware */
  hsdadc->MspInitCallback(hsdadc);
#else
  /* Init the low level hardware */
  HAL_SDADC_MspInit(hsdadc);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7fd fb27 	bl	80028b8 <HAL_SDADC_MspInit>
#endif /* USE_HAL_SDADC_REGISTER_CALLBACKS */
  
  /* Set idle low power and slow clock modes */
  hsdadc->Instance->CR1 &= ~(SDADC_CR1_SBI|SDADC_CR1_PDI|SDADC_CR1_SLOWCK);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8005278:	601a      	str	r2, [r3, #0]
  hsdadc->Instance->CR1 |= (hsdadc->Init.IdleLowPowerMode | \
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6819      	ldr	r1, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685a      	ldr	r2, [r3, #4]
                            hsdadc->Init.SlowClockMode);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
  hsdadc->Instance->CR1 |= (hsdadc->Init.IdleLowPowerMode | \
 8005288:	431a      	orrs	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	601a      	str	r2, [r3, #0]

  /* Set fast conversion mode */
  hsdadc->Instance->CR2 &= ~(SDADC_CR2_FAST);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80052a0:	605a      	str	r2, [r3, #4]
  hsdadc->Instance->CR2 |= hsdadc->Init.FastConversionMode;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6859      	ldr	r1, [r3, #4]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	605a      	str	r2, [r3, #4]

  /* Set reference voltage common to all SDADC instances */
  /* Update this parameter only if needed to avoid unnecessary settling time */
  if((SDADC1->CR1 & SDADC_CR1_REFV) != hsdadc->Init.ReferenceVoltage)
 80052b4:	4b18      	ldr	r3, [pc, #96]	; (8005318 <HAL_SDADC_Init+0x104>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d00f      	beq.n	80052e4 <HAL_SDADC_Init+0xd0>
  {
    /* Voltage reference bits are common to all SADC instances but are        */
    /* present in SDADC1 register.                                            */
    SDADC1->CR1 &= ~(SDADC_CR1_REFV);
 80052c4:	4b14      	ldr	r3, [pc, #80]	; (8005318 <HAL_SDADC_Init+0x104>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a13      	ldr	r2, [pc, #76]	; (8005318 <HAL_SDADC_Init+0x104>)
 80052ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ce:	6013      	str	r3, [r2, #0]
    SDADC1->CR1 |= hsdadc->Init.ReferenceVoltage;
 80052d0:	4b11      	ldr	r3, [pc, #68]	; (8005318 <HAL_SDADC_Init+0x104>)
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	490f      	ldr	r1, [pc, #60]	; (8005318 <HAL_SDADC_Init+0x104>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	600b      	str	r3, [r1, #0]
    
    /* Wait at least 2ms before setting ADON */
    HAL_Delay(2U);
 80052de:	2002      	movs	r0, #2
 80052e0:	f7fd fd36 	bl	8002d50 <HAL_Delay>
  }
  
  /* Enable SDADC */
  hsdadc->Instance->CR2 |= SDADC_CR2_ADON;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 0201 	orr.w	r2, r2, #1
 80052f2:	605a      	str	r2, [r3, #4]

  /* Wait end of stabilization */
  while((hsdadc->Instance->ISR & SDADC_ISR_STABIP) != 0UL)
 80052f4:	bf00      	nop
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1f8      	bne.n	80052f6 <HAL_SDADC_Init+0xe2>
  {
  }
  
  /* Set SDADC to ready state */
  hsdadc->State = HAL_SDADC_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return HAL status */
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	40016000 	.word	0x40016000

0800531c <HAL_SDADC_PrepareChannelConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_PrepareChannelConfig(SDADC_HandleTypeDef *hsdadc, 
                                                 uint32_t ConfIndex,
                                                 SDADC_ConfParamTypeDef* ConfParamStruct)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005328:	2300      	movs	r3, #0
 800532a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_GAIN(ConfParamStruct->Gain));
  assert_param(IS_SDADC_COMMON_MODE(ConfParamStruct->CommonMode));
  assert_param(IS_SDADC_OFFSET_VALUE(ConfParamStruct->Offset));

  /* Check SDADC state is ready */
  if(hsdadc->State != HAL_SDADC_STATE_READY)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005332:	2b01      	cmp	r3, #1
 8005334:	d002      	beq.n	800533c <HAL_SDADC_PrepareChannelConfig+0x20>
  {
    status = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	75fb      	strb	r3, [r7, #23]
 800533a:	e025      	b.n	8005388 <HAL_SDADC_PrepareChannelConfig+0x6c>
  }
  else
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f9c2 	bl	80056c6 <SDADC_EnterInitMode>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d006      	beq.n	8005356 <HAL_SDADC_PrepareChannelConfig+0x3a>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	22ff      	movs	r2, #255	; 0xff
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      status = HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	75fb      	strb	r3, [r7, #23]
 8005354:	e018      	b.n	8005388 <HAL_SDADC_PrepareChannelConfig+0x6c>
    }
    else
    {
      /* Program configuration register with parameters */
      tmp = (uint32_t)((uint32_t)(hsdadc->Instance) + \
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
                       SDADC_CONFREG_OFFSET + \
                       (uint32_t)(ConfIndex << 2UL));
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	009b      	lsls	r3, r3, #2
      tmp = (uint32_t)((uint32_t)(hsdadc->Instance) + \
 8005360:	4413      	add	r3, r2
 8005362:	3320      	adds	r3, #32
 8005364:	613b      	str	r3, [r7, #16]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681a      	ldr	r2, [r3, #0]
                                             ConfParamStruct->Gain | \
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 800536e:	431a      	orrs	r2, r3
                                             ConfParamStruct->CommonMode | \
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
                                             ConfParamStruct->Gain | \
 8005374:	ea42 0103 	orr.w	r1, r2, r3
                                             ConfParamStruct->Offset);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68da      	ldr	r2, [r3, #12]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 800537c:	693b      	ldr	r3, [r7, #16]
                                             ConfParamStruct->CommonMode | \
 800537e:	430a      	orrs	r2, r1
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 8005380:	601a      	str	r2, [r3, #0]
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 f9c2 	bl	800570c <SDADC_ExitInitMode>
    }
  }
  /* Return function status */
  return status;
 8005388:	7dfb      	ldrb	r3, [r7, #23]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
	...

08005394 <HAL_SDADC_AssociateChannelConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_AssociateChannelConfig(SDADC_HandleTypeDef *hsdadc,
                                                   uint32_t Channel,
                                                   uint32_t ConfIndex)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_REGULAR_CHANNEL(Channel));
  assert_param(IS_SDADC_CONF_INDEX(ConfIndex));

  /* Check SDADC state is ready */
  if(hsdadc->State != HAL_SDADC_STATE_READY)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d002      	beq.n	80053b4 <HAL_SDADC_AssociateChannelConfig+0x20>
  {
    status = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	75fb      	strb	r3, [r7, #23]
 80053b2:	e037      	b.n	8005424 <HAL_SDADC_AssociateChannelConfig+0x90>
  }
  else
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f986 	bl	80056c6 <SDADC_EnterInitMode>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d006      	beq.n	80053ce <HAL_SDADC_AssociateChannelConfig+0x3a>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	22ff      	movs	r2, #255	; 0xff
 80053c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      status = HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	75fb      	strb	r3, [r7, #23]
 80053cc:	e02a      	b.n	8005424 <HAL_SDADC_AssociateChannelConfig+0x90>
    }
    else
    {
      /* Program channel configuration register according parameters */
      if(Channel != SDADC_CHANNEL_8)
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	4a17      	ldr	r2, [pc, #92]	; (8005430 <HAL_SDADC_AssociateChannelConfig+0x9c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d01f      	beq.n	8005416 <HAL_SDADC_AssociateChannelConfig+0x82>
      {
        /* Get channel number */
        channelnum = (uint32_t)(Channel>>16UL);
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	0c1b      	lsrs	r3, r3, #16
 80053da:	613b      	str	r3, [r7, #16]

        /* Set the channel configuration */
        hsdadc->Instance->CONFCHR1 &= (uint32_t) ~((uint32_t)SDADC_CONFCHR1_CONFCH0 << ((channelnum << 2UL) & 0x1FUL));
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	f003 031f 	and.w	r3, r3, #31
 80053ea:	2203      	movs	r2, #3
 80053ec:	fa02 f303 	lsl.w	r3, r2, r3
 80053f0:	43da      	mvns	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	400a      	ands	r2, r1
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40
        hsdadc->Instance->CONFCHR1 |= (uint32_t) (ConfIndex << ((channelnum << 2UL) & 0x1FUL));
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	409a      	lsls	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	641a      	str	r2, [r3, #64]	; 0x40
 8005414:	e003      	b.n	800541e <HAL_SDADC_AssociateChannelConfig+0x8a>
      }
      else
      {
        hsdadc->Instance->CONFCHR2 = (uint32_t) (ConfIndex);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	645a      	str	r2, [r3, #68]	; 0x44
      }      
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 f974 	bl	800570c <SDADC_ExitInitMode>
    }
  }
  /* Return function status */
  return status;
 8005424:	7dfb      	ldrb	r3, [r7, #23]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	00080100 	.word	0x00080100

08005434 <HAL_SDADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_ConfigChannel(SDADC_HandleTypeDef *hsdadc,
                                          uint32_t Channel,
                                          uint32_t ContinuousMode)
{
 8005434:	b480      	push	{r7}
 8005436:	b087      	sub	sp, #28
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005440:	2300      	movs	r3, #0
 8005442:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_REGULAR_CHANNEL(Channel));
  assert_param(IS_SDADC_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check SDADC state */
  if((hsdadc->State != HAL_SDADC_STATE_RESET) && (hsdadc->State != HAL_SDADC_STATE_ERROR))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800544a:	2b00      	cmp	r3, #0
 800544c:	d02a      	beq.n	80054a4 <HAL_SDADC_ConfigChannel+0x70>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005454:	2bff      	cmp	r3, #255	; 0xff
 8005456:	d025      	beq.n	80054a4 <HAL_SDADC_ConfigChannel+0x70>
  {
    /* Set RCH[3:0] and RCONT bits in SDADC_CR2 */
    hsdadc->Instance->CR2 &= (uint32_t) ~(SDADC_CR2_RCH | SDADC_CR2_RCONT);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 029e 	bic.w	r2, r2, #5177344	; 0x4f0000
 8005466:	605a      	str	r2, [r3, #4]
    if(ContinuousMode == SDADC_CONTINUOUS_CONV_ON)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d10c      	bne.n	8005488 <HAL_SDADC_ConfigChannel+0x54>
    {
      hsdadc->Instance->CR2 |= (uint32_t) ((Channel & SDADC_MSB_MASK) | SDADC_CR2_RCONT);    
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	4b10      	ldr	r3, [pc, #64]	; (80054b8 <HAL_SDADC_ConfigChannel+0x84>)
 8005478:	400b      	ands	r3, r1
 800547a:	431a      	orrs	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005484:	605a      	str	r2, [r3, #4]
 8005486:	e009      	b.n	800549c <HAL_SDADC_ConfigChannel+0x68>
    }
    else
    {
      hsdadc->Instance->CR2 |= (uint32_t) ((Channel & SDADC_MSB_MASK));    
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	0c1b      	lsrs	r3, r3, #16
 8005492:	041b      	lsls	r3, r3, #16
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	6812      	ldr	r2, [r2, #0]
 8005498:	430b      	orrs	r3, r1
 800549a:	6053      	str	r3, [r2, #4]
    }
    /* Store continuous mode information */
    hsdadc->RegularContMode = ContinuousMode;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	619a      	str	r2, [r3, #24]
 80054a2:	e001      	b.n	80054a8 <HAL_SDADC_ConfigChannel+0x74>
  }
  else
  {
    status = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80054a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	ffbf0000 	.word	0xffbf0000

080054bc <HAL_SDADC_CalibrationStart>:
  *         This parameter can be a value of @ref SDADC_CalibrationSequence.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_CalibrationStart(SDADC_HandleTypeDef *hsdadc,
                                             uint32_t CalibrationSequence)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054c6:	2300      	movs	r3, #0
 80054c8:	73fb      	strb	r3, [r7, #15]
  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_CALIB_SEQUENCE(CalibrationSequence));

  /* Check SDADC state */
  if(hsdadc->State == HAL_SDADC_STATE_READY)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d12c      	bne.n	800552e <HAL_SDADC_CalibrationStart+0x72>
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f8f6 	bl	80056c6 <SDADC_EnterInitMode>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d006      	beq.n	80054ee <HAL_SDADC_CalibrationStart+0x32>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	22ff      	movs	r2, #255	; 0xff
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      status = HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	73fb      	strb	r3, [r7, #15]
 80054ec:	e021      	b.n	8005532 <HAL_SDADC_CalibrationStart+0x76>
    }
    else
    {
      /* Set CALIBCNT[1:0] bits in SDADC_CR2 register */
      hsdadc->Instance->CR2 &= ~(SDADC_CR2_CALIBCNT);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f022 0206 	bic.w	r2, r2, #6
 80054fc:	605a      	str	r2, [r3, #4]
      hsdadc->Instance->CR2 |= CalibrationSequence;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	6859      	ldr	r1, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	605a      	str	r2, [r3, #4]

      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f8fc 	bl	800570c <SDADC_ExitInitMode>

      /* Set STARTCALIB in SDADC_CR2 */
      hsdadc->Instance->CR2 |= SDADC_CR2_STARTCALIB;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0210 	orr.w	r2, r2, #16
 8005522:	605a      	str	r2, [r3, #4]

      /* Set SDADC in calibration state */
      hsdadc->State = HAL_SDADC_STATE_CALIB;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800552c:	e001      	b.n	8005532 <HAL_SDADC_CalibrationStart+0x76>
    }
  }
  else
  {
    status = HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 8005532:	7bfb      	ldrb	r3, [r7, #15]
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HAL_SDADC_PollForCalibEvent>:
  * @param  hsdadc SDADC handle.
  * @param  Timeout Timeout value in milliseconds.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_PollForCalibEvent(SDADC_HandleTypeDef* hsdadc, uint32_t Timeout)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if(hsdadc->State != HAL_SDADC_STATE_CALIB)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800554c:	2b02      	cmp	r3, #2
 800554e:	d001      	beq.n	8005554 <HAL_SDADC_PollForCalibEvent+0x18>
  {
    /* Return error status */
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e028      	b.n	80055a6 <HAL_SDADC_PollForCalibEvent+0x6a>
  }
  else
  {
    /* Get timeout */
    tickstart = HAL_GetTick();  
 8005554:	f7fd fbf0 	bl	8002d38 <HAL_GetTick>
 8005558:	60f8      	str	r0, [r7, #12]

    /* Wait EOCALF bit in SDADC_ISR register */
    while((hsdadc->Instance->ISR & SDADC_ISR_EOCALF) != SDADC_ISR_EOCALF)
 800555a:	e010      	b.n	800557e <HAL_SDADC_PollForCalibEvent+0x42>
    {
      /* Check the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005562:	d00c      	beq.n	800557e <HAL_SDADC_PollForCalibEvent+0x42>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0UL))
 8005564:	f7fd fbe8 	bl	8002d38 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d302      	bcc.n	800557a <HAL_SDADC_PollForCalibEvent+0x3e>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_SDADC_PollForCalibEvent+0x42>
        {
          /* Return timeout status */
          return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e013      	b.n	80055a6 <HAL_SDADC_PollForCalibEvent+0x6a>
    while((hsdadc->Instance->ISR & SDADC_ISR_EOCALF) != SDADC_ISR_EOCALF)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 0301 	and.w	r3, r3, #1
 8005588:	2b01      	cmp	r3, #1
 800558a:	d1e7      	bne.n	800555c <HAL_SDADC_PollForCalibEvent+0x20>
        }
      }
    }
    /* Set CLREOCALF bit in SDADC_CLRISR register */
    hsdadc->Instance->CLRISR |= SDADC_ISR_CLREOCALF;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f042 0201 	orr.w	r2, r2, #1
 800559a:	60da      	str	r2, [r3, #12]

    /* Set SDADC in ready state */
    hsdadc->State = HAL_SDADC_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_OK;
 80055a4:	2300      	movs	r3, #0
  }
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <HAL_SDADC_Start>:
  *         or if injected conversion is ongoing.
  * @param  hsdadc SDADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_Start(SDADC_HandleTypeDef *hsdadc)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b084      	sub	sp, #16
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d004      	beq.n	80055ca <HAL_SDADC_Start+0x1c>
     (hsdadc->State == HAL_SDADC_STATE_INJ))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
  if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d105      	bne.n	80055d6 <HAL_SDADC_Start+0x28>
  {
    /* Start regular conversion */
    status = SDADC_RegConvStart(hsdadc);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f8b0 	bl	8005730 <SDADC_RegConvStart>
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e001      	b.n	80055da <HAL_SDADC_Start+0x2c>
  }
  else
  {
    status = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 80055da:	7bfb      	ldrb	r3, [r7, #15]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <HAL_SDADC_PollForConversion>:
  * @param  hsdadc SDADC handle.
  * @param  Timeout Timeout value in milliseconds.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_PollForConversion(SDADC_HandleTypeDef* hsdadc, uint32_t Timeout)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if((hsdadc->State != HAL_SDADC_STATE_REG) && \
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d006      	beq.n	8005606 <HAL_SDADC_PollForConversion+0x22>
     (hsdadc->State != HAL_SDADC_STATE_REG_INJ))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
  if((hsdadc->State != HAL_SDADC_STATE_REG) && \
 80055fe:	2b05      	cmp	r3, #5
 8005600:	d001      	beq.n	8005606 <HAL_SDADC_PollForConversion+0x22>
  {
    /* Return error status */
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e044      	b.n	8005690 <HAL_SDADC_PollForConversion+0xac>
  }
  else
  {
    /* Get timeout */
    tickstart = HAL_GetTick();  
 8005606:	f7fd fb97 	bl	8002d38 <HAL_GetTick>
 800560a:	60f8      	str	r0, [r7, #12]

    /* Wait REOCF bit in SDADC_ISR register */
    while((hsdadc->Instance->ISR & SDADC_ISR_REOCF) != SDADC_ISR_REOCF)
 800560c:	e010      	b.n	8005630 <HAL_SDADC_PollForConversion+0x4c>
    {
      /* Check the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005614:	d00c      	beq.n	8005630 <HAL_SDADC_PollForConversion+0x4c>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0UL))
 8005616:	f7fd fb8f 	bl	8002d38 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d302      	bcc.n	800562c <HAL_SDADC_PollForConversion+0x48>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <HAL_SDADC_PollForConversion+0x4c>
        {
          /* Return timeout status */
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e02f      	b.n	8005690 <HAL_SDADC_PollForConversion+0xac>
    while((hsdadc->Instance->ISR & SDADC_ISR_REOCF) != SDADC_ISR_REOCF)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b08      	cmp	r3, #8
 800563c:	d1e7      	bne.n	800560e <HAL_SDADC_PollForConversion+0x2a>
        }
      }
    }
    /* Check if overrun occurs */
    if((hsdadc->Instance->ISR & SDADC_ISR_ROVRF) == SDADC_ISR_ROVRF)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f003 0310 	and.w	r3, r3, #16
 8005648:	2b10      	cmp	r3, #16
 800564a:	d10d      	bne.n	8005668 <HAL_SDADC_PollForConversion+0x84>
    {
      /* Update error code and call error callback */
      hsdadc->ErrorCode = SDADC_ERROR_REGULAR_OVERRUN;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_SDADC_REGISTER_CALLBACKS == 1)
      hsdadc->ErrorCallback(hsdadc);
#else
      HAL_SDADC_ErrorCallback(hsdadc);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f82d 	bl	80056b2 <HAL_SDADC_ErrorCallback>
#endif /* USE_HAL_SDADC_REGISTER_CALLBACKS */

      /* Set CLRROVRF bit in SDADC_CLRISR register */
      hsdadc->Instance->CLRISR |= SDADC_ISR_CLRROVRF;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0210 	orr.w	r2, r2, #16
 8005666:	60da      	str	r2, [r3, #12]
    }
    /* Update SDADC state only if not continuous conversion and SW trigger */
    if((hsdadc->RegularContMode == SDADC_CONTINUOUS_CONV_OFF) && \
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10e      	bne.n	800568e <HAL_SDADC_PollForConversion+0xaa>
       (hsdadc->RegularTrigger == SDADC_SOFTWARE_TRIGGER))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    if((hsdadc->RegularContMode == SDADC_CONTINUOUS_CONV_OFF) && \
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10a      	bne.n	800568e <HAL_SDADC_PollForConversion+0xaa>
    {
      hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_REG) ? \
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
                      HAL_SDADC_STATE_READY : HAL_SDADC_STATE_INJ;
 800567e:	2b03      	cmp	r3, #3
 8005680:	d101      	bne.n	8005686 <HAL_SDADC_PollForConversion+0xa2>
 8005682:	2201      	movs	r2, #1
 8005684:	e000      	b.n	8005688 <HAL_SDADC_PollForConversion+0xa4>
 8005686:	2204      	movs	r2, #4
      hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_REG) ? \
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Return function status */
    return HAL_OK;
 800568e:	2300      	movs	r3, #0
  }
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <HAL_SDADC_GetValue>:
  * @brief  This function allows to get regular conversion value.
  * @param  hsdadc SDADC handle.
  * @retval Regular conversion value
  */
uint32_t HAL_SDADC_GetValue(SDADC_HandleTypeDef *hsdadc)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Return regular conversion value */
  return hsdadc->Instance->RDATAR;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <HAL_SDADC_ErrorCallback>:
  * @brief  Error callback. 
  * @param  hsdadc SDADC handle.
  * @retval None
  */
__weak void HAL_SDADC_ErrorCallback(SDADC_HandleTypeDef* hsdadc)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b083      	sub	sp, #12
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  UNUSED(hsdadc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDADC_ErrorCallback could be implemented in the user file.
   */
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <SDADC_EnterInitMode>:
  * @brief  This function allows to enter in init mode for SDADC instance.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
static HAL_StatusTypeDef SDADC_EnterInitMode(SDADC_HandleTypeDef* hsdadc)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b084      	sub	sp, #16
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  
  /* Set INIT bit on SDADC_CR1 register */
  hsdadc->Instance->CR1 |= SDADC_CR1_INIT;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056dc:	601a      	str	r2, [r3, #0]

  /* Wait INITRDY bit on SDADC_ISR */
  tickstart = HAL_GetTick();
 80056de:	f7fd fb2b 	bl	8002d38 <HAL_GetTick>
 80056e2:	60f8      	str	r0, [r7, #12]
  while((hsdadc->Instance->ISR & SDADC_ISR_INITRDY) == (uint32_t)RESET)
 80056e4:	e008      	b.n	80056f8 <SDADC_EnterInitMode+0x32>
  {
    if((HAL_GetTick()-tickstart) > SDADC_TIMEOUT)
 80056e6:	f7fd fb27 	bl	8002d38 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	2bc8      	cmp	r3, #200	; 0xc8
 80056f2:	d901      	bls.n	80056f8 <SDADC_EnterInitMode+0x32>
    {       
      return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e005      	b.n	8005704 <SDADC_EnterInitMode+0x3e>
  while((hsdadc->Instance->ISR & SDADC_ISR_INITRDY) == (uint32_t)RESET)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	daf1      	bge.n	80056e6 <SDADC_EnterInitMode+0x20>
    } 
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <SDADC_ExitInitMode>:
  * @brief  This function allows to exit from init mode for SDADC instance.
  * @param  hsdadc SDADC handle.
  * @retval None.
  */
static void SDADC_ExitInitMode(SDADC_HandleTypeDef* hsdadc)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  /* Reset INIT bit in SDADC_CR1 register */
  hsdadc->Instance->CR1 &= ~(SDADC_CR1_INIT);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005722:	601a      	str	r2, [r3, #0]
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <SDADC_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
static HAL_StatusTypeDef SDADC_RegConvStart(SDADC_HandleTypeDef* hsdadc)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	73fb      	strb	r3, [r7, #15]

  /* Check regular trigger */
  if(hsdadc->RegularTrigger == SDADC_SOFTWARE_TRIGGER)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d108      	bne.n	8005756 <SDADC_RegConvStart+0x26>
  {
    /* Set RSWSTART bit in SDADC_CR2 register */
    hsdadc->Instance->CR2 |= SDADC_CR2_RSWSTART;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005752:	605a      	str	r2, [r3, #4]
 8005754:	e017      	b.n	8005786 <SDADC_RegConvStart+0x56>
  }
  else /* synchronuous trigger */
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7ff ffb5 	bl	80056c6 <SDADC_EnterInitMode>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d006      	beq.n	8005770 <SDADC_RegConvStart+0x40>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	22ff      	movs	r2, #255	; 0xff
 8005766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      status = HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	73fb      	strb	r3, [r7, #15]
 800576e:	e00a      	b.n	8005786 <SDADC_RegConvStart+0x56>
    }
    else
    {
      /* Set RSYNC bit in SDADC_CR1 register */
      hsdadc->Instance->CR1 |= SDADC_CR1_RSYNC;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800577e:	601a      	str	r2, [r3, #0]

      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff ffc3 	bl	800570c <SDADC_ExitInitMode>
    }
  }
  /* Update SDADC state only if status is OK */
  if(status == HAL_OK)
 8005786:	7bfb      	ldrb	r3, [r7, #15]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10a      	bne.n	80057a2 <SDADC_RegConvStart+0x72>
  {
    hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_READY) ? \
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
                    HAL_SDADC_STATE_REG : HAL_SDADC_STATE_REG_INJ;
 8005792:	2b01      	cmp	r3, #1
 8005794:	d101      	bne.n	800579a <SDADC_RegConvStart+0x6a>
 8005796:	2203      	movs	r2, #3
 8005798:	e000      	b.n	800579c <SDADC_RegConvStart+0x6c>
 800579a:	2205      	movs	r2, #5
    hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_READY) ? \
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  /* Return function status */
  return status;
 80057a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e041      	b.n	8005842 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fd f90c 	bl	80029f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2202      	movs	r2, #2
 80057dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4619      	mov	r1, r3
 80057ea:	4610      	mov	r0, r2
 80057ec:	f000 f952 	bl	8005a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b01      	cmp	r3, #1
 800585e:	d001      	beq.n	8005864 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e041      	b.n	80058e8 <HAL_TIM_Base_Start+0x9c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005874:	d01d      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a1e      	ldr	r2, [pc, #120]	; (80058f4 <HAL_TIM_Base_Start+0xa8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d018      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1c      	ldr	r2, [pc, #112]	; (80058f8 <HAL_TIM_Base_Start+0xac>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d013      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1b      	ldr	r2, [pc, #108]	; (80058fc <HAL_TIM_Base_Start+0xb0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00e      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a19      	ldr	r2, [pc, #100]	; (8005900 <HAL_TIM_Base_Start+0xb4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d009      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a18      	ldr	r2, [pc, #96]	; (8005904 <HAL_TIM_Base_Start+0xb8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d004      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a16      	ldr	r2, [pc, #88]	; (8005908 <HAL_TIM_Base_Start+0xbc>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d111      	bne.n	80058d6 <HAL_TIM_Base_Start+0x8a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b06      	cmp	r3, #6
 80058c2:	d010      	beq.n	80058e6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0201 	orr.w	r2, r2, #1
 80058d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058d4:	e007      	b.n	80058e6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f042 0201 	orr.w	r2, r2, #1
 80058e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	40000400 	.word	0x40000400
 80058f8:	40000800 	.word	0x40000800
 80058fc:	40000c00 	.word	0x40000c00
 8005900:	40001800 	.word	0x40001800
 8005904:	40014000 	.word	0x40014000
 8005908:	40015c00 	.word	0x40015c00

0800590c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800591c:	2b01      	cmp	r3, #1
 800591e:	d101      	bne.n	8005924 <HAL_TIM_ConfigClockSource+0x18>
 8005920:	2302      	movs	r3, #2
 8005922:	e0b3      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x180>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2202      	movs	r2, #2
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005942:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800594a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800595c:	d03e      	beq.n	80059dc <HAL_TIM_ConfigClockSource+0xd0>
 800595e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005962:	f200 8087 	bhi.w	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 8005966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800596a:	f000 8085 	beq.w	8005a78 <HAL_TIM_ConfigClockSource+0x16c>
 800596e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005972:	d87f      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 8005974:	2b70      	cmp	r3, #112	; 0x70
 8005976:	d01a      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0xa2>
 8005978:	2b70      	cmp	r3, #112	; 0x70
 800597a:	d87b      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 800597c:	2b60      	cmp	r3, #96	; 0x60
 800597e:	d050      	beq.n	8005a22 <HAL_TIM_ConfigClockSource+0x116>
 8005980:	2b60      	cmp	r3, #96	; 0x60
 8005982:	d877      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 8005984:	2b50      	cmp	r3, #80	; 0x50
 8005986:	d03c      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0xf6>
 8005988:	2b50      	cmp	r3, #80	; 0x50
 800598a:	d873      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 800598c:	2b40      	cmp	r3, #64	; 0x40
 800598e:	d058      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x136>
 8005990:	2b40      	cmp	r3, #64	; 0x40
 8005992:	d86f      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 8005994:	2b30      	cmp	r3, #48	; 0x30
 8005996:	d064      	beq.n	8005a62 <HAL_TIM_ConfigClockSource+0x156>
 8005998:	2b30      	cmp	r3, #48	; 0x30
 800599a:	d86b      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 800599c:	2b20      	cmp	r3, #32
 800599e:	d060      	beq.n	8005a62 <HAL_TIM_ConfigClockSource+0x156>
 80059a0:	2b20      	cmp	r3, #32
 80059a2:	d867      	bhi.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d05c      	beq.n	8005a62 <HAL_TIM_ConfigClockSource+0x156>
 80059a8:	2b10      	cmp	r3, #16
 80059aa:	d05a      	beq.n	8005a62 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80059ac:	e062      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	6899      	ldr	r1, [r3, #8]
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	f000 f97d 	bl	8005cbc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	609a      	str	r2, [r3, #8]
      break;
 80059da:	e04e      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6818      	ldr	r0, [r3, #0]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	6899      	ldr	r1, [r3, #8]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f000 f966 	bl	8005cbc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059fe:	609a      	str	r2, [r3, #8]
      break;
 8005a00:	e03b      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	6859      	ldr	r1, [r3, #4]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f000 f8da 	bl	8005bc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2150      	movs	r1, #80	; 0x50
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f933 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a20:	e02b      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6818      	ldr	r0, [r3, #0]
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	6859      	ldr	r1, [r3, #4]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f000 f8f9 	bl	8005c26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2160      	movs	r1, #96	; 0x60
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 f923 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a40:	e01b      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6818      	ldr	r0, [r3, #0]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	6859      	ldr	r1, [r3, #4]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	f000 f8ba 	bl	8005bc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2140      	movs	r1, #64	; 0x40
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 f913 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a60:	e00b      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	f000 f90a 	bl	8005c86 <TIM_ITRx_SetConfig>
        break;
 8005a72:	e002      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a74:	bf00      	nop
 8005a76:	e000      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a78:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aaa:	d00f      	beq.n	8005acc <TIM_Base_SetConfig+0x38>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a3c      	ldr	r2, [pc, #240]	; (8005ba0 <TIM_Base_SetConfig+0x10c>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00b      	beq.n	8005acc <TIM_Base_SetConfig+0x38>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a3b      	ldr	r2, [pc, #236]	; (8005ba4 <TIM_Base_SetConfig+0x110>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d007      	beq.n	8005acc <TIM_Base_SetConfig+0x38>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a3a      	ldr	r2, [pc, #232]	; (8005ba8 <TIM_Base_SetConfig+0x114>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d003      	beq.n	8005acc <TIM_Base_SetConfig+0x38>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a39      	ldr	r2, [pc, #228]	; (8005bac <TIM_Base_SetConfig+0x118>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d108      	bne.n	8005ade <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae4:	d027      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a2d      	ldr	r2, [pc, #180]	; (8005ba0 <TIM_Base_SetConfig+0x10c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d023      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a2c      	ldr	r2, [pc, #176]	; (8005ba4 <TIM_Base_SetConfig+0x110>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01f      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a2b      	ldr	r2, [pc, #172]	; (8005ba8 <TIM_Base_SetConfig+0x114>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d01b      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a2b      	ldr	r2, [pc, #172]	; (8005bb0 <TIM_Base_SetConfig+0x11c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d017      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a2a      	ldr	r2, [pc, #168]	; (8005bb4 <TIM_Base_SetConfig+0x120>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d013      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a29      	ldr	r2, [pc, #164]	; (8005bb8 <TIM_Base_SetConfig+0x124>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00f      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a28      	ldr	r2, [pc, #160]	; (8005bbc <TIM_Base_SetConfig+0x128>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00b      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a27      	ldr	r2, [pc, #156]	; (8005bc0 <TIM_Base_SetConfig+0x12c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d007      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a26      	ldr	r2, [pc, #152]	; (8005bc4 <TIM_Base_SetConfig+0x130>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d003      	beq.n	8005b36 <TIM_Base_SetConfig+0xa2>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a1e      	ldr	r2, [pc, #120]	; (8005bac <TIM_Base_SetConfig+0x118>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d108      	bne.n	8005b48 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <TIM_Base_SetConfig+0x128>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d007      	beq.n	8005b84 <TIM_Base_SetConfig+0xf0>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a12      	ldr	r2, [pc, #72]	; (8005bc0 <TIM_Base_SetConfig+0x12c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d003      	beq.n	8005b84 <TIM_Base_SetConfig+0xf0>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a11      	ldr	r2, [pc, #68]	; (8005bc4 <TIM_Base_SetConfig+0x130>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d103      	bne.n	8005b8c <TIM_Base_SetConfig+0xf8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	691a      	ldr	r2, [r3, #16]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	615a      	str	r2, [r3, #20]
}
 8005b92:	bf00      	nop
 8005b94:	3714      	adds	r7, #20
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	40000400 	.word	0x40000400
 8005ba4:	40000800 	.word	0x40000800
 8005ba8:	40000c00 	.word	0x40000c00
 8005bac:	40015c00 	.word	0x40015c00
 8005bb0:	40001800 	.word	0x40001800
 8005bb4:	40001c00 	.word	0x40001c00
 8005bb8:	40002000 	.word	0x40002000
 8005bbc:	40014000 	.word	0x40014000
 8005bc0:	40014400 	.word	0x40014400
 8005bc4:	40014800 	.word	0x40014800

08005bc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	f023 0201 	bic.w	r2, r3, #1
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	011b      	lsls	r3, r3, #4
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f023 030a 	bic.w	r3, r3, #10
 8005c04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	621a      	str	r2, [r3, #32]
}
 8005c1a:	bf00      	nop
 8005c1c:	371c      	adds	r7, #28
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b087      	sub	sp, #28
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	60f8      	str	r0, [r7, #12]
 8005c2e:	60b9      	str	r1, [r7, #8]
 8005c30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	f023 0210 	bic.w	r2, r3, #16
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	031b      	lsls	r3, r3, #12
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c62:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	011b      	lsls	r3, r3, #4
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	621a      	str	r2, [r3, #32]
}
 8005c7a:	bf00      	nop
 8005c7c:	371c      	adds	r7, #28
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	f043 0307 	orr.w	r3, r3, #7
 8005ca8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	609a      	str	r2, [r3, #8]
}
 8005cb0:	bf00      	nop
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	021a      	lsls	r2, r3, #8
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	609a      	str	r2, [r3, #8]
}
 8005cf0:	bf00      	nop
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b085      	sub	sp, #20
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d101      	bne.n	8005d14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d10:	2302      	movs	r3, #2
 8005d12:	e055      	b.n	8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	60bb      	str	r3, [r7, #8]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d56:	d01d      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a1b      	ldr	r2, [pc, #108]	; (8005dcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d018      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a1a      	ldr	r2, [pc, #104]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d013      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a18      	ldr	r2, [pc, #96]	; (8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00e      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a17      	ldr	r2, [pc, #92]	; (8005dd8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d009      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a15      	ldr	r2, [pc, #84]	; (8005ddc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d004      	beq.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a14      	ldr	r2, [pc, #80]	; (8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d10c      	bne.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	40000400 	.word	0x40000400
 8005dd0:	40000800 	.word	0x40000800
 8005dd4:	40000c00 	.word	0x40000c00
 8005dd8:	40001800 	.word	0x40001800
 8005ddc:	40014000 	.word	0x40014000
 8005de0:	40015c00 	.word	0x40015c00

08005de4 <__errno>:
 8005de4:	4b01      	ldr	r3, [pc, #4]	; (8005dec <__errno+0x8>)
 8005de6:	6818      	ldr	r0, [r3, #0]
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	200000bc 	.word	0x200000bc

08005df0 <__libc_init_array>:
 8005df0:	b570      	push	{r4, r5, r6, lr}
 8005df2:	4d0d      	ldr	r5, [pc, #52]	; (8005e28 <__libc_init_array+0x38>)
 8005df4:	4c0d      	ldr	r4, [pc, #52]	; (8005e2c <__libc_init_array+0x3c>)
 8005df6:	1b64      	subs	r4, r4, r5
 8005df8:	10a4      	asrs	r4, r4, #2
 8005dfa:	2600      	movs	r6, #0
 8005dfc:	42a6      	cmp	r6, r4
 8005dfe:	d109      	bne.n	8005e14 <__libc_init_array+0x24>
 8005e00:	4d0b      	ldr	r5, [pc, #44]	; (8005e30 <__libc_init_array+0x40>)
 8005e02:	4c0c      	ldr	r4, [pc, #48]	; (8005e34 <__libc_init_array+0x44>)
 8005e04:	f005 fc5e 	bl	800b6c4 <_init>
 8005e08:	1b64      	subs	r4, r4, r5
 8005e0a:	10a4      	asrs	r4, r4, #2
 8005e0c:	2600      	movs	r6, #0
 8005e0e:	42a6      	cmp	r6, r4
 8005e10:	d105      	bne.n	8005e1e <__libc_init_array+0x2e>
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e18:	4798      	blx	r3
 8005e1a:	3601      	adds	r6, #1
 8005e1c:	e7ee      	b.n	8005dfc <__libc_init_array+0xc>
 8005e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e22:	4798      	blx	r3
 8005e24:	3601      	adds	r6, #1
 8005e26:	e7f2      	b.n	8005e0e <__libc_init_array+0x1e>
 8005e28:	0800bd10 	.word	0x0800bd10
 8005e2c:	0800bd10 	.word	0x0800bd10
 8005e30:	0800bd10 	.word	0x0800bd10
 8005e34:	0800bd14 	.word	0x0800bd14

08005e38 <memset>:
 8005e38:	4402      	add	r2, r0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d100      	bne.n	8005e42 <memset+0xa>
 8005e40:	4770      	bx	lr
 8005e42:	f803 1b01 	strb.w	r1, [r3], #1
 8005e46:	e7f9      	b.n	8005e3c <memset+0x4>

08005e48 <__cvt>:
 8005e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e4c:	ec55 4b10 	vmov	r4, r5, d0
 8005e50:	2d00      	cmp	r5, #0
 8005e52:	460e      	mov	r6, r1
 8005e54:	4619      	mov	r1, r3
 8005e56:	462b      	mov	r3, r5
 8005e58:	bfbb      	ittet	lt
 8005e5a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e5e:	461d      	movlt	r5, r3
 8005e60:	2300      	movge	r3, #0
 8005e62:	232d      	movlt	r3, #45	; 0x2d
 8005e64:	700b      	strb	r3, [r1, #0]
 8005e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e68:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e6c:	4691      	mov	r9, r2
 8005e6e:	f023 0820 	bic.w	r8, r3, #32
 8005e72:	bfbc      	itt	lt
 8005e74:	4622      	movlt	r2, r4
 8005e76:	4614      	movlt	r4, r2
 8005e78:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e7c:	d005      	beq.n	8005e8a <__cvt+0x42>
 8005e7e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e82:	d100      	bne.n	8005e86 <__cvt+0x3e>
 8005e84:	3601      	adds	r6, #1
 8005e86:	2102      	movs	r1, #2
 8005e88:	e000      	b.n	8005e8c <__cvt+0x44>
 8005e8a:	2103      	movs	r1, #3
 8005e8c:	ab03      	add	r3, sp, #12
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	ab02      	add	r3, sp, #8
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	ec45 4b10 	vmov	d0, r4, r5
 8005e98:	4653      	mov	r3, sl
 8005e9a:	4632      	mov	r2, r6
 8005e9c:	f001 fe24 	bl	8007ae8 <_dtoa_r>
 8005ea0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005ea4:	4607      	mov	r7, r0
 8005ea6:	d102      	bne.n	8005eae <__cvt+0x66>
 8005ea8:	f019 0f01 	tst.w	r9, #1
 8005eac:	d022      	beq.n	8005ef4 <__cvt+0xac>
 8005eae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005eb2:	eb07 0906 	add.w	r9, r7, r6
 8005eb6:	d110      	bne.n	8005eda <__cvt+0x92>
 8005eb8:	783b      	ldrb	r3, [r7, #0]
 8005eba:	2b30      	cmp	r3, #48	; 0x30
 8005ebc:	d10a      	bne.n	8005ed4 <__cvt+0x8c>
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	4629      	mov	r1, r5
 8005ec6:	f7fa fdff 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eca:	b918      	cbnz	r0, 8005ed4 <__cvt+0x8c>
 8005ecc:	f1c6 0601 	rsb	r6, r6, #1
 8005ed0:	f8ca 6000 	str.w	r6, [sl]
 8005ed4:	f8da 3000 	ldr.w	r3, [sl]
 8005ed8:	4499      	add	r9, r3
 8005eda:	2200      	movs	r2, #0
 8005edc:	2300      	movs	r3, #0
 8005ede:	4620      	mov	r0, r4
 8005ee0:	4629      	mov	r1, r5
 8005ee2:	f7fa fdf1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ee6:	b108      	cbz	r0, 8005eec <__cvt+0xa4>
 8005ee8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005eec:	2230      	movs	r2, #48	; 0x30
 8005eee:	9b03      	ldr	r3, [sp, #12]
 8005ef0:	454b      	cmp	r3, r9
 8005ef2:	d307      	bcc.n	8005f04 <__cvt+0xbc>
 8005ef4:	9b03      	ldr	r3, [sp, #12]
 8005ef6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ef8:	1bdb      	subs	r3, r3, r7
 8005efa:	4638      	mov	r0, r7
 8005efc:	6013      	str	r3, [r2, #0]
 8005efe:	b004      	add	sp, #16
 8005f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f04:	1c59      	adds	r1, r3, #1
 8005f06:	9103      	str	r1, [sp, #12]
 8005f08:	701a      	strb	r2, [r3, #0]
 8005f0a:	e7f0      	b.n	8005eee <__cvt+0xa6>

08005f0c <__exponent>:
 8005f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2900      	cmp	r1, #0
 8005f12:	bfb8      	it	lt
 8005f14:	4249      	neglt	r1, r1
 8005f16:	f803 2b02 	strb.w	r2, [r3], #2
 8005f1a:	bfb4      	ite	lt
 8005f1c:	222d      	movlt	r2, #45	; 0x2d
 8005f1e:	222b      	movge	r2, #43	; 0x2b
 8005f20:	2909      	cmp	r1, #9
 8005f22:	7042      	strb	r2, [r0, #1]
 8005f24:	dd2a      	ble.n	8005f7c <__exponent+0x70>
 8005f26:	f10d 0407 	add.w	r4, sp, #7
 8005f2a:	46a4      	mov	ip, r4
 8005f2c:	270a      	movs	r7, #10
 8005f2e:	46a6      	mov	lr, r4
 8005f30:	460a      	mov	r2, r1
 8005f32:	fb91 f6f7 	sdiv	r6, r1, r7
 8005f36:	fb07 1516 	mls	r5, r7, r6, r1
 8005f3a:	3530      	adds	r5, #48	; 0x30
 8005f3c:	2a63      	cmp	r2, #99	; 0x63
 8005f3e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005f42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005f46:	4631      	mov	r1, r6
 8005f48:	dcf1      	bgt.n	8005f2e <__exponent+0x22>
 8005f4a:	3130      	adds	r1, #48	; 0x30
 8005f4c:	f1ae 0502 	sub.w	r5, lr, #2
 8005f50:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005f54:	1c44      	adds	r4, r0, #1
 8005f56:	4629      	mov	r1, r5
 8005f58:	4561      	cmp	r1, ip
 8005f5a:	d30a      	bcc.n	8005f72 <__exponent+0x66>
 8005f5c:	f10d 0209 	add.w	r2, sp, #9
 8005f60:	eba2 020e 	sub.w	r2, r2, lr
 8005f64:	4565      	cmp	r5, ip
 8005f66:	bf88      	it	hi
 8005f68:	2200      	movhi	r2, #0
 8005f6a:	4413      	add	r3, r2
 8005f6c:	1a18      	subs	r0, r3, r0
 8005f6e:	b003      	add	sp, #12
 8005f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f76:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005f7a:	e7ed      	b.n	8005f58 <__exponent+0x4c>
 8005f7c:	2330      	movs	r3, #48	; 0x30
 8005f7e:	3130      	adds	r1, #48	; 0x30
 8005f80:	7083      	strb	r3, [r0, #2]
 8005f82:	70c1      	strb	r1, [r0, #3]
 8005f84:	1d03      	adds	r3, r0, #4
 8005f86:	e7f1      	b.n	8005f6c <__exponent+0x60>

08005f88 <_printf_float>:
 8005f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f8c:	ed2d 8b02 	vpush	{d8}
 8005f90:	b08d      	sub	sp, #52	; 0x34
 8005f92:	460c      	mov	r4, r1
 8005f94:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f98:	4616      	mov	r6, r2
 8005f9a:	461f      	mov	r7, r3
 8005f9c:	4605      	mov	r5, r0
 8005f9e:	f002 feff 	bl	8008da0 <_localeconv_r>
 8005fa2:	f8d0 a000 	ldr.w	sl, [r0]
 8005fa6:	4650      	mov	r0, sl
 8005fa8:	f7fa f912 	bl	80001d0 <strlen>
 8005fac:	2300      	movs	r3, #0
 8005fae:	930a      	str	r3, [sp, #40]	; 0x28
 8005fb0:	6823      	ldr	r3, [r4, #0]
 8005fb2:	9305      	str	r3, [sp, #20]
 8005fb4:	f8d8 3000 	ldr.w	r3, [r8]
 8005fb8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005fbc:	3307      	adds	r3, #7
 8005fbe:	f023 0307 	bic.w	r3, r3, #7
 8005fc2:	f103 0208 	add.w	r2, r3, #8
 8005fc6:	f8c8 2000 	str.w	r2, [r8]
 8005fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005fd2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005fd6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005fda:	9307      	str	r3, [sp, #28]
 8005fdc:	f8cd 8018 	str.w	r8, [sp, #24]
 8005fe0:	ee08 0a10 	vmov	s16, r0
 8005fe4:	4b9f      	ldr	r3, [pc, #636]	; (8006264 <_printf_float+0x2dc>)
 8005fe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fea:	f04f 32ff 	mov.w	r2, #4294967295
 8005fee:	f7fa fd9d 	bl	8000b2c <__aeabi_dcmpun>
 8005ff2:	bb88      	cbnz	r0, 8006058 <_printf_float+0xd0>
 8005ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ff8:	4b9a      	ldr	r3, [pc, #616]	; (8006264 <_printf_float+0x2dc>)
 8005ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8005ffe:	f7fa fd77 	bl	8000af0 <__aeabi_dcmple>
 8006002:	bb48      	cbnz	r0, 8006058 <_printf_float+0xd0>
 8006004:	2200      	movs	r2, #0
 8006006:	2300      	movs	r3, #0
 8006008:	4640      	mov	r0, r8
 800600a:	4649      	mov	r1, r9
 800600c:	f7fa fd66 	bl	8000adc <__aeabi_dcmplt>
 8006010:	b110      	cbz	r0, 8006018 <_printf_float+0x90>
 8006012:	232d      	movs	r3, #45	; 0x2d
 8006014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006018:	4b93      	ldr	r3, [pc, #588]	; (8006268 <_printf_float+0x2e0>)
 800601a:	4894      	ldr	r0, [pc, #592]	; (800626c <_printf_float+0x2e4>)
 800601c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006020:	bf94      	ite	ls
 8006022:	4698      	movls	r8, r3
 8006024:	4680      	movhi	r8, r0
 8006026:	2303      	movs	r3, #3
 8006028:	6123      	str	r3, [r4, #16]
 800602a:	9b05      	ldr	r3, [sp, #20]
 800602c:	f023 0204 	bic.w	r2, r3, #4
 8006030:	6022      	str	r2, [r4, #0]
 8006032:	f04f 0900 	mov.w	r9, #0
 8006036:	9700      	str	r7, [sp, #0]
 8006038:	4633      	mov	r3, r6
 800603a:	aa0b      	add	r2, sp, #44	; 0x2c
 800603c:	4621      	mov	r1, r4
 800603e:	4628      	mov	r0, r5
 8006040:	f000 f9d8 	bl	80063f4 <_printf_common>
 8006044:	3001      	adds	r0, #1
 8006046:	f040 8090 	bne.w	800616a <_printf_float+0x1e2>
 800604a:	f04f 30ff 	mov.w	r0, #4294967295
 800604e:	b00d      	add	sp, #52	; 0x34
 8006050:	ecbd 8b02 	vpop	{d8}
 8006054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006058:	4642      	mov	r2, r8
 800605a:	464b      	mov	r3, r9
 800605c:	4640      	mov	r0, r8
 800605e:	4649      	mov	r1, r9
 8006060:	f7fa fd64 	bl	8000b2c <__aeabi_dcmpun>
 8006064:	b140      	cbz	r0, 8006078 <_printf_float+0xf0>
 8006066:	464b      	mov	r3, r9
 8006068:	2b00      	cmp	r3, #0
 800606a:	bfbc      	itt	lt
 800606c:	232d      	movlt	r3, #45	; 0x2d
 800606e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006072:	487f      	ldr	r0, [pc, #508]	; (8006270 <_printf_float+0x2e8>)
 8006074:	4b7f      	ldr	r3, [pc, #508]	; (8006274 <_printf_float+0x2ec>)
 8006076:	e7d1      	b.n	800601c <_printf_float+0x94>
 8006078:	6863      	ldr	r3, [r4, #4]
 800607a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800607e:	9206      	str	r2, [sp, #24]
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	d13f      	bne.n	8006104 <_printf_float+0x17c>
 8006084:	2306      	movs	r3, #6
 8006086:	6063      	str	r3, [r4, #4]
 8006088:	9b05      	ldr	r3, [sp, #20]
 800608a:	6861      	ldr	r1, [r4, #4]
 800608c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006090:	2300      	movs	r3, #0
 8006092:	9303      	str	r3, [sp, #12]
 8006094:	ab0a      	add	r3, sp, #40	; 0x28
 8006096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800609a:	ab09      	add	r3, sp, #36	; 0x24
 800609c:	ec49 8b10 	vmov	d0, r8, r9
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	6022      	str	r2, [r4, #0]
 80060a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80060a8:	4628      	mov	r0, r5
 80060aa:	f7ff fecd 	bl	8005e48 <__cvt>
 80060ae:	9b06      	ldr	r3, [sp, #24]
 80060b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060b2:	2b47      	cmp	r3, #71	; 0x47
 80060b4:	4680      	mov	r8, r0
 80060b6:	d108      	bne.n	80060ca <_printf_float+0x142>
 80060b8:	1cc8      	adds	r0, r1, #3
 80060ba:	db02      	blt.n	80060c2 <_printf_float+0x13a>
 80060bc:	6863      	ldr	r3, [r4, #4]
 80060be:	4299      	cmp	r1, r3
 80060c0:	dd41      	ble.n	8006146 <_printf_float+0x1be>
 80060c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80060c6:	fa5f fb8b 	uxtb.w	fp, fp
 80060ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80060ce:	d820      	bhi.n	8006112 <_printf_float+0x18a>
 80060d0:	3901      	subs	r1, #1
 80060d2:	465a      	mov	r2, fp
 80060d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80060d8:	9109      	str	r1, [sp, #36]	; 0x24
 80060da:	f7ff ff17 	bl	8005f0c <__exponent>
 80060de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060e0:	1813      	adds	r3, r2, r0
 80060e2:	2a01      	cmp	r2, #1
 80060e4:	4681      	mov	r9, r0
 80060e6:	6123      	str	r3, [r4, #16]
 80060e8:	dc02      	bgt.n	80060f0 <_printf_float+0x168>
 80060ea:	6822      	ldr	r2, [r4, #0]
 80060ec:	07d2      	lsls	r2, r2, #31
 80060ee:	d501      	bpl.n	80060f4 <_printf_float+0x16c>
 80060f0:	3301      	adds	r3, #1
 80060f2:	6123      	str	r3, [r4, #16]
 80060f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d09c      	beq.n	8006036 <_printf_float+0xae>
 80060fc:	232d      	movs	r3, #45	; 0x2d
 80060fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006102:	e798      	b.n	8006036 <_printf_float+0xae>
 8006104:	9a06      	ldr	r2, [sp, #24]
 8006106:	2a47      	cmp	r2, #71	; 0x47
 8006108:	d1be      	bne.n	8006088 <_printf_float+0x100>
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1bc      	bne.n	8006088 <_printf_float+0x100>
 800610e:	2301      	movs	r3, #1
 8006110:	e7b9      	b.n	8006086 <_printf_float+0xfe>
 8006112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006116:	d118      	bne.n	800614a <_printf_float+0x1c2>
 8006118:	2900      	cmp	r1, #0
 800611a:	6863      	ldr	r3, [r4, #4]
 800611c:	dd0b      	ble.n	8006136 <_printf_float+0x1ae>
 800611e:	6121      	str	r1, [r4, #16]
 8006120:	b913      	cbnz	r3, 8006128 <_printf_float+0x1a0>
 8006122:	6822      	ldr	r2, [r4, #0]
 8006124:	07d0      	lsls	r0, r2, #31
 8006126:	d502      	bpl.n	800612e <_printf_float+0x1a6>
 8006128:	3301      	adds	r3, #1
 800612a:	440b      	add	r3, r1
 800612c:	6123      	str	r3, [r4, #16]
 800612e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006130:	f04f 0900 	mov.w	r9, #0
 8006134:	e7de      	b.n	80060f4 <_printf_float+0x16c>
 8006136:	b913      	cbnz	r3, 800613e <_printf_float+0x1b6>
 8006138:	6822      	ldr	r2, [r4, #0]
 800613a:	07d2      	lsls	r2, r2, #31
 800613c:	d501      	bpl.n	8006142 <_printf_float+0x1ba>
 800613e:	3302      	adds	r3, #2
 8006140:	e7f4      	b.n	800612c <_printf_float+0x1a4>
 8006142:	2301      	movs	r3, #1
 8006144:	e7f2      	b.n	800612c <_printf_float+0x1a4>
 8006146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800614a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800614c:	4299      	cmp	r1, r3
 800614e:	db05      	blt.n	800615c <_printf_float+0x1d4>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	6121      	str	r1, [r4, #16]
 8006154:	07d8      	lsls	r0, r3, #31
 8006156:	d5ea      	bpl.n	800612e <_printf_float+0x1a6>
 8006158:	1c4b      	adds	r3, r1, #1
 800615a:	e7e7      	b.n	800612c <_printf_float+0x1a4>
 800615c:	2900      	cmp	r1, #0
 800615e:	bfd4      	ite	le
 8006160:	f1c1 0202 	rsble	r2, r1, #2
 8006164:	2201      	movgt	r2, #1
 8006166:	4413      	add	r3, r2
 8006168:	e7e0      	b.n	800612c <_printf_float+0x1a4>
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	055a      	lsls	r2, r3, #21
 800616e:	d407      	bmi.n	8006180 <_printf_float+0x1f8>
 8006170:	6923      	ldr	r3, [r4, #16]
 8006172:	4642      	mov	r2, r8
 8006174:	4631      	mov	r1, r6
 8006176:	4628      	mov	r0, r5
 8006178:	47b8      	blx	r7
 800617a:	3001      	adds	r0, #1
 800617c:	d12c      	bne.n	80061d8 <_printf_float+0x250>
 800617e:	e764      	b.n	800604a <_printf_float+0xc2>
 8006180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006184:	f240 80e0 	bls.w	8006348 <_printf_float+0x3c0>
 8006188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800618c:	2200      	movs	r2, #0
 800618e:	2300      	movs	r3, #0
 8006190:	f7fa fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006194:	2800      	cmp	r0, #0
 8006196:	d034      	beq.n	8006202 <_printf_float+0x27a>
 8006198:	4a37      	ldr	r2, [pc, #220]	; (8006278 <_printf_float+0x2f0>)
 800619a:	2301      	movs	r3, #1
 800619c:	4631      	mov	r1, r6
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	f43f af51 	beq.w	800604a <_printf_float+0xc2>
 80061a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061ac:	429a      	cmp	r2, r3
 80061ae:	db02      	blt.n	80061b6 <_printf_float+0x22e>
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	07d8      	lsls	r0, r3, #31
 80061b4:	d510      	bpl.n	80061d8 <_printf_float+0x250>
 80061b6:	ee18 3a10 	vmov	r3, s16
 80061ba:	4652      	mov	r2, sl
 80061bc:	4631      	mov	r1, r6
 80061be:	4628      	mov	r0, r5
 80061c0:	47b8      	blx	r7
 80061c2:	3001      	adds	r0, #1
 80061c4:	f43f af41 	beq.w	800604a <_printf_float+0xc2>
 80061c8:	f04f 0800 	mov.w	r8, #0
 80061cc:	f104 091a 	add.w	r9, r4, #26
 80061d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d2:	3b01      	subs	r3, #1
 80061d4:	4543      	cmp	r3, r8
 80061d6:	dc09      	bgt.n	80061ec <_printf_float+0x264>
 80061d8:	6823      	ldr	r3, [r4, #0]
 80061da:	079b      	lsls	r3, r3, #30
 80061dc:	f100 8105 	bmi.w	80063ea <_printf_float+0x462>
 80061e0:	68e0      	ldr	r0, [r4, #12]
 80061e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061e4:	4298      	cmp	r0, r3
 80061e6:	bfb8      	it	lt
 80061e8:	4618      	movlt	r0, r3
 80061ea:	e730      	b.n	800604e <_printf_float+0xc6>
 80061ec:	2301      	movs	r3, #1
 80061ee:	464a      	mov	r2, r9
 80061f0:	4631      	mov	r1, r6
 80061f2:	4628      	mov	r0, r5
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f af27 	beq.w	800604a <_printf_float+0xc2>
 80061fc:	f108 0801 	add.w	r8, r8, #1
 8006200:	e7e6      	b.n	80061d0 <_printf_float+0x248>
 8006202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006204:	2b00      	cmp	r3, #0
 8006206:	dc39      	bgt.n	800627c <_printf_float+0x2f4>
 8006208:	4a1b      	ldr	r2, [pc, #108]	; (8006278 <_printf_float+0x2f0>)
 800620a:	2301      	movs	r3, #1
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f af19 	beq.w	800604a <_printf_float+0xc2>
 8006218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800621c:	4313      	orrs	r3, r2
 800621e:	d102      	bne.n	8006226 <_printf_float+0x29e>
 8006220:	6823      	ldr	r3, [r4, #0]
 8006222:	07d9      	lsls	r1, r3, #31
 8006224:	d5d8      	bpl.n	80061d8 <_printf_float+0x250>
 8006226:	ee18 3a10 	vmov	r3, s16
 800622a:	4652      	mov	r2, sl
 800622c:	4631      	mov	r1, r6
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	f43f af09 	beq.w	800604a <_printf_float+0xc2>
 8006238:	f04f 0900 	mov.w	r9, #0
 800623c:	f104 0a1a 	add.w	sl, r4, #26
 8006240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006242:	425b      	negs	r3, r3
 8006244:	454b      	cmp	r3, r9
 8006246:	dc01      	bgt.n	800624c <_printf_float+0x2c4>
 8006248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800624a:	e792      	b.n	8006172 <_printf_float+0x1ea>
 800624c:	2301      	movs	r3, #1
 800624e:	4652      	mov	r2, sl
 8006250:	4631      	mov	r1, r6
 8006252:	4628      	mov	r0, r5
 8006254:	47b8      	blx	r7
 8006256:	3001      	adds	r0, #1
 8006258:	f43f aef7 	beq.w	800604a <_printf_float+0xc2>
 800625c:	f109 0901 	add.w	r9, r9, #1
 8006260:	e7ee      	b.n	8006240 <_printf_float+0x2b8>
 8006262:	bf00      	nop
 8006264:	7fefffff 	.word	0x7fefffff
 8006268:	0800b818 	.word	0x0800b818
 800626c:	0800b81c 	.word	0x0800b81c
 8006270:	0800b824 	.word	0x0800b824
 8006274:	0800b820 	.word	0x0800b820
 8006278:	0800b828 	.word	0x0800b828
 800627c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800627e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006280:	429a      	cmp	r2, r3
 8006282:	bfa8      	it	ge
 8006284:	461a      	movge	r2, r3
 8006286:	2a00      	cmp	r2, #0
 8006288:	4691      	mov	r9, r2
 800628a:	dc37      	bgt.n	80062fc <_printf_float+0x374>
 800628c:	f04f 0b00 	mov.w	fp, #0
 8006290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006294:	f104 021a 	add.w	r2, r4, #26
 8006298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800629a:	9305      	str	r3, [sp, #20]
 800629c:	eba3 0309 	sub.w	r3, r3, r9
 80062a0:	455b      	cmp	r3, fp
 80062a2:	dc33      	bgt.n	800630c <_printf_float+0x384>
 80062a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062a8:	429a      	cmp	r2, r3
 80062aa:	db3b      	blt.n	8006324 <_printf_float+0x39c>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	07da      	lsls	r2, r3, #31
 80062b0:	d438      	bmi.n	8006324 <_printf_float+0x39c>
 80062b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062b4:	9b05      	ldr	r3, [sp, #20]
 80062b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	eba2 0901 	sub.w	r9, r2, r1
 80062be:	4599      	cmp	r9, r3
 80062c0:	bfa8      	it	ge
 80062c2:	4699      	movge	r9, r3
 80062c4:	f1b9 0f00 	cmp.w	r9, #0
 80062c8:	dc35      	bgt.n	8006336 <_printf_float+0x3ae>
 80062ca:	f04f 0800 	mov.w	r8, #0
 80062ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062d2:	f104 0a1a 	add.w	sl, r4, #26
 80062d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062da:	1a9b      	subs	r3, r3, r2
 80062dc:	eba3 0309 	sub.w	r3, r3, r9
 80062e0:	4543      	cmp	r3, r8
 80062e2:	f77f af79 	ble.w	80061d8 <_printf_float+0x250>
 80062e6:	2301      	movs	r3, #1
 80062e8:	4652      	mov	r2, sl
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	f43f aeaa 	beq.w	800604a <_printf_float+0xc2>
 80062f6:	f108 0801 	add.w	r8, r8, #1
 80062fa:	e7ec      	b.n	80062d6 <_printf_float+0x34e>
 80062fc:	4613      	mov	r3, r2
 80062fe:	4631      	mov	r1, r6
 8006300:	4642      	mov	r2, r8
 8006302:	4628      	mov	r0, r5
 8006304:	47b8      	blx	r7
 8006306:	3001      	adds	r0, #1
 8006308:	d1c0      	bne.n	800628c <_printf_float+0x304>
 800630a:	e69e      	b.n	800604a <_printf_float+0xc2>
 800630c:	2301      	movs	r3, #1
 800630e:	4631      	mov	r1, r6
 8006310:	4628      	mov	r0, r5
 8006312:	9205      	str	r2, [sp, #20]
 8006314:	47b8      	blx	r7
 8006316:	3001      	adds	r0, #1
 8006318:	f43f ae97 	beq.w	800604a <_printf_float+0xc2>
 800631c:	9a05      	ldr	r2, [sp, #20]
 800631e:	f10b 0b01 	add.w	fp, fp, #1
 8006322:	e7b9      	b.n	8006298 <_printf_float+0x310>
 8006324:	ee18 3a10 	vmov	r3, s16
 8006328:	4652      	mov	r2, sl
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	d1be      	bne.n	80062b2 <_printf_float+0x32a>
 8006334:	e689      	b.n	800604a <_printf_float+0xc2>
 8006336:	9a05      	ldr	r2, [sp, #20]
 8006338:	464b      	mov	r3, r9
 800633a:	4442      	add	r2, r8
 800633c:	4631      	mov	r1, r6
 800633e:	4628      	mov	r0, r5
 8006340:	47b8      	blx	r7
 8006342:	3001      	adds	r0, #1
 8006344:	d1c1      	bne.n	80062ca <_printf_float+0x342>
 8006346:	e680      	b.n	800604a <_printf_float+0xc2>
 8006348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800634a:	2a01      	cmp	r2, #1
 800634c:	dc01      	bgt.n	8006352 <_printf_float+0x3ca>
 800634e:	07db      	lsls	r3, r3, #31
 8006350:	d538      	bpl.n	80063c4 <_printf_float+0x43c>
 8006352:	2301      	movs	r3, #1
 8006354:	4642      	mov	r2, r8
 8006356:	4631      	mov	r1, r6
 8006358:	4628      	mov	r0, r5
 800635a:	47b8      	blx	r7
 800635c:	3001      	adds	r0, #1
 800635e:	f43f ae74 	beq.w	800604a <_printf_float+0xc2>
 8006362:	ee18 3a10 	vmov	r3, s16
 8006366:	4652      	mov	r2, sl
 8006368:	4631      	mov	r1, r6
 800636a:	4628      	mov	r0, r5
 800636c:	47b8      	blx	r7
 800636e:	3001      	adds	r0, #1
 8006370:	f43f ae6b 	beq.w	800604a <_printf_float+0xc2>
 8006374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006378:	2200      	movs	r2, #0
 800637a:	2300      	movs	r3, #0
 800637c:	f7fa fba4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006380:	b9d8      	cbnz	r0, 80063ba <_printf_float+0x432>
 8006382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006384:	f108 0201 	add.w	r2, r8, #1
 8006388:	3b01      	subs	r3, #1
 800638a:	4631      	mov	r1, r6
 800638c:	4628      	mov	r0, r5
 800638e:	47b8      	blx	r7
 8006390:	3001      	adds	r0, #1
 8006392:	d10e      	bne.n	80063b2 <_printf_float+0x42a>
 8006394:	e659      	b.n	800604a <_printf_float+0xc2>
 8006396:	2301      	movs	r3, #1
 8006398:	4652      	mov	r2, sl
 800639a:	4631      	mov	r1, r6
 800639c:	4628      	mov	r0, r5
 800639e:	47b8      	blx	r7
 80063a0:	3001      	adds	r0, #1
 80063a2:	f43f ae52 	beq.w	800604a <_printf_float+0xc2>
 80063a6:	f108 0801 	add.w	r8, r8, #1
 80063aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ac:	3b01      	subs	r3, #1
 80063ae:	4543      	cmp	r3, r8
 80063b0:	dcf1      	bgt.n	8006396 <_printf_float+0x40e>
 80063b2:	464b      	mov	r3, r9
 80063b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80063b8:	e6dc      	b.n	8006174 <_printf_float+0x1ec>
 80063ba:	f04f 0800 	mov.w	r8, #0
 80063be:	f104 0a1a 	add.w	sl, r4, #26
 80063c2:	e7f2      	b.n	80063aa <_printf_float+0x422>
 80063c4:	2301      	movs	r3, #1
 80063c6:	4642      	mov	r2, r8
 80063c8:	e7df      	b.n	800638a <_printf_float+0x402>
 80063ca:	2301      	movs	r3, #1
 80063cc:	464a      	mov	r2, r9
 80063ce:	4631      	mov	r1, r6
 80063d0:	4628      	mov	r0, r5
 80063d2:	47b8      	blx	r7
 80063d4:	3001      	adds	r0, #1
 80063d6:	f43f ae38 	beq.w	800604a <_printf_float+0xc2>
 80063da:	f108 0801 	add.w	r8, r8, #1
 80063de:	68e3      	ldr	r3, [r4, #12]
 80063e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063e2:	1a5b      	subs	r3, r3, r1
 80063e4:	4543      	cmp	r3, r8
 80063e6:	dcf0      	bgt.n	80063ca <_printf_float+0x442>
 80063e8:	e6fa      	b.n	80061e0 <_printf_float+0x258>
 80063ea:	f04f 0800 	mov.w	r8, #0
 80063ee:	f104 0919 	add.w	r9, r4, #25
 80063f2:	e7f4      	b.n	80063de <_printf_float+0x456>

080063f4 <_printf_common>:
 80063f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063f8:	4616      	mov	r6, r2
 80063fa:	4699      	mov	r9, r3
 80063fc:	688a      	ldr	r2, [r1, #8]
 80063fe:	690b      	ldr	r3, [r1, #16]
 8006400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006404:	4293      	cmp	r3, r2
 8006406:	bfb8      	it	lt
 8006408:	4613      	movlt	r3, r2
 800640a:	6033      	str	r3, [r6, #0]
 800640c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006410:	4607      	mov	r7, r0
 8006412:	460c      	mov	r4, r1
 8006414:	b10a      	cbz	r2, 800641a <_printf_common+0x26>
 8006416:	3301      	adds	r3, #1
 8006418:	6033      	str	r3, [r6, #0]
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	0699      	lsls	r1, r3, #26
 800641e:	bf42      	ittt	mi
 8006420:	6833      	ldrmi	r3, [r6, #0]
 8006422:	3302      	addmi	r3, #2
 8006424:	6033      	strmi	r3, [r6, #0]
 8006426:	6825      	ldr	r5, [r4, #0]
 8006428:	f015 0506 	ands.w	r5, r5, #6
 800642c:	d106      	bne.n	800643c <_printf_common+0x48>
 800642e:	f104 0a19 	add.w	sl, r4, #25
 8006432:	68e3      	ldr	r3, [r4, #12]
 8006434:	6832      	ldr	r2, [r6, #0]
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	42ab      	cmp	r3, r5
 800643a:	dc26      	bgt.n	800648a <_printf_common+0x96>
 800643c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006440:	1e13      	subs	r3, r2, #0
 8006442:	6822      	ldr	r2, [r4, #0]
 8006444:	bf18      	it	ne
 8006446:	2301      	movne	r3, #1
 8006448:	0692      	lsls	r2, r2, #26
 800644a:	d42b      	bmi.n	80064a4 <_printf_common+0xb0>
 800644c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006450:	4649      	mov	r1, r9
 8006452:	4638      	mov	r0, r7
 8006454:	47c0      	blx	r8
 8006456:	3001      	adds	r0, #1
 8006458:	d01e      	beq.n	8006498 <_printf_common+0xa4>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	68e5      	ldr	r5, [r4, #12]
 800645e:	6832      	ldr	r2, [r6, #0]
 8006460:	f003 0306 	and.w	r3, r3, #6
 8006464:	2b04      	cmp	r3, #4
 8006466:	bf08      	it	eq
 8006468:	1aad      	subeq	r5, r5, r2
 800646a:	68a3      	ldr	r3, [r4, #8]
 800646c:	6922      	ldr	r2, [r4, #16]
 800646e:	bf0c      	ite	eq
 8006470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006474:	2500      	movne	r5, #0
 8006476:	4293      	cmp	r3, r2
 8006478:	bfc4      	itt	gt
 800647a:	1a9b      	subgt	r3, r3, r2
 800647c:	18ed      	addgt	r5, r5, r3
 800647e:	2600      	movs	r6, #0
 8006480:	341a      	adds	r4, #26
 8006482:	42b5      	cmp	r5, r6
 8006484:	d11a      	bne.n	80064bc <_printf_common+0xc8>
 8006486:	2000      	movs	r0, #0
 8006488:	e008      	b.n	800649c <_printf_common+0xa8>
 800648a:	2301      	movs	r3, #1
 800648c:	4652      	mov	r2, sl
 800648e:	4649      	mov	r1, r9
 8006490:	4638      	mov	r0, r7
 8006492:	47c0      	blx	r8
 8006494:	3001      	adds	r0, #1
 8006496:	d103      	bne.n	80064a0 <_printf_common+0xac>
 8006498:	f04f 30ff 	mov.w	r0, #4294967295
 800649c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064a0:	3501      	adds	r5, #1
 80064a2:	e7c6      	b.n	8006432 <_printf_common+0x3e>
 80064a4:	18e1      	adds	r1, r4, r3
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	2030      	movs	r0, #48	; 0x30
 80064aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064ae:	4422      	add	r2, r4
 80064b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064b8:	3302      	adds	r3, #2
 80064ba:	e7c7      	b.n	800644c <_printf_common+0x58>
 80064bc:	2301      	movs	r3, #1
 80064be:	4622      	mov	r2, r4
 80064c0:	4649      	mov	r1, r9
 80064c2:	4638      	mov	r0, r7
 80064c4:	47c0      	blx	r8
 80064c6:	3001      	adds	r0, #1
 80064c8:	d0e6      	beq.n	8006498 <_printf_common+0xa4>
 80064ca:	3601      	adds	r6, #1
 80064cc:	e7d9      	b.n	8006482 <_printf_common+0x8e>
	...

080064d0 <_printf_i>:
 80064d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064d4:	460c      	mov	r4, r1
 80064d6:	4691      	mov	r9, r2
 80064d8:	7e27      	ldrb	r7, [r4, #24]
 80064da:	990c      	ldr	r1, [sp, #48]	; 0x30
 80064dc:	2f78      	cmp	r7, #120	; 0x78
 80064de:	4680      	mov	r8, r0
 80064e0:	469a      	mov	sl, r3
 80064e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064e6:	d807      	bhi.n	80064f8 <_printf_i+0x28>
 80064e8:	2f62      	cmp	r7, #98	; 0x62
 80064ea:	d80a      	bhi.n	8006502 <_printf_i+0x32>
 80064ec:	2f00      	cmp	r7, #0
 80064ee:	f000 80d8 	beq.w	80066a2 <_printf_i+0x1d2>
 80064f2:	2f58      	cmp	r7, #88	; 0x58
 80064f4:	f000 80a3 	beq.w	800663e <_printf_i+0x16e>
 80064f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006500:	e03a      	b.n	8006578 <_printf_i+0xa8>
 8006502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006506:	2b15      	cmp	r3, #21
 8006508:	d8f6      	bhi.n	80064f8 <_printf_i+0x28>
 800650a:	a001      	add	r0, pc, #4	; (adr r0, 8006510 <_printf_i+0x40>)
 800650c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006510:	08006569 	.word	0x08006569
 8006514:	0800657d 	.word	0x0800657d
 8006518:	080064f9 	.word	0x080064f9
 800651c:	080064f9 	.word	0x080064f9
 8006520:	080064f9 	.word	0x080064f9
 8006524:	080064f9 	.word	0x080064f9
 8006528:	0800657d 	.word	0x0800657d
 800652c:	080064f9 	.word	0x080064f9
 8006530:	080064f9 	.word	0x080064f9
 8006534:	080064f9 	.word	0x080064f9
 8006538:	080064f9 	.word	0x080064f9
 800653c:	08006689 	.word	0x08006689
 8006540:	080065ad 	.word	0x080065ad
 8006544:	0800666b 	.word	0x0800666b
 8006548:	080064f9 	.word	0x080064f9
 800654c:	080064f9 	.word	0x080064f9
 8006550:	080066ab 	.word	0x080066ab
 8006554:	080064f9 	.word	0x080064f9
 8006558:	080065ad 	.word	0x080065ad
 800655c:	080064f9 	.word	0x080064f9
 8006560:	080064f9 	.word	0x080064f9
 8006564:	08006673 	.word	0x08006673
 8006568:	680b      	ldr	r3, [r1, #0]
 800656a:	1d1a      	adds	r2, r3, #4
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	600a      	str	r2, [r1, #0]
 8006570:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006578:	2301      	movs	r3, #1
 800657a:	e0a3      	b.n	80066c4 <_printf_i+0x1f4>
 800657c:	6825      	ldr	r5, [r4, #0]
 800657e:	6808      	ldr	r0, [r1, #0]
 8006580:	062e      	lsls	r6, r5, #24
 8006582:	f100 0304 	add.w	r3, r0, #4
 8006586:	d50a      	bpl.n	800659e <_printf_i+0xce>
 8006588:	6805      	ldr	r5, [r0, #0]
 800658a:	600b      	str	r3, [r1, #0]
 800658c:	2d00      	cmp	r5, #0
 800658e:	da03      	bge.n	8006598 <_printf_i+0xc8>
 8006590:	232d      	movs	r3, #45	; 0x2d
 8006592:	426d      	negs	r5, r5
 8006594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006598:	485e      	ldr	r0, [pc, #376]	; (8006714 <_printf_i+0x244>)
 800659a:	230a      	movs	r3, #10
 800659c:	e019      	b.n	80065d2 <_printf_i+0x102>
 800659e:	f015 0f40 	tst.w	r5, #64	; 0x40
 80065a2:	6805      	ldr	r5, [r0, #0]
 80065a4:	600b      	str	r3, [r1, #0]
 80065a6:	bf18      	it	ne
 80065a8:	b22d      	sxthne	r5, r5
 80065aa:	e7ef      	b.n	800658c <_printf_i+0xbc>
 80065ac:	680b      	ldr	r3, [r1, #0]
 80065ae:	6825      	ldr	r5, [r4, #0]
 80065b0:	1d18      	adds	r0, r3, #4
 80065b2:	6008      	str	r0, [r1, #0]
 80065b4:	0628      	lsls	r0, r5, #24
 80065b6:	d501      	bpl.n	80065bc <_printf_i+0xec>
 80065b8:	681d      	ldr	r5, [r3, #0]
 80065ba:	e002      	b.n	80065c2 <_printf_i+0xf2>
 80065bc:	0669      	lsls	r1, r5, #25
 80065be:	d5fb      	bpl.n	80065b8 <_printf_i+0xe8>
 80065c0:	881d      	ldrh	r5, [r3, #0]
 80065c2:	4854      	ldr	r0, [pc, #336]	; (8006714 <_printf_i+0x244>)
 80065c4:	2f6f      	cmp	r7, #111	; 0x6f
 80065c6:	bf0c      	ite	eq
 80065c8:	2308      	moveq	r3, #8
 80065ca:	230a      	movne	r3, #10
 80065cc:	2100      	movs	r1, #0
 80065ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065d2:	6866      	ldr	r6, [r4, #4]
 80065d4:	60a6      	str	r6, [r4, #8]
 80065d6:	2e00      	cmp	r6, #0
 80065d8:	bfa2      	ittt	ge
 80065da:	6821      	ldrge	r1, [r4, #0]
 80065dc:	f021 0104 	bicge.w	r1, r1, #4
 80065e0:	6021      	strge	r1, [r4, #0]
 80065e2:	b90d      	cbnz	r5, 80065e8 <_printf_i+0x118>
 80065e4:	2e00      	cmp	r6, #0
 80065e6:	d04d      	beq.n	8006684 <_printf_i+0x1b4>
 80065e8:	4616      	mov	r6, r2
 80065ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80065ee:	fb03 5711 	mls	r7, r3, r1, r5
 80065f2:	5dc7      	ldrb	r7, [r0, r7]
 80065f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065f8:	462f      	mov	r7, r5
 80065fa:	42bb      	cmp	r3, r7
 80065fc:	460d      	mov	r5, r1
 80065fe:	d9f4      	bls.n	80065ea <_printf_i+0x11a>
 8006600:	2b08      	cmp	r3, #8
 8006602:	d10b      	bne.n	800661c <_printf_i+0x14c>
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	07df      	lsls	r7, r3, #31
 8006608:	d508      	bpl.n	800661c <_printf_i+0x14c>
 800660a:	6923      	ldr	r3, [r4, #16]
 800660c:	6861      	ldr	r1, [r4, #4]
 800660e:	4299      	cmp	r1, r3
 8006610:	bfde      	ittt	le
 8006612:	2330      	movle	r3, #48	; 0x30
 8006614:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006618:	f106 36ff 	addle.w	r6, r6, #4294967295
 800661c:	1b92      	subs	r2, r2, r6
 800661e:	6122      	str	r2, [r4, #16]
 8006620:	f8cd a000 	str.w	sl, [sp]
 8006624:	464b      	mov	r3, r9
 8006626:	aa03      	add	r2, sp, #12
 8006628:	4621      	mov	r1, r4
 800662a:	4640      	mov	r0, r8
 800662c:	f7ff fee2 	bl	80063f4 <_printf_common>
 8006630:	3001      	adds	r0, #1
 8006632:	d14c      	bne.n	80066ce <_printf_i+0x1fe>
 8006634:	f04f 30ff 	mov.w	r0, #4294967295
 8006638:	b004      	add	sp, #16
 800663a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800663e:	4835      	ldr	r0, [pc, #212]	; (8006714 <_printf_i+0x244>)
 8006640:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006644:	6823      	ldr	r3, [r4, #0]
 8006646:	680e      	ldr	r6, [r1, #0]
 8006648:	061f      	lsls	r7, r3, #24
 800664a:	f856 5b04 	ldr.w	r5, [r6], #4
 800664e:	600e      	str	r6, [r1, #0]
 8006650:	d514      	bpl.n	800667c <_printf_i+0x1ac>
 8006652:	07d9      	lsls	r1, r3, #31
 8006654:	bf44      	itt	mi
 8006656:	f043 0320 	orrmi.w	r3, r3, #32
 800665a:	6023      	strmi	r3, [r4, #0]
 800665c:	b91d      	cbnz	r5, 8006666 <_printf_i+0x196>
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	f023 0320 	bic.w	r3, r3, #32
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	2310      	movs	r3, #16
 8006668:	e7b0      	b.n	80065cc <_printf_i+0xfc>
 800666a:	6823      	ldr	r3, [r4, #0]
 800666c:	f043 0320 	orr.w	r3, r3, #32
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	2378      	movs	r3, #120	; 0x78
 8006674:	4828      	ldr	r0, [pc, #160]	; (8006718 <_printf_i+0x248>)
 8006676:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800667a:	e7e3      	b.n	8006644 <_printf_i+0x174>
 800667c:	065e      	lsls	r6, r3, #25
 800667e:	bf48      	it	mi
 8006680:	b2ad      	uxthmi	r5, r5
 8006682:	e7e6      	b.n	8006652 <_printf_i+0x182>
 8006684:	4616      	mov	r6, r2
 8006686:	e7bb      	b.n	8006600 <_printf_i+0x130>
 8006688:	680b      	ldr	r3, [r1, #0]
 800668a:	6826      	ldr	r6, [r4, #0]
 800668c:	6960      	ldr	r0, [r4, #20]
 800668e:	1d1d      	adds	r5, r3, #4
 8006690:	600d      	str	r5, [r1, #0]
 8006692:	0635      	lsls	r5, r6, #24
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	d501      	bpl.n	800669c <_printf_i+0x1cc>
 8006698:	6018      	str	r0, [r3, #0]
 800669a:	e002      	b.n	80066a2 <_printf_i+0x1d2>
 800669c:	0671      	lsls	r1, r6, #25
 800669e:	d5fb      	bpl.n	8006698 <_printf_i+0x1c8>
 80066a0:	8018      	strh	r0, [r3, #0]
 80066a2:	2300      	movs	r3, #0
 80066a4:	6123      	str	r3, [r4, #16]
 80066a6:	4616      	mov	r6, r2
 80066a8:	e7ba      	b.n	8006620 <_printf_i+0x150>
 80066aa:	680b      	ldr	r3, [r1, #0]
 80066ac:	1d1a      	adds	r2, r3, #4
 80066ae:	600a      	str	r2, [r1, #0]
 80066b0:	681e      	ldr	r6, [r3, #0]
 80066b2:	6862      	ldr	r2, [r4, #4]
 80066b4:	2100      	movs	r1, #0
 80066b6:	4630      	mov	r0, r6
 80066b8:	f7f9 fd92 	bl	80001e0 <memchr>
 80066bc:	b108      	cbz	r0, 80066c2 <_printf_i+0x1f2>
 80066be:	1b80      	subs	r0, r0, r6
 80066c0:	6060      	str	r0, [r4, #4]
 80066c2:	6863      	ldr	r3, [r4, #4]
 80066c4:	6123      	str	r3, [r4, #16]
 80066c6:	2300      	movs	r3, #0
 80066c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066cc:	e7a8      	b.n	8006620 <_printf_i+0x150>
 80066ce:	6923      	ldr	r3, [r4, #16]
 80066d0:	4632      	mov	r2, r6
 80066d2:	4649      	mov	r1, r9
 80066d4:	4640      	mov	r0, r8
 80066d6:	47d0      	blx	sl
 80066d8:	3001      	adds	r0, #1
 80066da:	d0ab      	beq.n	8006634 <_printf_i+0x164>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	079b      	lsls	r3, r3, #30
 80066e0:	d413      	bmi.n	800670a <_printf_i+0x23a>
 80066e2:	68e0      	ldr	r0, [r4, #12]
 80066e4:	9b03      	ldr	r3, [sp, #12]
 80066e6:	4298      	cmp	r0, r3
 80066e8:	bfb8      	it	lt
 80066ea:	4618      	movlt	r0, r3
 80066ec:	e7a4      	b.n	8006638 <_printf_i+0x168>
 80066ee:	2301      	movs	r3, #1
 80066f0:	4632      	mov	r2, r6
 80066f2:	4649      	mov	r1, r9
 80066f4:	4640      	mov	r0, r8
 80066f6:	47d0      	blx	sl
 80066f8:	3001      	adds	r0, #1
 80066fa:	d09b      	beq.n	8006634 <_printf_i+0x164>
 80066fc:	3501      	adds	r5, #1
 80066fe:	68e3      	ldr	r3, [r4, #12]
 8006700:	9903      	ldr	r1, [sp, #12]
 8006702:	1a5b      	subs	r3, r3, r1
 8006704:	42ab      	cmp	r3, r5
 8006706:	dcf2      	bgt.n	80066ee <_printf_i+0x21e>
 8006708:	e7eb      	b.n	80066e2 <_printf_i+0x212>
 800670a:	2500      	movs	r5, #0
 800670c:	f104 0619 	add.w	r6, r4, #25
 8006710:	e7f5      	b.n	80066fe <_printf_i+0x22e>
 8006712:	bf00      	nop
 8006714:	0800b82a 	.word	0x0800b82a
 8006718:	0800b83b 	.word	0x0800b83b

0800671c <_scanf_float>:
 800671c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006720:	b087      	sub	sp, #28
 8006722:	4617      	mov	r7, r2
 8006724:	9303      	str	r3, [sp, #12]
 8006726:	688b      	ldr	r3, [r1, #8]
 8006728:	1e5a      	subs	r2, r3, #1
 800672a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800672e:	bf83      	ittte	hi
 8006730:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006734:	195b      	addhi	r3, r3, r5
 8006736:	9302      	strhi	r3, [sp, #8]
 8006738:	2300      	movls	r3, #0
 800673a:	bf86      	itte	hi
 800673c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006740:	608b      	strhi	r3, [r1, #8]
 8006742:	9302      	strls	r3, [sp, #8]
 8006744:	680b      	ldr	r3, [r1, #0]
 8006746:	468b      	mov	fp, r1
 8006748:	2500      	movs	r5, #0
 800674a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800674e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006752:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006756:	4680      	mov	r8, r0
 8006758:	460c      	mov	r4, r1
 800675a:	465e      	mov	r6, fp
 800675c:	46aa      	mov	sl, r5
 800675e:	46a9      	mov	r9, r5
 8006760:	9501      	str	r5, [sp, #4]
 8006762:	68a2      	ldr	r2, [r4, #8]
 8006764:	b152      	cbz	r2, 800677c <_scanf_float+0x60>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	2b4e      	cmp	r3, #78	; 0x4e
 800676c:	d864      	bhi.n	8006838 <_scanf_float+0x11c>
 800676e:	2b40      	cmp	r3, #64	; 0x40
 8006770:	d83c      	bhi.n	80067ec <_scanf_float+0xd0>
 8006772:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006776:	b2c8      	uxtb	r0, r1
 8006778:	280e      	cmp	r0, #14
 800677a:	d93a      	bls.n	80067f2 <_scanf_float+0xd6>
 800677c:	f1b9 0f00 	cmp.w	r9, #0
 8006780:	d003      	beq.n	800678a <_scanf_float+0x6e>
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800678e:	f1ba 0f01 	cmp.w	sl, #1
 8006792:	f200 8113 	bhi.w	80069bc <_scanf_float+0x2a0>
 8006796:	455e      	cmp	r6, fp
 8006798:	f200 8105 	bhi.w	80069a6 <_scanf_float+0x28a>
 800679c:	2501      	movs	r5, #1
 800679e:	4628      	mov	r0, r5
 80067a0:	b007      	add	sp, #28
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80067aa:	2a0d      	cmp	r2, #13
 80067ac:	d8e6      	bhi.n	800677c <_scanf_float+0x60>
 80067ae:	a101      	add	r1, pc, #4	; (adr r1, 80067b4 <_scanf_float+0x98>)
 80067b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80067b4:	080068f3 	.word	0x080068f3
 80067b8:	0800677d 	.word	0x0800677d
 80067bc:	0800677d 	.word	0x0800677d
 80067c0:	0800677d 	.word	0x0800677d
 80067c4:	08006953 	.word	0x08006953
 80067c8:	0800692b 	.word	0x0800692b
 80067cc:	0800677d 	.word	0x0800677d
 80067d0:	0800677d 	.word	0x0800677d
 80067d4:	08006901 	.word	0x08006901
 80067d8:	0800677d 	.word	0x0800677d
 80067dc:	0800677d 	.word	0x0800677d
 80067e0:	0800677d 	.word	0x0800677d
 80067e4:	0800677d 	.word	0x0800677d
 80067e8:	080068b9 	.word	0x080068b9
 80067ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80067f0:	e7db      	b.n	80067aa <_scanf_float+0x8e>
 80067f2:	290e      	cmp	r1, #14
 80067f4:	d8c2      	bhi.n	800677c <_scanf_float+0x60>
 80067f6:	a001      	add	r0, pc, #4	; (adr r0, 80067fc <_scanf_float+0xe0>)
 80067f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80067fc:	080068ab 	.word	0x080068ab
 8006800:	0800677d 	.word	0x0800677d
 8006804:	080068ab 	.word	0x080068ab
 8006808:	0800693f 	.word	0x0800693f
 800680c:	0800677d 	.word	0x0800677d
 8006810:	08006859 	.word	0x08006859
 8006814:	08006895 	.word	0x08006895
 8006818:	08006895 	.word	0x08006895
 800681c:	08006895 	.word	0x08006895
 8006820:	08006895 	.word	0x08006895
 8006824:	08006895 	.word	0x08006895
 8006828:	08006895 	.word	0x08006895
 800682c:	08006895 	.word	0x08006895
 8006830:	08006895 	.word	0x08006895
 8006834:	08006895 	.word	0x08006895
 8006838:	2b6e      	cmp	r3, #110	; 0x6e
 800683a:	d809      	bhi.n	8006850 <_scanf_float+0x134>
 800683c:	2b60      	cmp	r3, #96	; 0x60
 800683e:	d8b2      	bhi.n	80067a6 <_scanf_float+0x8a>
 8006840:	2b54      	cmp	r3, #84	; 0x54
 8006842:	d077      	beq.n	8006934 <_scanf_float+0x218>
 8006844:	2b59      	cmp	r3, #89	; 0x59
 8006846:	d199      	bne.n	800677c <_scanf_float+0x60>
 8006848:	2d07      	cmp	r5, #7
 800684a:	d197      	bne.n	800677c <_scanf_float+0x60>
 800684c:	2508      	movs	r5, #8
 800684e:	e029      	b.n	80068a4 <_scanf_float+0x188>
 8006850:	2b74      	cmp	r3, #116	; 0x74
 8006852:	d06f      	beq.n	8006934 <_scanf_float+0x218>
 8006854:	2b79      	cmp	r3, #121	; 0x79
 8006856:	e7f6      	b.n	8006846 <_scanf_float+0x12a>
 8006858:	6821      	ldr	r1, [r4, #0]
 800685a:	05c8      	lsls	r0, r1, #23
 800685c:	d51a      	bpl.n	8006894 <_scanf_float+0x178>
 800685e:	9b02      	ldr	r3, [sp, #8]
 8006860:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006864:	6021      	str	r1, [r4, #0]
 8006866:	f109 0901 	add.w	r9, r9, #1
 800686a:	b11b      	cbz	r3, 8006874 <_scanf_float+0x158>
 800686c:	3b01      	subs	r3, #1
 800686e:	3201      	adds	r2, #1
 8006870:	9302      	str	r3, [sp, #8]
 8006872:	60a2      	str	r2, [r4, #8]
 8006874:	68a3      	ldr	r3, [r4, #8]
 8006876:	3b01      	subs	r3, #1
 8006878:	60a3      	str	r3, [r4, #8]
 800687a:	6923      	ldr	r3, [r4, #16]
 800687c:	3301      	adds	r3, #1
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3b01      	subs	r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	607b      	str	r3, [r7, #4]
 8006888:	f340 8084 	ble.w	8006994 <_scanf_float+0x278>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	3301      	adds	r3, #1
 8006890:	603b      	str	r3, [r7, #0]
 8006892:	e766      	b.n	8006762 <_scanf_float+0x46>
 8006894:	eb1a 0f05 	cmn.w	sl, r5
 8006898:	f47f af70 	bne.w	800677c <_scanf_float+0x60>
 800689c:	6822      	ldr	r2, [r4, #0]
 800689e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80068a2:	6022      	str	r2, [r4, #0]
 80068a4:	f806 3b01 	strb.w	r3, [r6], #1
 80068a8:	e7e4      	b.n	8006874 <_scanf_float+0x158>
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	0610      	lsls	r0, r2, #24
 80068ae:	f57f af65 	bpl.w	800677c <_scanf_float+0x60>
 80068b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068b6:	e7f4      	b.n	80068a2 <_scanf_float+0x186>
 80068b8:	f1ba 0f00 	cmp.w	sl, #0
 80068bc:	d10e      	bne.n	80068dc <_scanf_float+0x1c0>
 80068be:	f1b9 0f00 	cmp.w	r9, #0
 80068c2:	d10e      	bne.n	80068e2 <_scanf_float+0x1c6>
 80068c4:	6822      	ldr	r2, [r4, #0]
 80068c6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068ca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068ce:	d108      	bne.n	80068e2 <_scanf_float+0x1c6>
 80068d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068d4:	6022      	str	r2, [r4, #0]
 80068d6:	f04f 0a01 	mov.w	sl, #1
 80068da:	e7e3      	b.n	80068a4 <_scanf_float+0x188>
 80068dc:	f1ba 0f02 	cmp.w	sl, #2
 80068e0:	d055      	beq.n	800698e <_scanf_float+0x272>
 80068e2:	2d01      	cmp	r5, #1
 80068e4:	d002      	beq.n	80068ec <_scanf_float+0x1d0>
 80068e6:	2d04      	cmp	r5, #4
 80068e8:	f47f af48 	bne.w	800677c <_scanf_float+0x60>
 80068ec:	3501      	adds	r5, #1
 80068ee:	b2ed      	uxtb	r5, r5
 80068f0:	e7d8      	b.n	80068a4 <_scanf_float+0x188>
 80068f2:	f1ba 0f01 	cmp.w	sl, #1
 80068f6:	f47f af41 	bne.w	800677c <_scanf_float+0x60>
 80068fa:	f04f 0a02 	mov.w	sl, #2
 80068fe:	e7d1      	b.n	80068a4 <_scanf_float+0x188>
 8006900:	b97d      	cbnz	r5, 8006922 <_scanf_float+0x206>
 8006902:	f1b9 0f00 	cmp.w	r9, #0
 8006906:	f47f af3c 	bne.w	8006782 <_scanf_float+0x66>
 800690a:	6822      	ldr	r2, [r4, #0]
 800690c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006910:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006914:	f47f af39 	bne.w	800678a <_scanf_float+0x6e>
 8006918:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800691c:	6022      	str	r2, [r4, #0]
 800691e:	2501      	movs	r5, #1
 8006920:	e7c0      	b.n	80068a4 <_scanf_float+0x188>
 8006922:	2d03      	cmp	r5, #3
 8006924:	d0e2      	beq.n	80068ec <_scanf_float+0x1d0>
 8006926:	2d05      	cmp	r5, #5
 8006928:	e7de      	b.n	80068e8 <_scanf_float+0x1cc>
 800692a:	2d02      	cmp	r5, #2
 800692c:	f47f af26 	bne.w	800677c <_scanf_float+0x60>
 8006930:	2503      	movs	r5, #3
 8006932:	e7b7      	b.n	80068a4 <_scanf_float+0x188>
 8006934:	2d06      	cmp	r5, #6
 8006936:	f47f af21 	bne.w	800677c <_scanf_float+0x60>
 800693a:	2507      	movs	r5, #7
 800693c:	e7b2      	b.n	80068a4 <_scanf_float+0x188>
 800693e:	6822      	ldr	r2, [r4, #0]
 8006940:	0591      	lsls	r1, r2, #22
 8006942:	f57f af1b 	bpl.w	800677c <_scanf_float+0x60>
 8006946:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800694a:	6022      	str	r2, [r4, #0]
 800694c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006950:	e7a8      	b.n	80068a4 <_scanf_float+0x188>
 8006952:	6822      	ldr	r2, [r4, #0]
 8006954:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006958:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800695c:	d006      	beq.n	800696c <_scanf_float+0x250>
 800695e:	0550      	lsls	r0, r2, #21
 8006960:	f57f af0c 	bpl.w	800677c <_scanf_float+0x60>
 8006964:	f1b9 0f00 	cmp.w	r9, #0
 8006968:	f43f af0f 	beq.w	800678a <_scanf_float+0x6e>
 800696c:	0591      	lsls	r1, r2, #22
 800696e:	bf58      	it	pl
 8006970:	9901      	ldrpl	r1, [sp, #4]
 8006972:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006976:	bf58      	it	pl
 8006978:	eba9 0101 	subpl.w	r1, r9, r1
 800697c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006980:	bf58      	it	pl
 8006982:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006986:	6022      	str	r2, [r4, #0]
 8006988:	f04f 0900 	mov.w	r9, #0
 800698c:	e78a      	b.n	80068a4 <_scanf_float+0x188>
 800698e:	f04f 0a03 	mov.w	sl, #3
 8006992:	e787      	b.n	80068a4 <_scanf_float+0x188>
 8006994:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006998:	4639      	mov	r1, r7
 800699a:	4640      	mov	r0, r8
 800699c:	4798      	blx	r3
 800699e:	2800      	cmp	r0, #0
 80069a0:	f43f aedf 	beq.w	8006762 <_scanf_float+0x46>
 80069a4:	e6ea      	b.n	800677c <_scanf_float+0x60>
 80069a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069ae:	463a      	mov	r2, r7
 80069b0:	4640      	mov	r0, r8
 80069b2:	4798      	blx	r3
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	6123      	str	r3, [r4, #16]
 80069ba:	e6ec      	b.n	8006796 <_scanf_float+0x7a>
 80069bc:	1e6b      	subs	r3, r5, #1
 80069be:	2b06      	cmp	r3, #6
 80069c0:	d825      	bhi.n	8006a0e <_scanf_float+0x2f2>
 80069c2:	2d02      	cmp	r5, #2
 80069c4:	d836      	bhi.n	8006a34 <_scanf_float+0x318>
 80069c6:	455e      	cmp	r6, fp
 80069c8:	f67f aee8 	bls.w	800679c <_scanf_float+0x80>
 80069cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069d4:	463a      	mov	r2, r7
 80069d6:	4640      	mov	r0, r8
 80069d8:	4798      	blx	r3
 80069da:	6923      	ldr	r3, [r4, #16]
 80069dc:	3b01      	subs	r3, #1
 80069de:	6123      	str	r3, [r4, #16]
 80069e0:	e7f1      	b.n	80069c6 <_scanf_float+0x2aa>
 80069e2:	9802      	ldr	r0, [sp, #8]
 80069e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069e8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80069ec:	9002      	str	r0, [sp, #8]
 80069ee:	463a      	mov	r2, r7
 80069f0:	4640      	mov	r0, r8
 80069f2:	4798      	blx	r3
 80069f4:	6923      	ldr	r3, [r4, #16]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	6123      	str	r3, [r4, #16]
 80069fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069fe:	fa5f fa8a 	uxtb.w	sl, sl
 8006a02:	f1ba 0f02 	cmp.w	sl, #2
 8006a06:	d1ec      	bne.n	80069e2 <_scanf_float+0x2c6>
 8006a08:	3d03      	subs	r5, #3
 8006a0a:	b2ed      	uxtb	r5, r5
 8006a0c:	1b76      	subs	r6, r6, r5
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	05da      	lsls	r2, r3, #23
 8006a12:	d52f      	bpl.n	8006a74 <_scanf_float+0x358>
 8006a14:	055b      	lsls	r3, r3, #21
 8006a16:	d510      	bpl.n	8006a3a <_scanf_float+0x31e>
 8006a18:	455e      	cmp	r6, fp
 8006a1a:	f67f aebf 	bls.w	800679c <_scanf_float+0x80>
 8006a1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a26:	463a      	mov	r2, r7
 8006a28:	4640      	mov	r0, r8
 8006a2a:	4798      	blx	r3
 8006a2c:	6923      	ldr	r3, [r4, #16]
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	6123      	str	r3, [r4, #16]
 8006a32:	e7f1      	b.n	8006a18 <_scanf_float+0x2fc>
 8006a34:	46aa      	mov	sl, r5
 8006a36:	9602      	str	r6, [sp, #8]
 8006a38:	e7df      	b.n	80069fa <_scanf_float+0x2de>
 8006a3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	2965      	cmp	r1, #101	; 0x65
 8006a42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a46:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a4a:	6123      	str	r3, [r4, #16]
 8006a4c:	d00c      	beq.n	8006a68 <_scanf_float+0x34c>
 8006a4e:	2945      	cmp	r1, #69	; 0x45
 8006a50:	d00a      	beq.n	8006a68 <_scanf_float+0x34c>
 8006a52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a56:	463a      	mov	r2, r7
 8006a58:	4640      	mov	r0, r8
 8006a5a:	4798      	blx	r3
 8006a5c:	6923      	ldr	r3, [r4, #16]
 8006a5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a62:	3b01      	subs	r3, #1
 8006a64:	1eb5      	subs	r5, r6, #2
 8006a66:	6123      	str	r3, [r4, #16]
 8006a68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a6c:	463a      	mov	r2, r7
 8006a6e:	4640      	mov	r0, r8
 8006a70:	4798      	blx	r3
 8006a72:	462e      	mov	r6, r5
 8006a74:	6825      	ldr	r5, [r4, #0]
 8006a76:	f015 0510 	ands.w	r5, r5, #16
 8006a7a:	d158      	bne.n	8006b2e <_scanf_float+0x412>
 8006a7c:	7035      	strb	r5, [r6, #0]
 8006a7e:	6823      	ldr	r3, [r4, #0]
 8006a80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a88:	d11c      	bne.n	8006ac4 <_scanf_float+0x3a8>
 8006a8a:	9b01      	ldr	r3, [sp, #4]
 8006a8c:	454b      	cmp	r3, r9
 8006a8e:	eba3 0209 	sub.w	r2, r3, r9
 8006a92:	d124      	bne.n	8006ade <_scanf_float+0x3c2>
 8006a94:	2200      	movs	r2, #0
 8006a96:	4659      	mov	r1, fp
 8006a98:	4640      	mov	r0, r8
 8006a9a:	f000 ff0b 	bl	80078b4 <_strtod_r>
 8006a9e:	9b03      	ldr	r3, [sp, #12]
 8006aa0:	6821      	ldr	r1, [r4, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f011 0f02 	tst.w	r1, #2
 8006aa8:	ec57 6b10 	vmov	r6, r7, d0
 8006aac:	f103 0204 	add.w	r2, r3, #4
 8006ab0:	d020      	beq.n	8006af4 <_scanf_float+0x3d8>
 8006ab2:	9903      	ldr	r1, [sp, #12]
 8006ab4:	600a      	str	r2, [r1, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	e9c3 6700 	strd	r6, r7, [r3]
 8006abc:	68e3      	ldr	r3, [r4, #12]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	60e3      	str	r3, [r4, #12]
 8006ac2:	e66c      	b.n	800679e <_scanf_float+0x82>
 8006ac4:	9b04      	ldr	r3, [sp, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0e4      	beq.n	8006a94 <_scanf_float+0x378>
 8006aca:	9905      	ldr	r1, [sp, #20]
 8006acc:	230a      	movs	r3, #10
 8006ace:	462a      	mov	r2, r5
 8006ad0:	3101      	adds	r1, #1
 8006ad2:	4640      	mov	r0, r8
 8006ad4:	f000 ff78 	bl	80079c8 <_strtol_r>
 8006ad8:	9b04      	ldr	r3, [sp, #16]
 8006ada:	9e05      	ldr	r6, [sp, #20]
 8006adc:	1ac2      	subs	r2, r0, r3
 8006ade:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006ae2:	429e      	cmp	r6, r3
 8006ae4:	bf28      	it	cs
 8006ae6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006aea:	4912      	ldr	r1, [pc, #72]	; (8006b34 <_scanf_float+0x418>)
 8006aec:	4630      	mov	r0, r6
 8006aee:	f000 f82b 	bl	8006b48 <siprintf>
 8006af2:	e7cf      	b.n	8006a94 <_scanf_float+0x378>
 8006af4:	f011 0f04 	tst.w	r1, #4
 8006af8:	9903      	ldr	r1, [sp, #12]
 8006afa:	600a      	str	r2, [r1, #0]
 8006afc:	d1db      	bne.n	8006ab6 <_scanf_float+0x39a>
 8006afe:	f8d3 8000 	ldr.w	r8, [r3]
 8006b02:	ee10 2a10 	vmov	r2, s0
 8006b06:	ee10 0a10 	vmov	r0, s0
 8006b0a:	463b      	mov	r3, r7
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	f7fa f80d 	bl	8000b2c <__aeabi_dcmpun>
 8006b12:	b128      	cbz	r0, 8006b20 <_scanf_float+0x404>
 8006b14:	4808      	ldr	r0, [pc, #32]	; (8006b38 <_scanf_float+0x41c>)
 8006b16:	f000 f811 	bl	8006b3c <nanf>
 8006b1a:	ed88 0a00 	vstr	s0, [r8]
 8006b1e:	e7cd      	b.n	8006abc <_scanf_float+0x3a0>
 8006b20:	4630      	mov	r0, r6
 8006b22:	4639      	mov	r1, r7
 8006b24:	f7fa f860 	bl	8000be8 <__aeabi_d2f>
 8006b28:	f8c8 0000 	str.w	r0, [r8]
 8006b2c:	e7c6      	b.n	8006abc <_scanf_float+0x3a0>
 8006b2e:	2500      	movs	r5, #0
 8006b30:	e635      	b.n	800679e <_scanf_float+0x82>
 8006b32:	bf00      	nop
 8006b34:	0800b84c 	.word	0x0800b84c
 8006b38:	0800bc68 	.word	0x0800bc68

08006b3c <nanf>:
 8006b3c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006b44 <nanf+0x8>
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	7fc00000 	.word	0x7fc00000

08006b48 <siprintf>:
 8006b48:	b40e      	push	{r1, r2, r3}
 8006b4a:	b500      	push	{lr}
 8006b4c:	b09c      	sub	sp, #112	; 0x70
 8006b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8006b50:	9002      	str	r0, [sp, #8]
 8006b52:	9006      	str	r0, [sp, #24]
 8006b54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b58:	4809      	ldr	r0, [pc, #36]	; (8006b80 <siprintf+0x38>)
 8006b5a:	9107      	str	r1, [sp, #28]
 8006b5c:	9104      	str	r1, [sp, #16]
 8006b5e:	4909      	ldr	r1, [pc, #36]	; (8006b84 <siprintf+0x3c>)
 8006b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b64:	9105      	str	r1, [sp, #20]
 8006b66:	6800      	ldr	r0, [r0, #0]
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	a902      	add	r1, sp, #8
 8006b6c:	f002 ff14 	bl	8009998 <_svfiprintf_r>
 8006b70:	9b02      	ldr	r3, [sp, #8]
 8006b72:	2200      	movs	r2, #0
 8006b74:	701a      	strb	r2, [r3, #0]
 8006b76:	b01c      	add	sp, #112	; 0x70
 8006b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b7c:	b003      	add	sp, #12
 8006b7e:	4770      	bx	lr
 8006b80:	200000bc 	.word	0x200000bc
 8006b84:	ffff0208 	.word	0xffff0208

08006b88 <strcat>:
 8006b88:	b510      	push	{r4, lr}
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	7814      	ldrb	r4, [r2, #0]
 8006b8e:	4613      	mov	r3, r2
 8006b90:	3201      	adds	r2, #1
 8006b92:	2c00      	cmp	r4, #0
 8006b94:	d1fa      	bne.n	8006b8c <strcat+0x4>
 8006b96:	3b01      	subs	r3, #1
 8006b98:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b9c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ba0:	2a00      	cmp	r2, #0
 8006ba2:	d1f9      	bne.n	8006b98 <strcat+0x10>
 8006ba4:	bd10      	pop	{r4, pc}

08006ba6 <strlcat>:
 8006ba6:	b570      	push	{r4, r5, r6, lr}
 8006ba8:	4604      	mov	r4, r0
 8006baa:	1916      	adds	r6, r2, r4
 8006bac:	4608      	mov	r0, r1
 8006bae:	4621      	mov	r1, r4
 8006bb0:	42b1      	cmp	r1, r6
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	d106      	bne.n	8006bc4 <strlcat+0x1e>
 8006bb6:	1b1c      	subs	r4, r3, r4
 8006bb8:	1b12      	subs	r2, r2, r4
 8006bba:	d108      	bne.n	8006bce <strlcat+0x28>
 8006bbc:	f7f9 fb08 	bl	80001d0 <strlen>
 8006bc0:	4420      	add	r0, r4
 8006bc2:	bd70      	pop	{r4, r5, r6, pc}
 8006bc4:	781d      	ldrb	r5, [r3, #0]
 8006bc6:	3101      	adds	r1, #1
 8006bc8:	2d00      	cmp	r5, #0
 8006bca:	d1f1      	bne.n	8006bb0 <strlcat+0xa>
 8006bcc:	e7f3      	b.n	8006bb6 <strlcat+0x10>
 8006bce:	4606      	mov	r6, r0
 8006bd0:	4631      	mov	r1, r6
 8006bd2:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006bd6:	b915      	cbnz	r5, 8006bde <strlcat+0x38>
 8006bd8:	701d      	strb	r5, [r3, #0]
 8006bda:	1a08      	subs	r0, r1, r0
 8006bdc:	e7f0      	b.n	8006bc0 <strlcat+0x1a>
 8006bde:	2a01      	cmp	r2, #1
 8006be0:	bf1c      	itt	ne
 8006be2:	f803 5b01 	strbne.w	r5, [r3], #1
 8006be6:	f102 32ff 	addne.w	r2, r2, #4294967295
 8006bea:	e7f1      	b.n	8006bd0 <strlcat+0x2a>

08006bec <strlcpy>:
 8006bec:	b510      	push	{r4, lr}
 8006bee:	460b      	mov	r3, r1
 8006bf0:	b162      	cbz	r2, 8006c0c <strlcpy+0x20>
 8006bf2:	3a01      	subs	r2, #1
 8006bf4:	d008      	beq.n	8006c08 <strlcpy+0x1c>
 8006bf6:	f813 4b01 	ldrb.w	r4, [r3], #1
 8006bfa:	f800 4b01 	strb.w	r4, [r0], #1
 8006bfe:	2c00      	cmp	r4, #0
 8006c00:	d1f7      	bne.n	8006bf2 <strlcpy+0x6>
 8006c02:	1a58      	subs	r0, r3, r1
 8006c04:	3801      	subs	r0, #1
 8006c06:	bd10      	pop	{r4, pc}
 8006c08:	2200      	movs	r2, #0
 8006c0a:	7002      	strb	r2, [r0, #0]
 8006c0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c10:	2a00      	cmp	r2, #0
 8006c12:	d1fb      	bne.n	8006c0c <strlcpy+0x20>
 8006c14:	e7f5      	b.n	8006c02 <strlcpy+0x16>

08006c16 <strncat>:
 8006c16:	b530      	push	{r4, r5, lr}
 8006c18:	4604      	mov	r4, r0
 8006c1a:	7825      	ldrb	r5, [r4, #0]
 8006c1c:	4623      	mov	r3, r4
 8006c1e:	3401      	adds	r4, #1
 8006c20:	2d00      	cmp	r5, #0
 8006c22:	d1fa      	bne.n	8006c1a <strncat+0x4>
 8006c24:	3a01      	subs	r2, #1
 8006c26:	d304      	bcc.n	8006c32 <strncat+0x1c>
 8006c28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c2c:	f803 4b01 	strb.w	r4, [r3], #1
 8006c30:	b904      	cbnz	r4, 8006c34 <strncat+0x1e>
 8006c32:	bd30      	pop	{r4, r5, pc}
 8006c34:	2a00      	cmp	r2, #0
 8006c36:	d1f5      	bne.n	8006c24 <strncat+0xe>
 8006c38:	701a      	strb	r2, [r3, #0]
 8006c3a:	e7f3      	b.n	8006c24 <strncat+0xe>

08006c3c <strncpy>:
 8006c3c:	b510      	push	{r4, lr}
 8006c3e:	3901      	subs	r1, #1
 8006c40:	4603      	mov	r3, r0
 8006c42:	b132      	cbz	r2, 8006c52 <strncpy+0x16>
 8006c44:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006c48:	f803 4b01 	strb.w	r4, [r3], #1
 8006c4c:	3a01      	subs	r2, #1
 8006c4e:	2c00      	cmp	r4, #0
 8006c50:	d1f7      	bne.n	8006c42 <strncpy+0x6>
 8006c52:	441a      	add	r2, r3
 8006c54:	2100      	movs	r1, #0
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d100      	bne.n	8006c5c <strncpy+0x20>
 8006c5a:	bd10      	pop	{r4, pc}
 8006c5c:	f803 1b01 	strb.w	r1, [r3], #1
 8006c60:	e7f9      	b.n	8006c56 <strncpy+0x1a>

08006c62 <sulp>:
 8006c62:	b570      	push	{r4, r5, r6, lr}
 8006c64:	4604      	mov	r4, r0
 8006c66:	460d      	mov	r5, r1
 8006c68:	ec45 4b10 	vmov	d0, r4, r5
 8006c6c:	4616      	mov	r6, r2
 8006c6e:	f002 fc2f 	bl	80094d0 <__ulp>
 8006c72:	ec51 0b10 	vmov	r0, r1, d0
 8006c76:	b17e      	cbz	r6, 8006c98 <sulp+0x36>
 8006c78:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006c7c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	dd09      	ble.n	8006c98 <sulp+0x36>
 8006c84:	051b      	lsls	r3, r3, #20
 8006c86:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006c8a:	2400      	movs	r4, #0
 8006c8c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006c90:	4622      	mov	r2, r4
 8006c92:	462b      	mov	r3, r5
 8006c94:	f7f9 fcb0 	bl	80005f8 <__aeabi_dmul>
 8006c98:	bd70      	pop	{r4, r5, r6, pc}
 8006c9a:	0000      	movs	r0, r0
 8006c9c:	0000      	movs	r0, r0
	...

08006ca0 <_strtod_l>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	b0a3      	sub	sp, #140	; 0x8c
 8006ca6:	461f      	mov	r7, r3
 8006ca8:	2300      	movs	r3, #0
 8006caa:	931e      	str	r3, [sp, #120]	; 0x78
 8006cac:	4ba4      	ldr	r3, [pc, #656]	; (8006f40 <_strtod_l+0x2a0>)
 8006cae:	9219      	str	r2, [sp, #100]	; 0x64
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	9307      	str	r3, [sp, #28]
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	4688      	mov	r8, r1
 8006cba:	f7f9 fa89 	bl	80001d0 <strlen>
 8006cbe:	f04f 0a00 	mov.w	sl, #0
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	f04f 0b00 	mov.w	fp, #0
 8006cc8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006ccc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cce:	781a      	ldrb	r2, [r3, #0]
 8006cd0:	2a2b      	cmp	r2, #43	; 0x2b
 8006cd2:	d04c      	beq.n	8006d6e <_strtod_l+0xce>
 8006cd4:	d839      	bhi.n	8006d4a <_strtod_l+0xaa>
 8006cd6:	2a0d      	cmp	r2, #13
 8006cd8:	d832      	bhi.n	8006d40 <_strtod_l+0xa0>
 8006cda:	2a08      	cmp	r2, #8
 8006cdc:	d832      	bhi.n	8006d44 <_strtod_l+0xa4>
 8006cde:	2a00      	cmp	r2, #0
 8006ce0:	d03c      	beq.n	8006d5c <_strtod_l+0xbc>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	930e      	str	r3, [sp, #56]	; 0x38
 8006ce6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006ce8:	7833      	ldrb	r3, [r6, #0]
 8006cea:	2b30      	cmp	r3, #48	; 0x30
 8006cec:	f040 80b4 	bne.w	8006e58 <_strtod_l+0x1b8>
 8006cf0:	7873      	ldrb	r3, [r6, #1]
 8006cf2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006cf6:	2b58      	cmp	r3, #88	; 0x58
 8006cf8:	d16c      	bne.n	8006dd4 <_strtod_l+0x134>
 8006cfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cfc:	9301      	str	r3, [sp, #4]
 8006cfe:	ab1e      	add	r3, sp, #120	; 0x78
 8006d00:	9702      	str	r7, [sp, #8]
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	4a8f      	ldr	r2, [pc, #572]	; (8006f44 <_strtod_l+0x2a4>)
 8006d06:	ab1f      	add	r3, sp, #124	; 0x7c
 8006d08:	a91d      	add	r1, sp, #116	; 0x74
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	f001 fd40 	bl	8008790 <__gethex>
 8006d10:	f010 0707 	ands.w	r7, r0, #7
 8006d14:	4605      	mov	r5, r0
 8006d16:	d005      	beq.n	8006d24 <_strtod_l+0x84>
 8006d18:	2f06      	cmp	r7, #6
 8006d1a:	d12a      	bne.n	8006d72 <_strtod_l+0xd2>
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	2300      	movs	r3, #0
 8006d20:	961d      	str	r6, [sp, #116]	; 0x74
 8006d22:	930e      	str	r3, [sp, #56]	; 0x38
 8006d24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f040 8596 	bne.w	8007858 <_strtod_l+0xbb8>
 8006d2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d2e:	b1db      	cbz	r3, 8006d68 <_strtod_l+0xc8>
 8006d30:	4652      	mov	r2, sl
 8006d32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006d36:	ec43 2b10 	vmov	d0, r2, r3
 8006d3a:	b023      	add	sp, #140	; 0x8c
 8006d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d40:	2a20      	cmp	r2, #32
 8006d42:	d1ce      	bne.n	8006ce2 <_strtod_l+0x42>
 8006d44:	3301      	adds	r3, #1
 8006d46:	931d      	str	r3, [sp, #116]	; 0x74
 8006d48:	e7c0      	b.n	8006ccc <_strtod_l+0x2c>
 8006d4a:	2a2d      	cmp	r2, #45	; 0x2d
 8006d4c:	d1c9      	bne.n	8006ce2 <_strtod_l+0x42>
 8006d4e:	2201      	movs	r2, #1
 8006d50:	920e      	str	r2, [sp, #56]	; 0x38
 8006d52:	1c5a      	adds	r2, r3, #1
 8006d54:	921d      	str	r2, [sp, #116]	; 0x74
 8006d56:	785b      	ldrb	r3, [r3, #1]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1c4      	bne.n	8006ce6 <_strtod_l+0x46>
 8006d5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d5e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f040 8576 	bne.w	8007854 <_strtod_l+0xbb4>
 8006d68:	4652      	mov	r2, sl
 8006d6a:	465b      	mov	r3, fp
 8006d6c:	e7e3      	b.n	8006d36 <_strtod_l+0x96>
 8006d6e:	2200      	movs	r2, #0
 8006d70:	e7ee      	b.n	8006d50 <_strtod_l+0xb0>
 8006d72:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006d74:	b13a      	cbz	r2, 8006d86 <_strtod_l+0xe6>
 8006d76:	2135      	movs	r1, #53	; 0x35
 8006d78:	a820      	add	r0, sp, #128	; 0x80
 8006d7a:	f002 fcb4 	bl	80096e6 <__copybits>
 8006d7e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006d80:	4620      	mov	r0, r4
 8006d82:	f002 f879 	bl	8008e78 <_Bfree>
 8006d86:	3f01      	subs	r7, #1
 8006d88:	2f05      	cmp	r7, #5
 8006d8a:	d807      	bhi.n	8006d9c <_strtod_l+0xfc>
 8006d8c:	e8df f007 	tbb	[pc, r7]
 8006d90:	1d180b0e 	.word	0x1d180b0e
 8006d94:	030e      	.short	0x030e
 8006d96:	f04f 0b00 	mov.w	fp, #0
 8006d9a:	46da      	mov	sl, fp
 8006d9c:	0728      	lsls	r0, r5, #28
 8006d9e:	d5c1      	bpl.n	8006d24 <_strtod_l+0x84>
 8006da0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006da4:	e7be      	b.n	8006d24 <_strtod_l+0x84>
 8006da6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006daa:	e7f7      	b.n	8006d9c <_strtod_l+0xfc>
 8006dac:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006db0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006db2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006db6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006dba:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006dbe:	e7ed      	b.n	8006d9c <_strtod_l+0xfc>
 8006dc0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006f48 <_strtod_l+0x2a8>
 8006dc4:	f04f 0a00 	mov.w	sl, #0
 8006dc8:	e7e8      	b.n	8006d9c <_strtod_l+0xfc>
 8006dca:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006dce:	f04f 3aff 	mov.w	sl, #4294967295
 8006dd2:	e7e3      	b.n	8006d9c <_strtod_l+0xfc>
 8006dd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	921d      	str	r2, [sp, #116]	; 0x74
 8006dda:	785b      	ldrb	r3, [r3, #1]
 8006ddc:	2b30      	cmp	r3, #48	; 0x30
 8006dde:	d0f9      	beq.n	8006dd4 <_strtod_l+0x134>
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d09f      	beq.n	8006d24 <_strtod_l+0x84>
 8006de4:	2301      	movs	r3, #1
 8006de6:	f04f 0900 	mov.w	r9, #0
 8006dea:	9304      	str	r3, [sp, #16]
 8006dec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dee:	930a      	str	r3, [sp, #40]	; 0x28
 8006df0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006df4:	464f      	mov	r7, r9
 8006df6:	220a      	movs	r2, #10
 8006df8:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006dfa:	7806      	ldrb	r6, [r0, #0]
 8006dfc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006e00:	b2d9      	uxtb	r1, r3
 8006e02:	2909      	cmp	r1, #9
 8006e04:	d92a      	bls.n	8006e5c <_strtod_l+0x1bc>
 8006e06:	9907      	ldr	r1, [sp, #28]
 8006e08:	462a      	mov	r2, r5
 8006e0a:	f002 fedd 	bl	8009bc8 <strncmp>
 8006e0e:	b398      	cbz	r0, 8006e78 <_strtod_l+0x1d8>
 8006e10:	2000      	movs	r0, #0
 8006e12:	4633      	mov	r3, r6
 8006e14:	463d      	mov	r5, r7
 8006e16:	9007      	str	r0, [sp, #28]
 8006e18:	4602      	mov	r2, r0
 8006e1a:	2b65      	cmp	r3, #101	; 0x65
 8006e1c:	d001      	beq.n	8006e22 <_strtod_l+0x182>
 8006e1e:	2b45      	cmp	r3, #69	; 0x45
 8006e20:	d118      	bne.n	8006e54 <_strtod_l+0x1b4>
 8006e22:	b91d      	cbnz	r5, 8006e2c <_strtod_l+0x18c>
 8006e24:	9b04      	ldr	r3, [sp, #16]
 8006e26:	4303      	orrs	r3, r0
 8006e28:	d098      	beq.n	8006d5c <_strtod_l+0xbc>
 8006e2a:	2500      	movs	r5, #0
 8006e2c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006e30:	f108 0301 	add.w	r3, r8, #1
 8006e34:	931d      	str	r3, [sp, #116]	; 0x74
 8006e36:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006e3a:	2b2b      	cmp	r3, #43	; 0x2b
 8006e3c:	d075      	beq.n	8006f2a <_strtod_l+0x28a>
 8006e3e:	2b2d      	cmp	r3, #45	; 0x2d
 8006e40:	d07b      	beq.n	8006f3a <_strtod_l+0x29a>
 8006e42:	f04f 0c00 	mov.w	ip, #0
 8006e46:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006e4a:	2909      	cmp	r1, #9
 8006e4c:	f240 8082 	bls.w	8006f54 <_strtod_l+0x2b4>
 8006e50:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006e54:	2600      	movs	r6, #0
 8006e56:	e09d      	b.n	8006f94 <_strtod_l+0x2f4>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	e7c4      	b.n	8006de6 <_strtod_l+0x146>
 8006e5c:	2f08      	cmp	r7, #8
 8006e5e:	bfd8      	it	le
 8006e60:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006e62:	f100 0001 	add.w	r0, r0, #1
 8006e66:	bfda      	itte	le
 8006e68:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e6c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006e6e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006e72:	3701      	adds	r7, #1
 8006e74:	901d      	str	r0, [sp, #116]	; 0x74
 8006e76:	e7bf      	b.n	8006df8 <_strtod_l+0x158>
 8006e78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e7a:	195a      	adds	r2, r3, r5
 8006e7c:	921d      	str	r2, [sp, #116]	; 0x74
 8006e7e:	5d5b      	ldrb	r3, [r3, r5]
 8006e80:	2f00      	cmp	r7, #0
 8006e82:	d037      	beq.n	8006ef4 <_strtod_l+0x254>
 8006e84:	9007      	str	r0, [sp, #28]
 8006e86:	463d      	mov	r5, r7
 8006e88:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006e8c:	2a09      	cmp	r2, #9
 8006e8e:	d912      	bls.n	8006eb6 <_strtod_l+0x216>
 8006e90:	2201      	movs	r2, #1
 8006e92:	e7c2      	b.n	8006e1a <_strtod_l+0x17a>
 8006e94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e96:	1c5a      	adds	r2, r3, #1
 8006e98:	921d      	str	r2, [sp, #116]	; 0x74
 8006e9a:	785b      	ldrb	r3, [r3, #1]
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	2b30      	cmp	r3, #48	; 0x30
 8006ea0:	d0f8      	beq.n	8006e94 <_strtod_l+0x1f4>
 8006ea2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006ea6:	2a08      	cmp	r2, #8
 8006ea8:	f200 84db 	bhi.w	8007862 <_strtod_l+0xbc2>
 8006eac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006eae:	9007      	str	r0, [sp, #28]
 8006eb0:	2000      	movs	r0, #0
 8006eb2:	920a      	str	r2, [sp, #40]	; 0x28
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	3b30      	subs	r3, #48	; 0x30
 8006eb8:	f100 0201 	add.w	r2, r0, #1
 8006ebc:	d014      	beq.n	8006ee8 <_strtod_l+0x248>
 8006ebe:	9907      	ldr	r1, [sp, #28]
 8006ec0:	4411      	add	r1, r2
 8006ec2:	9107      	str	r1, [sp, #28]
 8006ec4:	462a      	mov	r2, r5
 8006ec6:	eb00 0e05 	add.w	lr, r0, r5
 8006eca:	210a      	movs	r1, #10
 8006ecc:	4572      	cmp	r2, lr
 8006ece:	d113      	bne.n	8006ef8 <_strtod_l+0x258>
 8006ed0:	182a      	adds	r2, r5, r0
 8006ed2:	2a08      	cmp	r2, #8
 8006ed4:	f105 0501 	add.w	r5, r5, #1
 8006ed8:	4405      	add	r5, r0
 8006eda:	dc1c      	bgt.n	8006f16 <_strtod_l+0x276>
 8006edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ede:	220a      	movs	r2, #10
 8006ee0:	fb02 3301 	mla	r3, r2, r1, r3
 8006ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006eea:	1c59      	adds	r1, r3, #1
 8006eec:	911d      	str	r1, [sp, #116]	; 0x74
 8006eee:	785b      	ldrb	r3, [r3, #1]
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	e7c9      	b.n	8006e88 <_strtod_l+0x1e8>
 8006ef4:	4638      	mov	r0, r7
 8006ef6:	e7d2      	b.n	8006e9e <_strtod_l+0x1fe>
 8006ef8:	2a08      	cmp	r2, #8
 8006efa:	dc04      	bgt.n	8006f06 <_strtod_l+0x266>
 8006efc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006efe:	434e      	muls	r6, r1
 8006f00:	9609      	str	r6, [sp, #36]	; 0x24
 8006f02:	3201      	adds	r2, #1
 8006f04:	e7e2      	b.n	8006ecc <_strtod_l+0x22c>
 8006f06:	f102 0c01 	add.w	ip, r2, #1
 8006f0a:	f1bc 0f10 	cmp.w	ip, #16
 8006f0e:	bfd8      	it	le
 8006f10:	fb01 f909 	mulle.w	r9, r1, r9
 8006f14:	e7f5      	b.n	8006f02 <_strtod_l+0x262>
 8006f16:	2d10      	cmp	r5, #16
 8006f18:	bfdc      	itt	le
 8006f1a:	220a      	movle	r2, #10
 8006f1c:	fb02 3909 	mlale	r9, r2, r9, r3
 8006f20:	e7e1      	b.n	8006ee6 <_strtod_l+0x246>
 8006f22:	2300      	movs	r3, #0
 8006f24:	9307      	str	r3, [sp, #28]
 8006f26:	2201      	movs	r2, #1
 8006f28:	e77c      	b.n	8006e24 <_strtod_l+0x184>
 8006f2a:	f04f 0c00 	mov.w	ip, #0
 8006f2e:	f108 0302 	add.w	r3, r8, #2
 8006f32:	931d      	str	r3, [sp, #116]	; 0x74
 8006f34:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006f38:	e785      	b.n	8006e46 <_strtod_l+0x1a6>
 8006f3a:	f04f 0c01 	mov.w	ip, #1
 8006f3e:	e7f6      	b.n	8006f2e <_strtod_l+0x28e>
 8006f40:	0800baa8 	.word	0x0800baa8
 8006f44:	0800b854 	.word	0x0800b854
 8006f48:	7ff00000 	.word	0x7ff00000
 8006f4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f4e:	1c59      	adds	r1, r3, #1
 8006f50:	911d      	str	r1, [sp, #116]	; 0x74
 8006f52:	785b      	ldrb	r3, [r3, #1]
 8006f54:	2b30      	cmp	r3, #48	; 0x30
 8006f56:	d0f9      	beq.n	8006f4c <_strtod_l+0x2ac>
 8006f58:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006f5c:	2908      	cmp	r1, #8
 8006f5e:	f63f af79 	bhi.w	8006e54 <_strtod_l+0x1b4>
 8006f62:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006f66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f68:	9308      	str	r3, [sp, #32]
 8006f6a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f6c:	1c59      	adds	r1, r3, #1
 8006f6e:	911d      	str	r1, [sp, #116]	; 0x74
 8006f70:	785b      	ldrb	r3, [r3, #1]
 8006f72:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006f76:	2e09      	cmp	r6, #9
 8006f78:	d937      	bls.n	8006fea <_strtod_l+0x34a>
 8006f7a:	9e08      	ldr	r6, [sp, #32]
 8006f7c:	1b89      	subs	r1, r1, r6
 8006f7e:	2908      	cmp	r1, #8
 8006f80:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006f84:	dc02      	bgt.n	8006f8c <_strtod_l+0x2ec>
 8006f86:	4576      	cmp	r6, lr
 8006f88:	bfa8      	it	ge
 8006f8a:	4676      	movge	r6, lr
 8006f8c:	f1bc 0f00 	cmp.w	ip, #0
 8006f90:	d000      	beq.n	8006f94 <_strtod_l+0x2f4>
 8006f92:	4276      	negs	r6, r6
 8006f94:	2d00      	cmp	r5, #0
 8006f96:	d14f      	bne.n	8007038 <_strtod_l+0x398>
 8006f98:	9904      	ldr	r1, [sp, #16]
 8006f9a:	4301      	orrs	r1, r0
 8006f9c:	f47f aec2 	bne.w	8006d24 <_strtod_l+0x84>
 8006fa0:	2a00      	cmp	r2, #0
 8006fa2:	f47f aedb 	bne.w	8006d5c <_strtod_l+0xbc>
 8006fa6:	2b69      	cmp	r3, #105	; 0x69
 8006fa8:	d027      	beq.n	8006ffa <_strtod_l+0x35a>
 8006faa:	dc24      	bgt.n	8006ff6 <_strtod_l+0x356>
 8006fac:	2b49      	cmp	r3, #73	; 0x49
 8006fae:	d024      	beq.n	8006ffa <_strtod_l+0x35a>
 8006fb0:	2b4e      	cmp	r3, #78	; 0x4e
 8006fb2:	f47f aed3 	bne.w	8006d5c <_strtod_l+0xbc>
 8006fb6:	499e      	ldr	r1, [pc, #632]	; (8007230 <_strtod_l+0x590>)
 8006fb8:	a81d      	add	r0, sp, #116	; 0x74
 8006fba:	f001 fe41 	bl	8008c40 <__match>
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	f43f aecc 	beq.w	8006d5c <_strtod_l+0xbc>
 8006fc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	2b28      	cmp	r3, #40	; 0x28
 8006fca:	d12d      	bne.n	8007028 <_strtod_l+0x388>
 8006fcc:	4999      	ldr	r1, [pc, #612]	; (8007234 <_strtod_l+0x594>)
 8006fce:	aa20      	add	r2, sp, #128	; 0x80
 8006fd0:	a81d      	add	r0, sp, #116	; 0x74
 8006fd2:	f001 fe49 	bl	8008c68 <__hexnan>
 8006fd6:	2805      	cmp	r0, #5
 8006fd8:	d126      	bne.n	8007028 <_strtod_l+0x388>
 8006fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fdc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006fe0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006fe4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006fe8:	e69c      	b.n	8006d24 <_strtod_l+0x84>
 8006fea:	210a      	movs	r1, #10
 8006fec:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006ff0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006ff4:	e7b9      	b.n	8006f6a <_strtod_l+0x2ca>
 8006ff6:	2b6e      	cmp	r3, #110	; 0x6e
 8006ff8:	e7db      	b.n	8006fb2 <_strtod_l+0x312>
 8006ffa:	498f      	ldr	r1, [pc, #572]	; (8007238 <_strtod_l+0x598>)
 8006ffc:	a81d      	add	r0, sp, #116	; 0x74
 8006ffe:	f001 fe1f 	bl	8008c40 <__match>
 8007002:	2800      	cmp	r0, #0
 8007004:	f43f aeaa 	beq.w	8006d5c <_strtod_l+0xbc>
 8007008:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800700a:	498c      	ldr	r1, [pc, #560]	; (800723c <_strtod_l+0x59c>)
 800700c:	3b01      	subs	r3, #1
 800700e:	a81d      	add	r0, sp, #116	; 0x74
 8007010:	931d      	str	r3, [sp, #116]	; 0x74
 8007012:	f001 fe15 	bl	8008c40 <__match>
 8007016:	b910      	cbnz	r0, 800701e <_strtod_l+0x37e>
 8007018:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800701a:	3301      	adds	r3, #1
 800701c:	931d      	str	r3, [sp, #116]	; 0x74
 800701e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800724c <_strtod_l+0x5ac>
 8007022:	f04f 0a00 	mov.w	sl, #0
 8007026:	e67d      	b.n	8006d24 <_strtod_l+0x84>
 8007028:	4885      	ldr	r0, [pc, #532]	; (8007240 <_strtod_l+0x5a0>)
 800702a:	f002 fdb5 	bl	8009b98 <nan>
 800702e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007032:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007036:	e675      	b.n	8006d24 <_strtod_l+0x84>
 8007038:	9b07      	ldr	r3, [sp, #28]
 800703a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800703c:	1af3      	subs	r3, r6, r3
 800703e:	2f00      	cmp	r7, #0
 8007040:	bf08      	it	eq
 8007042:	462f      	moveq	r7, r5
 8007044:	2d10      	cmp	r5, #16
 8007046:	9308      	str	r3, [sp, #32]
 8007048:	46a8      	mov	r8, r5
 800704a:	bfa8      	it	ge
 800704c:	f04f 0810 	movge.w	r8, #16
 8007050:	f7f9 fa58 	bl	8000504 <__aeabi_ui2d>
 8007054:	2d09      	cmp	r5, #9
 8007056:	4682      	mov	sl, r0
 8007058:	468b      	mov	fp, r1
 800705a:	dd13      	ble.n	8007084 <_strtod_l+0x3e4>
 800705c:	4b79      	ldr	r3, [pc, #484]	; (8007244 <_strtod_l+0x5a4>)
 800705e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007062:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007066:	f7f9 fac7 	bl	80005f8 <__aeabi_dmul>
 800706a:	4682      	mov	sl, r0
 800706c:	4648      	mov	r0, r9
 800706e:	468b      	mov	fp, r1
 8007070:	f7f9 fa48 	bl	8000504 <__aeabi_ui2d>
 8007074:	4602      	mov	r2, r0
 8007076:	460b      	mov	r3, r1
 8007078:	4650      	mov	r0, sl
 800707a:	4659      	mov	r1, fp
 800707c:	f7f9 f906 	bl	800028c <__adddf3>
 8007080:	4682      	mov	sl, r0
 8007082:	468b      	mov	fp, r1
 8007084:	2d0f      	cmp	r5, #15
 8007086:	dc38      	bgt.n	80070fa <_strtod_l+0x45a>
 8007088:	9b08      	ldr	r3, [sp, #32]
 800708a:	2b00      	cmp	r3, #0
 800708c:	f43f ae4a 	beq.w	8006d24 <_strtod_l+0x84>
 8007090:	dd24      	ble.n	80070dc <_strtod_l+0x43c>
 8007092:	2b16      	cmp	r3, #22
 8007094:	dc0b      	bgt.n	80070ae <_strtod_l+0x40e>
 8007096:	4d6b      	ldr	r5, [pc, #428]	; (8007244 <_strtod_l+0x5a4>)
 8007098:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800709c:	e9d5 0100 	ldrd	r0, r1, [r5]
 80070a0:	4652      	mov	r2, sl
 80070a2:	465b      	mov	r3, fp
 80070a4:	f7f9 faa8 	bl	80005f8 <__aeabi_dmul>
 80070a8:	4682      	mov	sl, r0
 80070aa:	468b      	mov	fp, r1
 80070ac:	e63a      	b.n	8006d24 <_strtod_l+0x84>
 80070ae:	9a08      	ldr	r2, [sp, #32]
 80070b0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80070b4:	4293      	cmp	r3, r2
 80070b6:	db20      	blt.n	80070fa <_strtod_l+0x45a>
 80070b8:	4c62      	ldr	r4, [pc, #392]	; (8007244 <_strtod_l+0x5a4>)
 80070ba:	f1c5 050f 	rsb	r5, r5, #15
 80070be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80070c2:	4652      	mov	r2, sl
 80070c4:	465b      	mov	r3, fp
 80070c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070ca:	f7f9 fa95 	bl	80005f8 <__aeabi_dmul>
 80070ce:	9b08      	ldr	r3, [sp, #32]
 80070d0:	1b5d      	subs	r5, r3, r5
 80070d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80070d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80070da:	e7e3      	b.n	80070a4 <_strtod_l+0x404>
 80070dc:	9b08      	ldr	r3, [sp, #32]
 80070de:	3316      	adds	r3, #22
 80070e0:	db0b      	blt.n	80070fa <_strtod_l+0x45a>
 80070e2:	9b07      	ldr	r3, [sp, #28]
 80070e4:	4a57      	ldr	r2, [pc, #348]	; (8007244 <_strtod_l+0x5a4>)
 80070e6:	1b9e      	subs	r6, r3, r6
 80070e8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80070ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070f0:	4650      	mov	r0, sl
 80070f2:	4659      	mov	r1, fp
 80070f4:	f7f9 fbaa 	bl	800084c <__aeabi_ddiv>
 80070f8:	e7d6      	b.n	80070a8 <_strtod_l+0x408>
 80070fa:	9b08      	ldr	r3, [sp, #32]
 80070fc:	eba5 0808 	sub.w	r8, r5, r8
 8007100:	4498      	add	r8, r3
 8007102:	f1b8 0f00 	cmp.w	r8, #0
 8007106:	dd71      	ble.n	80071ec <_strtod_l+0x54c>
 8007108:	f018 030f 	ands.w	r3, r8, #15
 800710c:	d00a      	beq.n	8007124 <_strtod_l+0x484>
 800710e:	494d      	ldr	r1, [pc, #308]	; (8007244 <_strtod_l+0x5a4>)
 8007110:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007114:	4652      	mov	r2, sl
 8007116:	465b      	mov	r3, fp
 8007118:	e9d1 0100 	ldrd	r0, r1, [r1]
 800711c:	f7f9 fa6c 	bl	80005f8 <__aeabi_dmul>
 8007120:	4682      	mov	sl, r0
 8007122:	468b      	mov	fp, r1
 8007124:	f038 080f 	bics.w	r8, r8, #15
 8007128:	d04d      	beq.n	80071c6 <_strtod_l+0x526>
 800712a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800712e:	dd22      	ble.n	8007176 <_strtod_l+0x4d6>
 8007130:	2500      	movs	r5, #0
 8007132:	462e      	mov	r6, r5
 8007134:	9509      	str	r5, [sp, #36]	; 0x24
 8007136:	9507      	str	r5, [sp, #28]
 8007138:	2322      	movs	r3, #34	; 0x22
 800713a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800724c <_strtod_l+0x5ac>
 800713e:	6023      	str	r3, [r4, #0]
 8007140:	f04f 0a00 	mov.w	sl, #0
 8007144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007146:	2b00      	cmp	r3, #0
 8007148:	f43f adec 	beq.w	8006d24 <_strtod_l+0x84>
 800714c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800714e:	4620      	mov	r0, r4
 8007150:	f001 fe92 	bl	8008e78 <_Bfree>
 8007154:	9907      	ldr	r1, [sp, #28]
 8007156:	4620      	mov	r0, r4
 8007158:	f001 fe8e 	bl	8008e78 <_Bfree>
 800715c:	4631      	mov	r1, r6
 800715e:	4620      	mov	r0, r4
 8007160:	f001 fe8a 	bl	8008e78 <_Bfree>
 8007164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007166:	4620      	mov	r0, r4
 8007168:	f001 fe86 	bl	8008e78 <_Bfree>
 800716c:	4629      	mov	r1, r5
 800716e:	4620      	mov	r0, r4
 8007170:	f001 fe82 	bl	8008e78 <_Bfree>
 8007174:	e5d6      	b.n	8006d24 <_strtod_l+0x84>
 8007176:	2300      	movs	r3, #0
 8007178:	ea4f 1828 	mov.w	r8, r8, asr #4
 800717c:	4650      	mov	r0, sl
 800717e:	4659      	mov	r1, fp
 8007180:	4699      	mov	r9, r3
 8007182:	f1b8 0f01 	cmp.w	r8, #1
 8007186:	dc21      	bgt.n	80071cc <_strtod_l+0x52c>
 8007188:	b10b      	cbz	r3, 800718e <_strtod_l+0x4ee>
 800718a:	4682      	mov	sl, r0
 800718c:	468b      	mov	fp, r1
 800718e:	4b2e      	ldr	r3, [pc, #184]	; (8007248 <_strtod_l+0x5a8>)
 8007190:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007194:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007198:	4652      	mov	r2, sl
 800719a:	465b      	mov	r3, fp
 800719c:	e9d9 0100 	ldrd	r0, r1, [r9]
 80071a0:	f7f9 fa2a 	bl	80005f8 <__aeabi_dmul>
 80071a4:	4b29      	ldr	r3, [pc, #164]	; (800724c <_strtod_l+0x5ac>)
 80071a6:	460a      	mov	r2, r1
 80071a8:	400b      	ands	r3, r1
 80071aa:	4929      	ldr	r1, [pc, #164]	; (8007250 <_strtod_l+0x5b0>)
 80071ac:	428b      	cmp	r3, r1
 80071ae:	4682      	mov	sl, r0
 80071b0:	d8be      	bhi.n	8007130 <_strtod_l+0x490>
 80071b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80071b6:	428b      	cmp	r3, r1
 80071b8:	bf86      	itte	hi
 80071ba:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007254 <_strtod_l+0x5b4>
 80071be:	f04f 3aff 	movhi.w	sl, #4294967295
 80071c2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80071c6:	2300      	movs	r3, #0
 80071c8:	9304      	str	r3, [sp, #16]
 80071ca:	e081      	b.n	80072d0 <_strtod_l+0x630>
 80071cc:	f018 0f01 	tst.w	r8, #1
 80071d0:	d007      	beq.n	80071e2 <_strtod_l+0x542>
 80071d2:	4b1d      	ldr	r3, [pc, #116]	; (8007248 <_strtod_l+0x5a8>)
 80071d4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f7f9 fa0c 	bl	80005f8 <__aeabi_dmul>
 80071e0:	2301      	movs	r3, #1
 80071e2:	f109 0901 	add.w	r9, r9, #1
 80071e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80071ea:	e7ca      	b.n	8007182 <_strtod_l+0x4e2>
 80071ec:	d0eb      	beq.n	80071c6 <_strtod_l+0x526>
 80071ee:	f1c8 0800 	rsb	r8, r8, #0
 80071f2:	f018 020f 	ands.w	r2, r8, #15
 80071f6:	d00a      	beq.n	800720e <_strtod_l+0x56e>
 80071f8:	4b12      	ldr	r3, [pc, #72]	; (8007244 <_strtod_l+0x5a4>)
 80071fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071fe:	4650      	mov	r0, sl
 8007200:	4659      	mov	r1, fp
 8007202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007206:	f7f9 fb21 	bl	800084c <__aeabi_ddiv>
 800720a:	4682      	mov	sl, r0
 800720c:	468b      	mov	fp, r1
 800720e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007212:	d0d8      	beq.n	80071c6 <_strtod_l+0x526>
 8007214:	f1b8 0f1f 	cmp.w	r8, #31
 8007218:	dd1e      	ble.n	8007258 <_strtod_l+0x5b8>
 800721a:	2500      	movs	r5, #0
 800721c:	462e      	mov	r6, r5
 800721e:	9509      	str	r5, [sp, #36]	; 0x24
 8007220:	9507      	str	r5, [sp, #28]
 8007222:	2322      	movs	r3, #34	; 0x22
 8007224:	f04f 0a00 	mov.w	sl, #0
 8007228:	f04f 0b00 	mov.w	fp, #0
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	e789      	b.n	8007144 <_strtod_l+0x4a4>
 8007230:	0800b825 	.word	0x0800b825
 8007234:	0800b868 	.word	0x0800b868
 8007238:	0800b81d 	.word	0x0800b81d
 800723c:	0800b9ac 	.word	0x0800b9ac
 8007240:	0800bc68 	.word	0x0800bc68
 8007244:	0800bb48 	.word	0x0800bb48
 8007248:	0800bb20 	.word	0x0800bb20
 800724c:	7ff00000 	.word	0x7ff00000
 8007250:	7ca00000 	.word	0x7ca00000
 8007254:	7fefffff 	.word	0x7fefffff
 8007258:	f018 0310 	ands.w	r3, r8, #16
 800725c:	bf18      	it	ne
 800725e:	236a      	movne	r3, #106	; 0x6a
 8007260:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007618 <_strtod_l+0x978>
 8007264:	9304      	str	r3, [sp, #16]
 8007266:	4650      	mov	r0, sl
 8007268:	4659      	mov	r1, fp
 800726a:	2300      	movs	r3, #0
 800726c:	f018 0f01 	tst.w	r8, #1
 8007270:	d004      	beq.n	800727c <_strtod_l+0x5dc>
 8007272:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007276:	f7f9 f9bf 	bl	80005f8 <__aeabi_dmul>
 800727a:	2301      	movs	r3, #1
 800727c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007280:	f109 0908 	add.w	r9, r9, #8
 8007284:	d1f2      	bne.n	800726c <_strtod_l+0x5cc>
 8007286:	b10b      	cbz	r3, 800728c <_strtod_l+0x5ec>
 8007288:	4682      	mov	sl, r0
 800728a:	468b      	mov	fp, r1
 800728c:	9b04      	ldr	r3, [sp, #16]
 800728e:	b1bb      	cbz	r3, 80072c0 <_strtod_l+0x620>
 8007290:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007294:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007298:	2b00      	cmp	r3, #0
 800729a:	4659      	mov	r1, fp
 800729c:	dd10      	ble.n	80072c0 <_strtod_l+0x620>
 800729e:	2b1f      	cmp	r3, #31
 80072a0:	f340 8128 	ble.w	80074f4 <_strtod_l+0x854>
 80072a4:	2b34      	cmp	r3, #52	; 0x34
 80072a6:	bfde      	ittt	le
 80072a8:	3b20      	suble	r3, #32
 80072aa:	f04f 32ff 	movle.w	r2, #4294967295
 80072ae:	fa02 f303 	lslle.w	r3, r2, r3
 80072b2:	f04f 0a00 	mov.w	sl, #0
 80072b6:	bfcc      	ite	gt
 80072b8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80072bc:	ea03 0b01 	andle.w	fp, r3, r1
 80072c0:	2200      	movs	r2, #0
 80072c2:	2300      	movs	r3, #0
 80072c4:	4650      	mov	r0, sl
 80072c6:	4659      	mov	r1, fp
 80072c8:	f7f9 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	d1a4      	bne.n	800721a <_strtod_l+0x57a>
 80072d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072d6:	462b      	mov	r3, r5
 80072d8:	463a      	mov	r2, r7
 80072da:	4620      	mov	r0, r4
 80072dc:	f001 fe38 	bl	8008f50 <__s2b>
 80072e0:	9009      	str	r0, [sp, #36]	; 0x24
 80072e2:	2800      	cmp	r0, #0
 80072e4:	f43f af24 	beq.w	8007130 <_strtod_l+0x490>
 80072e8:	9b07      	ldr	r3, [sp, #28]
 80072ea:	1b9e      	subs	r6, r3, r6
 80072ec:	9b08      	ldr	r3, [sp, #32]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bfb4      	ite	lt
 80072f2:	4633      	movlt	r3, r6
 80072f4:	2300      	movge	r3, #0
 80072f6:	9310      	str	r3, [sp, #64]	; 0x40
 80072f8:	9b08      	ldr	r3, [sp, #32]
 80072fa:	2500      	movs	r5, #0
 80072fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007300:	9318      	str	r3, [sp, #96]	; 0x60
 8007302:	462e      	mov	r6, r5
 8007304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007306:	4620      	mov	r0, r4
 8007308:	6859      	ldr	r1, [r3, #4]
 800730a:	f001 fd75 	bl	8008df8 <_Balloc>
 800730e:	9007      	str	r0, [sp, #28]
 8007310:	2800      	cmp	r0, #0
 8007312:	f43f af11 	beq.w	8007138 <_strtod_l+0x498>
 8007316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	3202      	adds	r2, #2
 800731c:	f103 010c 	add.w	r1, r3, #12
 8007320:	0092      	lsls	r2, r2, #2
 8007322:	300c      	adds	r0, #12
 8007324:	f001 fd5a 	bl	8008ddc <memcpy>
 8007328:	ec4b ab10 	vmov	d0, sl, fp
 800732c:	aa20      	add	r2, sp, #128	; 0x80
 800732e:	a91f      	add	r1, sp, #124	; 0x7c
 8007330:	4620      	mov	r0, r4
 8007332:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007336:	f002 f947 	bl	80095c8 <__d2b>
 800733a:	901e      	str	r0, [sp, #120]	; 0x78
 800733c:	2800      	cmp	r0, #0
 800733e:	f43f aefb 	beq.w	8007138 <_strtod_l+0x498>
 8007342:	2101      	movs	r1, #1
 8007344:	4620      	mov	r0, r4
 8007346:	f001 fe9d 	bl	8009084 <__i2b>
 800734a:	4606      	mov	r6, r0
 800734c:	2800      	cmp	r0, #0
 800734e:	f43f aef3 	beq.w	8007138 <_strtod_l+0x498>
 8007352:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007354:	9904      	ldr	r1, [sp, #16]
 8007356:	2b00      	cmp	r3, #0
 8007358:	bfab      	itete	ge
 800735a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800735c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800735e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007360:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007364:	bfac      	ite	ge
 8007366:	eb03 0902 	addge.w	r9, r3, r2
 800736a:	1ad7      	sublt	r7, r2, r3
 800736c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800736e:	eba3 0801 	sub.w	r8, r3, r1
 8007372:	4490      	add	r8, r2
 8007374:	4ba3      	ldr	r3, [pc, #652]	; (8007604 <_strtod_l+0x964>)
 8007376:	f108 38ff 	add.w	r8, r8, #4294967295
 800737a:	4598      	cmp	r8, r3
 800737c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007380:	f280 80cc 	bge.w	800751c <_strtod_l+0x87c>
 8007384:	eba3 0308 	sub.w	r3, r3, r8
 8007388:	2b1f      	cmp	r3, #31
 800738a:	eba2 0203 	sub.w	r2, r2, r3
 800738e:	f04f 0101 	mov.w	r1, #1
 8007392:	f300 80b6 	bgt.w	8007502 <_strtod_l+0x862>
 8007396:	fa01 f303 	lsl.w	r3, r1, r3
 800739a:	9311      	str	r3, [sp, #68]	; 0x44
 800739c:	2300      	movs	r3, #0
 800739e:	930c      	str	r3, [sp, #48]	; 0x30
 80073a0:	eb09 0802 	add.w	r8, r9, r2
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	45c1      	cmp	r9, r8
 80073a8:	4417      	add	r7, r2
 80073aa:	441f      	add	r7, r3
 80073ac:	464b      	mov	r3, r9
 80073ae:	bfa8      	it	ge
 80073b0:	4643      	movge	r3, r8
 80073b2:	42bb      	cmp	r3, r7
 80073b4:	bfa8      	it	ge
 80073b6:	463b      	movge	r3, r7
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	bfc2      	ittt	gt
 80073bc:	eba8 0803 	subgt.w	r8, r8, r3
 80073c0:	1aff      	subgt	r7, r7, r3
 80073c2:	eba9 0903 	subgt.w	r9, r9, r3
 80073c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dd17      	ble.n	80073fc <_strtod_l+0x75c>
 80073cc:	4631      	mov	r1, r6
 80073ce:	461a      	mov	r2, r3
 80073d0:	4620      	mov	r0, r4
 80073d2:	f001 ff13 	bl	80091fc <__pow5mult>
 80073d6:	4606      	mov	r6, r0
 80073d8:	2800      	cmp	r0, #0
 80073da:	f43f aead 	beq.w	8007138 <_strtod_l+0x498>
 80073de:	4601      	mov	r1, r0
 80073e0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80073e2:	4620      	mov	r0, r4
 80073e4:	f001 fe64 	bl	80090b0 <__multiply>
 80073e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80073ea:	2800      	cmp	r0, #0
 80073ec:	f43f aea4 	beq.w	8007138 <_strtod_l+0x498>
 80073f0:	991e      	ldr	r1, [sp, #120]	; 0x78
 80073f2:	4620      	mov	r0, r4
 80073f4:	f001 fd40 	bl	8008e78 <_Bfree>
 80073f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073fa:	931e      	str	r3, [sp, #120]	; 0x78
 80073fc:	f1b8 0f00 	cmp.w	r8, #0
 8007400:	f300 8091 	bgt.w	8007526 <_strtod_l+0x886>
 8007404:	9b08      	ldr	r3, [sp, #32]
 8007406:	2b00      	cmp	r3, #0
 8007408:	dd08      	ble.n	800741c <_strtod_l+0x77c>
 800740a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800740c:	9907      	ldr	r1, [sp, #28]
 800740e:	4620      	mov	r0, r4
 8007410:	f001 fef4 	bl	80091fc <__pow5mult>
 8007414:	9007      	str	r0, [sp, #28]
 8007416:	2800      	cmp	r0, #0
 8007418:	f43f ae8e 	beq.w	8007138 <_strtod_l+0x498>
 800741c:	2f00      	cmp	r7, #0
 800741e:	dd08      	ble.n	8007432 <_strtod_l+0x792>
 8007420:	9907      	ldr	r1, [sp, #28]
 8007422:	463a      	mov	r2, r7
 8007424:	4620      	mov	r0, r4
 8007426:	f001 ff43 	bl	80092b0 <__lshift>
 800742a:	9007      	str	r0, [sp, #28]
 800742c:	2800      	cmp	r0, #0
 800742e:	f43f ae83 	beq.w	8007138 <_strtod_l+0x498>
 8007432:	f1b9 0f00 	cmp.w	r9, #0
 8007436:	dd08      	ble.n	800744a <_strtod_l+0x7aa>
 8007438:	4631      	mov	r1, r6
 800743a:	464a      	mov	r2, r9
 800743c:	4620      	mov	r0, r4
 800743e:	f001 ff37 	bl	80092b0 <__lshift>
 8007442:	4606      	mov	r6, r0
 8007444:	2800      	cmp	r0, #0
 8007446:	f43f ae77 	beq.w	8007138 <_strtod_l+0x498>
 800744a:	9a07      	ldr	r2, [sp, #28]
 800744c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800744e:	4620      	mov	r0, r4
 8007450:	f001 ffb6 	bl	80093c0 <__mdiff>
 8007454:	4605      	mov	r5, r0
 8007456:	2800      	cmp	r0, #0
 8007458:	f43f ae6e 	beq.w	8007138 <_strtod_l+0x498>
 800745c:	68c3      	ldr	r3, [r0, #12]
 800745e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007460:	2300      	movs	r3, #0
 8007462:	60c3      	str	r3, [r0, #12]
 8007464:	4631      	mov	r1, r6
 8007466:	f001 ff8f 	bl	8009388 <__mcmp>
 800746a:	2800      	cmp	r0, #0
 800746c:	da65      	bge.n	800753a <_strtod_l+0x89a>
 800746e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007470:	ea53 030a 	orrs.w	r3, r3, sl
 8007474:	f040 8087 	bne.w	8007586 <_strtod_l+0x8e6>
 8007478:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800747c:	2b00      	cmp	r3, #0
 800747e:	f040 8082 	bne.w	8007586 <_strtod_l+0x8e6>
 8007482:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007486:	0d1b      	lsrs	r3, r3, #20
 8007488:	051b      	lsls	r3, r3, #20
 800748a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800748e:	d97a      	bls.n	8007586 <_strtod_l+0x8e6>
 8007490:	696b      	ldr	r3, [r5, #20]
 8007492:	b913      	cbnz	r3, 800749a <_strtod_l+0x7fa>
 8007494:	692b      	ldr	r3, [r5, #16]
 8007496:	2b01      	cmp	r3, #1
 8007498:	dd75      	ble.n	8007586 <_strtod_l+0x8e6>
 800749a:	4629      	mov	r1, r5
 800749c:	2201      	movs	r2, #1
 800749e:	4620      	mov	r0, r4
 80074a0:	f001 ff06 	bl	80092b0 <__lshift>
 80074a4:	4631      	mov	r1, r6
 80074a6:	4605      	mov	r5, r0
 80074a8:	f001 ff6e 	bl	8009388 <__mcmp>
 80074ac:	2800      	cmp	r0, #0
 80074ae:	dd6a      	ble.n	8007586 <_strtod_l+0x8e6>
 80074b0:	9904      	ldr	r1, [sp, #16]
 80074b2:	4a55      	ldr	r2, [pc, #340]	; (8007608 <_strtod_l+0x968>)
 80074b4:	465b      	mov	r3, fp
 80074b6:	2900      	cmp	r1, #0
 80074b8:	f000 8085 	beq.w	80075c6 <_strtod_l+0x926>
 80074bc:	ea02 010b 	and.w	r1, r2, fp
 80074c0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80074c4:	dc7f      	bgt.n	80075c6 <_strtod_l+0x926>
 80074c6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80074ca:	f77f aeaa 	ble.w	8007222 <_strtod_l+0x582>
 80074ce:	4a4f      	ldr	r2, [pc, #316]	; (800760c <_strtod_l+0x96c>)
 80074d0:	2300      	movs	r3, #0
 80074d2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80074d6:	4650      	mov	r0, sl
 80074d8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80074dc:	4659      	mov	r1, fp
 80074de:	f7f9 f88b 	bl	80005f8 <__aeabi_dmul>
 80074e2:	460b      	mov	r3, r1
 80074e4:	4303      	orrs	r3, r0
 80074e6:	bf08      	it	eq
 80074e8:	2322      	moveq	r3, #34	; 0x22
 80074ea:	4682      	mov	sl, r0
 80074ec:	468b      	mov	fp, r1
 80074ee:	bf08      	it	eq
 80074f0:	6023      	streq	r3, [r4, #0]
 80074f2:	e62b      	b.n	800714c <_strtod_l+0x4ac>
 80074f4:	f04f 32ff 	mov.w	r2, #4294967295
 80074f8:	fa02 f303 	lsl.w	r3, r2, r3
 80074fc:	ea03 0a0a 	and.w	sl, r3, sl
 8007500:	e6de      	b.n	80072c0 <_strtod_l+0x620>
 8007502:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007506:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800750a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800750e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007512:	fa01 f308 	lsl.w	r3, r1, r8
 8007516:	930c      	str	r3, [sp, #48]	; 0x30
 8007518:	9111      	str	r1, [sp, #68]	; 0x44
 800751a:	e741      	b.n	80073a0 <_strtod_l+0x700>
 800751c:	2300      	movs	r3, #0
 800751e:	930c      	str	r3, [sp, #48]	; 0x30
 8007520:	2301      	movs	r3, #1
 8007522:	9311      	str	r3, [sp, #68]	; 0x44
 8007524:	e73c      	b.n	80073a0 <_strtod_l+0x700>
 8007526:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007528:	4642      	mov	r2, r8
 800752a:	4620      	mov	r0, r4
 800752c:	f001 fec0 	bl	80092b0 <__lshift>
 8007530:	901e      	str	r0, [sp, #120]	; 0x78
 8007532:	2800      	cmp	r0, #0
 8007534:	f47f af66 	bne.w	8007404 <_strtod_l+0x764>
 8007538:	e5fe      	b.n	8007138 <_strtod_l+0x498>
 800753a:	465f      	mov	r7, fp
 800753c:	d16e      	bne.n	800761c <_strtod_l+0x97c>
 800753e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007540:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007544:	b342      	cbz	r2, 8007598 <_strtod_l+0x8f8>
 8007546:	4a32      	ldr	r2, [pc, #200]	; (8007610 <_strtod_l+0x970>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d128      	bne.n	800759e <_strtod_l+0x8fe>
 800754c:	9b04      	ldr	r3, [sp, #16]
 800754e:	4650      	mov	r0, sl
 8007550:	b1eb      	cbz	r3, 800758e <_strtod_l+0x8ee>
 8007552:	4a2d      	ldr	r2, [pc, #180]	; (8007608 <_strtod_l+0x968>)
 8007554:	403a      	ands	r2, r7
 8007556:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800755a:	f04f 31ff 	mov.w	r1, #4294967295
 800755e:	d819      	bhi.n	8007594 <_strtod_l+0x8f4>
 8007560:	0d12      	lsrs	r2, r2, #20
 8007562:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007566:	fa01 f303 	lsl.w	r3, r1, r3
 800756a:	4298      	cmp	r0, r3
 800756c:	d117      	bne.n	800759e <_strtod_l+0x8fe>
 800756e:	4b29      	ldr	r3, [pc, #164]	; (8007614 <_strtod_l+0x974>)
 8007570:	429f      	cmp	r7, r3
 8007572:	d102      	bne.n	800757a <_strtod_l+0x8da>
 8007574:	3001      	adds	r0, #1
 8007576:	f43f addf 	beq.w	8007138 <_strtod_l+0x498>
 800757a:	4b23      	ldr	r3, [pc, #140]	; (8007608 <_strtod_l+0x968>)
 800757c:	403b      	ands	r3, r7
 800757e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007582:	f04f 0a00 	mov.w	sl, #0
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1a0      	bne.n	80074ce <_strtod_l+0x82e>
 800758c:	e5de      	b.n	800714c <_strtod_l+0x4ac>
 800758e:	f04f 33ff 	mov.w	r3, #4294967295
 8007592:	e7ea      	b.n	800756a <_strtod_l+0x8ca>
 8007594:	460b      	mov	r3, r1
 8007596:	e7e8      	b.n	800756a <_strtod_l+0x8ca>
 8007598:	ea53 030a 	orrs.w	r3, r3, sl
 800759c:	d088      	beq.n	80074b0 <_strtod_l+0x810>
 800759e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075a0:	b1db      	cbz	r3, 80075da <_strtod_l+0x93a>
 80075a2:	423b      	tst	r3, r7
 80075a4:	d0ef      	beq.n	8007586 <_strtod_l+0x8e6>
 80075a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075a8:	9a04      	ldr	r2, [sp, #16]
 80075aa:	4650      	mov	r0, sl
 80075ac:	4659      	mov	r1, fp
 80075ae:	b1c3      	cbz	r3, 80075e2 <_strtod_l+0x942>
 80075b0:	f7ff fb57 	bl	8006c62 <sulp>
 80075b4:	4602      	mov	r2, r0
 80075b6:	460b      	mov	r3, r1
 80075b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075bc:	f7f8 fe66 	bl	800028c <__adddf3>
 80075c0:	4682      	mov	sl, r0
 80075c2:	468b      	mov	fp, r1
 80075c4:	e7df      	b.n	8007586 <_strtod_l+0x8e6>
 80075c6:	4013      	ands	r3, r2
 80075c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80075cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80075d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80075d4:	f04f 3aff 	mov.w	sl, #4294967295
 80075d8:	e7d5      	b.n	8007586 <_strtod_l+0x8e6>
 80075da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075dc:	ea13 0f0a 	tst.w	r3, sl
 80075e0:	e7e0      	b.n	80075a4 <_strtod_l+0x904>
 80075e2:	f7ff fb3e 	bl	8006c62 <sulp>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075ee:	f7f8 fe4b 	bl	8000288 <__aeabi_dsub>
 80075f2:	2200      	movs	r2, #0
 80075f4:	2300      	movs	r3, #0
 80075f6:	4682      	mov	sl, r0
 80075f8:	468b      	mov	fp, r1
 80075fa:	f7f9 fa65 	bl	8000ac8 <__aeabi_dcmpeq>
 80075fe:	2800      	cmp	r0, #0
 8007600:	d0c1      	beq.n	8007586 <_strtod_l+0x8e6>
 8007602:	e60e      	b.n	8007222 <_strtod_l+0x582>
 8007604:	fffffc02 	.word	0xfffffc02
 8007608:	7ff00000 	.word	0x7ff00000
 800760c:	39500000 	.word	0x39500000
 8007610:	000fffff 	.word	0x000fffff
 8007614:	7fefffff 	.word	0x7fefffff
 8007618:	0800b880 	.word	0x0800b880
 800761c:	4631      	mov	r1, r6
 800761e:	4628      	mov	r0, r5
 8007620:	f002 f82e 	bl	8009680 <__ratio>
 8007624:	ec59 8b10 	vmov	r8, r9, d0
 8007628:	ee10 0a10 	vmov	r0, s0
 800762c:	2200      	movs	r2, #0
 800762e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007632:	4649      	mov	r1, r9
 8007634:	f7f9 fa5c 	bl	8000af0 <__aeabi_dcmple>
 8007638:	2800      	cmp	r0, #0
 800763a:	d07c      	beq.n	8007736 <_strtod_l+0xa96>
 800763c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800763e:	2b00      	cmp	r3, #0
 8007640:	d04c      	beq.n	80076dc <_strtod_l+0xa3c>
 8007642:	4b95      	ldr	r3, [pc, #596]	; (8007898 <_strtod_l+0xbf8>)
 8007644:	2200      	movs	r2, #0
 8007646:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800764a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007898 <_strtod_l+0xbf8>
 800764e:	f04f 0800 	mov.w	r8, #0
 8007652:	4b92      	ldr	r3, [pc, #584]	; (800789c <_strtod_l+0xbfc>)
 8007654:	403b      	ands	r3, r7
 8007656:	9311      	str	r3, [sp, #68]	; 0x44
 8007658:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800765a:	4b91      	ldr	r3, [pc, #580]	; (80078a0 <_strtod_l+0xc00>)
 800765c:	429a      	cmp	r2, r3
 800765e:	f040 80b2 	bne.w	80077c6 <_strtod_l+0xb26>
 8007662:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007666:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800766a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800766e:	ec4b ab10 	vmov	d0, sl, fp
 8007672:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007676:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800767a:	f001 ff29 	bl	80094d0 <__ulp>
 800767e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007682:	ec53 2b10 	vmov	r2, r3, d0
 8007686:	f7f8 ffb7 	bl	80005f8 <__aeabi_dmul>
 800768a:	4652      	mov	r2, sl
 800768c:	465b      	mov	r3, fp
 800768e:	f7f8 fdfd 	bl	800028c <__adddf3>
 8007692:	460b      	mov	r3, r1
 8007694:	4981      	ldr	r1, [pc, #516]	; (800789c <_strtod_l+0xbfc>)
 8007696:	4a83      	ldr	r2, [pc, #524]	; (80078a4 <_strtod_l+0xc04>)
 8007698:	4019      	ands	r1, r3
 800769a:	4291      	cmp	r1, r2
 800769c:	4682      	mov	sl, r0
 800769e:	d95e      	bls.n	800775e <_strtod_l+0xabe>
 80076a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076a2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d103      	bne.n	80076b2 <_strtod_l+0xa12>
 80076aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ac:	3301      	adds	r3, #1
 80076ae:	f43f ad43 	beq.w	8007138 <_strtod_l+0x498>
 80076b2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80078b0 <_strtod_l+0xc10>
 80076b6:	f04f 3aff 	mov.w	sl, #4294967295
 80076ba:	991e      	ldr	r1, [sp, #120]	; 0x78
 80076bc:	4620      	mov	r0, r4
 80076be:	f001 fbdb 	bl	8008e78 <_Bfree>
 80076c2:	9907      	ldr	r1, [sp, #28]
 80076c4:	4620      	mov	r0, r4
 80076c6:	f001 fbd7 	bl	8008e78 <_Bfree>
 80076ca:	4631      	mov	r1, r6
 80076cc:	4620      	mov	r0, r4
 80076ce:	f001 fbd3 	bl	8008e78 <_Bfree>
 80076d2:	4629      	mov	r1, r5
 80076d4:	4620      	mov	r0, r4
 80076d6:	f001 fbcf 	bl	8008e78 <_Bfree>
 80076da:	e613      	b.n	8007304 <_strtod_l+0x664>
 80076dc:	f1ba 0f00 	cmp.w	sl, #0
 80076e0:	d11b      	bne.n	800771a <_strtod_l+0xa7a>
 80076e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076e6:	b9f3      	cbnz	r3, 8007726 <_strtod_l+0xa86>
 80076e8:	4b6b      	ldr	r3, [pc, #428]	; (8007898 <_strtod_l+0xbf8>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	4640      	mov	r0, r8
 80076ee:	4649      	mov	r1, r9
 80076f0:	f7f9 f9f4 	bl	8000adc <__aeabi_dcmplt>
 80076f4:	b9d0      	cbnz	r0, 800772c <_strtod_l+0xa8c>
 80076f6:	4640      	mov	r0, r8
 80076f8:	4649      	mov	r1, r9
 80076fa:	4b6b      	ldr	r3, [pc, #428]	; (80078a8 <_strtod_l+0xc08>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	f7f8 ff7b 	bl	80005f8 <__aeabi_dmul>
 8007702:	4680      	mov	r8, r0
 8007704:	4689      	mov	r9, r1
 8007706:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800770a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800770e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007710:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007714:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007718:	e79b      	b.n	8007652 <_strtod_l+0x9b2>
 800771a:	f1ba 0f01 	cmp.w	sl, #1
 800771e:	d102      	bne.n	8007726 <_strtod_l+0xa86>
 8007720:	2f00      	cmp	r7, #0
 8007722:	f43f ad7e 	beq.w	8007222 <_strtod_l+0x582>
 8007726:	4b61      	ldr	r3, [pc, #388]	; (80078ac <_strtod_l+0xc0c>)
 8007728:	2200      	movs	r2, #0
 800772a:	e78c      	b.n	8007646 <_strtod_l+0x9a6>
 800772c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80078a8 <_strtod_l+0xc08>
 8007730:	f04f 0800 	mov.w	r8, #0
 8007734:	e7e7      	b.n	8007706 <_strtod_l+0xa66>
 8007736:	4b5c      	ldr	r3, [pc, #368]	; (80078a8 <_strtod_l+0xc08>)
 8007738:	4640      	mov	r0, r8
 800773a:	4649      	mov	r1, r9
 800773c:	2200      	movs	r2, #0
 800773e:	f7f8 ff5b 	bl	80005f8 <__aeabi_dmul>
 8007742:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007744:	4680      	mov	r8, r0
 8007746:	4689      	mov	r9, r1
 8007748:	b933      	cbnz	r3, 8007758 <_strtod_l+0xab8>
 800774a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800774e:	9012      	str	r0, [sp, #72]	; 0x48
 8007750:	9313      	str	r3, [sp, #76]	; 0x4c
 8007752:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007756:	e7dd      	b.n	8007714 <_strtod_l+0xa74>
 8007758:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800775c:	e7f9      	b.n	8007752 <_strtod_l+0xab2>
 800775e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007762:	9b04      	ldr	r3, [sp, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1a8      	bne.n	80076ba <_strtod_l+0xa1a>
 8007768:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800776c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800776e:	0d1b      	lsrs	r3, r3, #20
 8007770:	051b      	lsls	r3, r3, #20
 8007772:	429a      	cmp	r2, r3
 8007774:	d1a1      	bne.n	80076ba <_strtod_l+0xa1a>
 8007776:	4640      	mov	r0, r8
 8007778:	4649      	mov	r1, r9
 800777a:	f7f9 fa85 	bl	8000c88 <__aeabi_d2lz>
 800777e:	f7f8 ff0d 	bl	800059c <__aeabi_l2d>
 8007782:	4602      	mov	r2, r0
 8007784:	460b      	mov	r3, r1
 8007786:	4640      	mov	r0, r8
 8007788:	4649      	mov	r1, r9
 800778a:	f7f8 fd7d 	bl	8000288 <__aeabi_dsub>
 800778e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007790:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007794:	ea43 030a 	orr.w	r3, r3, sl
 8007798:	4313      	orrs	r3, r2
 800779a:	4680      	mov	r8, r0
 800779c:	4689      	mov	r9, r1
 800779e:	d053      	beq.n	8007848 <_strtod_l+0xba8>
 80077a0:	a335      	add	r3, pc, #212	; (adr r3, 8007878 <_strtod_l+0xbd8>)
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	f7f9 f999 	bl	8000adc <__aeabi_dcmplt>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	f47f acce 	bne.w	800714c <_strtod_l+0x4ac>
 80077b0:	a333      	add	r3, pc, #204	; (adr r3, 8007880 <_strtod_l+0xbe0>)
 80077b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b6:	4640      	mov	r0, r8
 80077b8:	4649      	mov	r1, r9
 80077ba:	f7f9 f9ad 	bl	8000b18 <__aeabi_dcmpgt>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f43f af7b 	beq.w	80076ba <_strtod_l+0xa1a>
 80077c4:	e4c2      	b.n	800714c <_strtod_l+0x4ac>
 80077c6:	9b04      	ldr	r3, [sp, #16]
 80077c8:	b333      	cbz	r3, 8007818 <_strtod_l+0xb78>
 80077ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077cc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077d0:	d822      	bhi.n	8007818 <_strtod_l+0xb78>
 80077d2:	a32d      	add	r3, pc, #180	; (adr r3, 8007888 <_strtod_l+0xbe8>)
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	4640      	mov	r0, r8
 80077da:	4649      	mov	r1, r9
 80077dc:	f7f9 f988 	bl	8000af0 <__aeabi_dcmple>
 80077e0:	b1a0      	cbz	r0, 800780c <_strtod_l+0xb6c>
 80077e2:	4649      	mov	r1, r9
 80077e4:	4640      	mov	r0, r8
 80077e6:	f7f9 f9df 	bl	8000ba8 <__aeabi_d2uiz>
 80077ea:	2801      	cmp	r0, #1
 80077ec:	bf38      	it	cc
 80077ee:	2001      	movcc	r0, #1
 80077f0:	f7f8 fe88 	bl	8000504 <__aeabi_ui2d>
 80077f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077f6:	4680      	mov	r8, r0
 80077f8:	4689      	mov	r9, r1
 80077fa:	bb13      	cbnz	r3, 8007842 <_strtod_l+0xba2>
 80077fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007800:	9014      	str	r0, [sp, #80]	; 0x50
 8007802:	9315      	str	r3, [sp, #84]	; 0x54
 8007804:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007808:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800780c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800780e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007810:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007814:	1a9b      	subs	r3, r3, r2
 8007816:	930d      	str	r3, [sp, #52]	; 0x34
 8007818:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800781c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007820:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007824:	f001 fe54 	bl	80094d0 <__ulp>
 8007828:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800782c:	ec53 2b10 	vmov	r2, r3, d0
 8007830:	f7f8 fee2 	bl	80005f8 <__aeabi_dmul>
 8007834:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007838:	f7f8 fd28 	bl	800028c <__adddf3>
 800783c:	4682      	mov	sl, r0
 800783e:	468b      	mov	fp, r1
 8007840:	e78f      	b.n	8007762 <_strtod_l+0xac2>
 8007842:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007846:	e7dd      	b.n	8007804 <_strtod_l+0xb64>
 8007848:	a311      	add	r3, pc, #68	; (adr r3, 8007890 <_strtod_l+0xbf0>)
 800784a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784e:	f7f9 f945 	bl	8000adc <__aeabi_dcmplt>
 8007852:	e7b4      	b.n	80077be <_strtod_l+0xb1e>
 8007854:	2300      	movs	r3, #0
 8007856:	930e      	str	r3, [sp, #56]	; 0x38
 8007858:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800785a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800785c:	6013      	str	r3, [r2, #0]
 800785e:	f7ff ba65 	b.w	8006d2c <_strtod_l+0x8c>
 8007862:	2b65      	cmp	r3, #101	; 0x65
 8007864:	f43f ab5d 	beq.w	8006f22 <_strtod_l+0x282>
 8007868:	2b45      	cmp	r3, #69	; 0x45
 800786a:	f43f ab5a 	beq.w	8006f22 <_strtod_l+0x282>
 800786e:	2201      	movs	r2, #1
 8007870:	f7ff bb92 	b.w	8006f98 <_strtod_l+0x2f8>
 8007874:	f3af 8000 	nop.w
 8007878:	94a03595 	.word	0x94a03595
 800787c:	3fdfffff 	.word	0x3fdfffff
 8007880:	35afe535 	.word	0x35afe535
 8007884:	3fe00000 	.word	0x3fe00000
 8007888:	ffc00000 	.word	0xffc00000
 800788c:	41dfffff 	.word	0x41dfffff
 8007890:	94a03595 	.word	0x94a03595
 8007894:	3fcfffff 	.word	0x3fcfffff
 8007898:	3ff00000 	.word	0x3ff00000
 800789c:	7ff00000 	.word	0x7ff00000
 80078a0:	7fe00000 	.word	0x7fe00000
 80078a4:	7c9fffff 	.word	0x7c9fffff
 80078a8:	3fe00000 	.word	0x3fe00000
 80078ac:	bff00000 	.word	0xbff00000
 80078b0:	7fefffff 	.word	0x7fefffff

080078b4 <_strtod_r>:
 80078b4:	4b01      	ldr	r3, [pc, #4]	; (80078bc <_strtod_r+0x8>)
 80078b6:	f7ff b9f3 	b.w	8006ca0 <_strtod_l>
 80078ba:	bf00      	nop
 80078bc:	20000124 	.word	0x20000124

080078c0 <_strtol_l.isra.0>:
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078c6:	d001      	beq.n	80078cc <_strtol_l.isra.0+0xc>
 80078c8:	2b24      	cmp	r3, #36	; 0x24
 80078ca:	d906      	bls.n	80078da <_strtol_l.isra.0+0x1a>
 80078cc:	f7fe fa8a 	bl	8005de4 <__errno>
 80078d0:	2316      	movs	r3, #22
 80078d2:	6003      	str	r3, [r0, #0]
 80078d4:	2000      	movs	r0, #0
 80078d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078da:	4f3a      	ldr	r7, [pc, #232]	; (80079c4 <_strtol_l.isra.0+0x104>)
 80078dc:	468e      	mov	lr, r1
 80078de:	4676      	mov	r6, lr
 80078e0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80078e4:	5de5      	ldrb	r5, [r4, r7]
 80078e6:	f015 0508 	ands.w	r5, r5, #8
 80078ea:	d1f8      	bne.n	80078de <_strtol_l.isra.0+0x1e>
 80078ec:	2c2d      	cmp	r4, #45	; 0x2d
 80078ee:	d134      	bne.n	800795a <_strtol_l.isra.0+0x9a>
 80078f0:	f89e 4000 	ldrb.w	r4, [lr]
 80078f4:	f04f 0801 	mov.w	r8, #1
 80078f8:	f106 0e02 	add.w	lr, r6, #2
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d05c      	beq.n	80079ba <_strtol_l.isra.0+0xfa>
 8007900:	2b10      	cmp	r3, #16
 8007902:	d10c      	bne.n	800791e <_strtol_l.isra.0+0x5e>
 8007904:	2c30      	cmp	r4, #48	; 0x30
 8007906:	d10a      	bne.n	800791e <_strtol_l.isra.0+0x5e>
 8007908:	f89e 4000 	ldrb.w	r4, [lr]
 800790c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007910:	2c58      	cmp	r4, #88	; 0x58
 8007912:	d14d      	bne.n	80079b0 <_strtol_l.isra.0+0xf0>
 8007914:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007918:	2310      	movs	r3, #16
 800791a:	f10e 0e02 	add.w	lr, lr, #2
 800791e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007922:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007926:	2600      	movs	r6, #0
 8007928:	fbbc f9f3 	udiv	r9, ip, r3
 800792c:	4635      	mov	r5, r6
 800792e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007932:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007936:	2f09      	cmp	r7, #9
 8007938:	d818      	bhi.n	800796c <_strtol_l.isra.0+0xac>
 800793a:	463c      	mov	r4, r7
 800793c:	42a3      	cmp	r3, r4
 800793e:	dd24      	ble.n	800798a <_strtol_l.isra.0+0xca>
 8007940:	2e00      	cmp	r6, #0
 8007942:	db1f      	blt.n	8007984 <_strtol_l.isra.0+0xc4>
 8007944:	45a9      	cmp	r9, r5
 8007946:	d31d      	bcc.n	8007984 <_strtol_l.isra.0+0xc4>
 8007948:	d101      	bne.n	800794e <_strtol_l.isra.0+0x8e>
 800794a:	45a2      	cmp	sl, r4
 800794c:	db1a      	blt.n	8007984 <_strtol_l.isra.0+0xc4>
 800794e:	fb05 4503 	mla	r5, r5, r3, r4
 8007952:	2601      	movs	r6, #1
 8007954:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007958:	e7eb      	b.n	8007932 <_strtol_l.isra.0+0x72>
 800795a:	2c2b      	cmp	r4, #43	; 0x2b
 800795c:	bf08      	it	eq
 800795e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007962:	46a8      	mov	r8, r5
 8007964:	bf08      	it	eq
 8007966:	f106 0e02 	addeq.w	lr, r6, #2
 800796a:	e7c7      	b.n	80078fc <_strtol_l.isra.0+0x3c>
 800796c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007970:	2f19      	cmp	r7, #25
 8007972:	d801      	bhi.n	8007978 <_strtol_l.isra.0+0xb8>
 8007974:	3c37      	subs	r4, #55	; 0x37
 8007976:	e7e1      	b.n	800793c <_strtol_l.isra.0+0x7c>
 8007978:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800797c:	2f19      	cmp	r7, #25
 800797e:	d804      	bhi.n	800798a <_strtol_l.isra.0+0xca>
 8007980:	3c57      	subs	r4, #87	; 0x57
 8007982:	e7db      	b.n	800793c <_strtol_l.isra.0+0x7c>
 8007984:	f04f 36ff 	mov.w	r6, #4294967295
 8007988:	e7e4      	b.n	8007954 <_strtol_l.isra.0+0x94>
 800798a:	2e00      	cmp	r6, #0
 800798c:	da05      	bge.n	800799a <_strtol_l.isra.0+0xda>
 800798e:	2322      	movs	r3, #34	; 0x22
 8007990:	6003      	str	r3, [r0, #0]
 8007992:	4665      	mov	r5, ip
 8007994:	b942      	cbnz	r2, 80079a8 <_strtol_l.isra.0+0xe8>
 8007996:	4628      	mov	r0, r5
 8007998:	e79d      	b.n	80078d6 <_strtol_l.isra.0+0x16>
 800799a:	f1b8 0f00 	cmp.w	r8, #0
 800799e:	d000      	beq.n	80079a2 <_strtol_l.isra.0+0xe2>
 80079a0:	426d      	negs	r5, r5
 80079a2:	2a00      	cmp	r2, #0
 80079a4:	d0f7      	beq.n	8007996 <_strtol_l.isra.0+0xd6>
 80079a6:	b10e      	cbz	r6, 80079ac <_strtol_l.isra.0+0xec>
 80079a8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80079ac:	6011      	str	r1, [r2, #0]
 80079ae:	e7f2      	b.n	8007996 <_strtol_l.isra.0+0xd6>
 80079b0:	2430      	movs	r4, #48	; 0x30
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1b3      	bne.n	800791e <_strtol_l.isra.0+0x5e>
 80079b6:	2308      	movs	r3, #8
 80079b8:	e7b1      	b.n	800791e <_strtol_l.isra.0+0x5e>
 80079ba:	2c30      	cmp	r4, #48	; 0x30
 80079bc:	d0a4      	beq.n	8007908 <_strtol_l.isra.0+0x48>
 80079be:	230a      	movs	r3, #10
 80079c0:	e7ad      	b.n	800791e <_strtol_l.isra.0+0x5e>
 80079c2:	bf00      	nop
 80079c4:	0800b8a9 	.word	0x0800b8a9

080079c8 <_strtol_r>:
 80079c8:	f7ff bf7a 	b.w	80078c0 <_strtol_l.isra.0>

080079cc <quorem>:
 80079cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d0:	6903      	ldr	r3, [r0, #16]
 80079d2:	690c      	ldr	r4, [r1, #16]
 80079d4:	42a3      	cmp	r3, r4
 80079d6:	4607      	mov	r7, r0
 80079d8:	f2c0 8081 	blt.w	8007ade <quorem+0x112>
 80079dc:	3c01      	subs	r4, #1
 80079de:	f101 0814 	add.w	r8, r1, #20
 80079e2:	f100 0514 	add.w	r5, r0, #20
 80079e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079ea:	9301      	str	r3, [sp, #4]
 80079ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079f4:	3301      	adds	r3, #1
 80079f6:	429a      	cmp	r2, r3
 80079f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80079fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a00:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a04:	d331      	bcc.n	8007a6a <quorem+0x9e>
 8007a06:	f04f 0e00 	mov.w	lr, #0
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	46ac      	mov	ip, r5
 8007a0e:	46f2      	mov	sl, lr
 8007a10:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a14:	b293      	uxth	r3, r2
 8007a16:	fb06 e303 	mla	r3, r6, r3, lr
 8007a1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	ebaa 0303 	sub.w	r3, sl, r3
 8007a24:	0c12      	lsrs	r2, r2, #16
 8007a26:	f8dc a000 	ldr.w	sl, [ip]
 8007a2a:	fb06 e202 	mla	r2, r6, r2, lr
 8007a2e:	fa13 f38a 	uxtah	r3, r3, sl
 8007a32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007a36:	fa1f fa82 	uxth.w	sl, r2
 8007a3a:	f8dc 2000 	ldr.w	r2, [ip]
 8007a3e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007a42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a4c:	4581      	cmp	r9, r0
 8007a4e:	f84c 3b04 	str.w	r3, [ip], #4
 8007a52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a56:	d2db      	bcs.n	8007a10 <quorem+0x44>
 8007a58:	f855 300b 	ldr.w	r3, [r5, fp]
 8007a5c:	b92b      	cbnz	r3, 8007a6a <quorem+0x9e>
 8007a5e:	9b01      	ldr	r3, [sp, #4]
 8007a60:	3b04      	subs	r3, #4
 8007a62:	429d      	cmp	r5, r3
 8007a64:	461a      	mov	r2, r3
 8007a66:	d32e      	bcc.n	8007ac6 <quorem+0xfa>
 8007a68:	613c      	str	r4, [r7, #16]
 8007a6a:	4638      	mov	r0, r7
 8007a6c:	f001 fc8c 	bl	8009388 <__mcmp>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	db24      	blt.n	8007abe <quorem+0xf2>
 8007a74:	3601      	adds	r6, #1
 8007a76:	4628      	mov	r0, r5
 8007a78:	f04f 0c00 	mov.w	ip, #0
 8007a7c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a80:	f8d0 e000 	ldr.w	lr, [r0]
 8007a84:	b293      	uxth	r3, r2
 8007a86:	ebac 0303 	sub.w	r3, ip, r3
 8007a8a:	0c12      	lsrs	r2, r2, #16
 8007a8c:	fa13 f38e 	uxtah	r3, r3, lr
 8007a90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007a94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a9e:	45c1      	cmp	r9, r8
 8007aa0:	f840 3b04 	str.w	r3, [r0], #4
 8007aa4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007aa8:	d2e8      	bcs.n	8007a7c <quorem+0xb0>
 8007aaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ab2:	b922      	cbnz	r2, 8007abe <quorem+0xf2>
 8007ab4:	3b04      	subs	r3, #4
 8007ab6:	429d      	cmp	r5, r3
 8007ab8:	461a      	mov	r2, r3
 8007aba:	d30a      	bcc.n	8007ad2 <quorem+0x106>
 8007abc:	613c      	str	r4, [r7, #16]
 8007abe:	4630      	mov	r0, r6
 8007ac0:	b003      	add	sp, #12
 8007ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	3b04      	subs	r3, #4
 8007aca:	2a00      	cmp	r2, #0
 8007acc:	d1cc      	bne.n	8007a68 <quorem+0x9c>
 8007ace:	3c01      	subs	r4, #1
 8007ad0:	e7c7      	b.n	8007a62 <quorem+0x96>
 8007ad2:	6812      	ldr	r2, [r2, #0]
 8007ad4:	3b04      	subs	r3, #4
 8007ad6:	2a00      	cmp	r2, #0
 8007ad8:	d1f0      	bne.n	8007abc <quorem+0xf0>
 8007ada:	3c01      	subs	r4, #1
 8007adc:	e7eb      	b.n	8007ab6 <quorem+0xea>
 8007ade:	2000      	movs	r0, #0
 8007ae0:	e7ee      	b.n	8007ac0 <quorem+0xf4>
 8007ae2:	0000      	movs	r0, r0
 8007ae4:	0000      	movs	r0, r0
	...

08007ae8 <_dtoa_r>:
 8007ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	ed2d 8b02 	vpush	{d8}
 8007af0:	ec57 6b10 	vmov	r6, r7, d0
 8007af4:	b095      	sub	sp, #84	; 0x54
 8007af6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007af8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007afc:	9105      	str	r1, [sp, #20]
 8007afe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007b02:	4604      	mov	r4, r0
 8007b04:	9209      	str	r2, [sp, #36]	; 0x24
 8007b06:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b08:	b975      	cbnz	r5, 8007b28 <_dtoa_r+0x40>
 8007b0a:	2010      	movs	r0, #16
 8007b0c:	f001 f94c 	bl	8008da8 <malloc>
 8007b10:	4602      	mov	r2, r0
 8007b12:	6260      	str	r0, [r4, #36]	; 0x24
 8007b14:	b920      	cbnz	r0, 8007b20 <_dtoa_r+0x38>
 8007b16:	4bb2      	ldr	r3, [pc, #712]	; (8007de0 <_dtoa_r+0x2f8>)
 8007b18:	21ea      	movs	r1, #234	; 0xea
 8007b1a:	48b2      	ldr	r0, [pc, #712]	; (8007de4 <_dtoa_r+0x2fc>)
 8007b1c:	f002 f874 	bl	8009c08 <__assert_func>
 8007b20:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007b24:	6005      	str	r5, [r0, #0]
 8007b26:	60c5      	str	r5, [r0, #12]
 8007b28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b2a:	6819      	ldr	r1, [r3, #0]
 8007b2c:	b151      	cbz	r1, 8007b44 <_dtoa_r+0x5c>
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	604a      	str	r2, [r1, #4]
 8007b32:	2301      	movs	r3, #1
 8007b34:	4093      	lsls	r3, r2
 8007b36:	608b      	str	r3, [r1, #8]
 8007b38:	4620      	mov	r0, r4
 8007b3a:	f001 f99d 	bl	8008e78 <_Bfree>
 8007b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b40:	2200      	movs	r2, #0
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	1e3b      	subs	r3, r7, #0
 8007b46:	bfb9      	ittee	lt
 8007b48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b4c:	9303      	strlt	r3, [sp, #12]
 8007b4e:	2300      	movge	r3, #0
 8007b50:	f8c8 3000 	strge.w	r3, [r8]
 8007b54:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007b58:	4ba3      	ldr	r3, [pc, #652]	; (8007de8 <_dtoa_r+0x300>)
 8007b5a:	bfbc      	itt	lt
 8007b5c:	2201      	movlt	r2, #1
 8007b5e:	f8c8 2000 	strlt.w	r2, [r8]
 8007b62:	ea33 0309 	bics.w	r3, r3, r9
 8007b66:	d11b      	bne.n	8007ba0 <_dtoa_r+0xb8>
 8007b68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b74:	4333      	orrs	r3, r6
 8007b76:	f000 857a 	beq.w	800866e <_dtoa_r+0xb86>
 8007b7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b7c:	b963      	cbnz	r3, 8007b98 <_dtoa_r+0xb0>
 8007b7e:	4b9b      	ldr	r3, [pc, #620]	; (8007dec <_dtoa_r+0x304>)
 8007b80:	e024      	b.n	8007bcc <_dtoa_r+0xe4>
 8007b82:	4b9b      	ldr	r3, [pc, #620]	; (8007df0 <_dtoa_r+0x308>)
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	3308      	adds	r3, #8
 8007b88:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b8a:	6013      	str	r3, [r2, #0]
 8007b8c:	9800      	ldr	r0, [sp, #0]
 8007b8e:	b015      	add	sp, #84	; 0x54
 8007b90:	ecbd 8b02 	vpop	{d8}
 8007b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b98:	4b94      	ldr	r3, [pc, #592]	; (8007dec <_dtoa_r+0x304>)
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	3303      	adds	r3, #3
 8007b9e:	e7f3      	b.n	8007b88 <_dtoa_r+0xa0>
 8007ba0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	ec51 0b17 	vmov	r0, r1, d7
 8007baa:	2300      	movs	r3, #0
 8007bac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007bb0:	f7f8 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bb4:	4680      	mov	r8, r0
 8007bb6:	b158      	cbz	r0, 8007bd0 <_dtoa_r+0xe8>
 8007bb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bba:	2301      	movs	r3, #1
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f000 8551 	beq.w	8008668 <_dtoa_r+0xb80>
 8007bc6:	488b      	ldr	r0, [pc, #556]	; (8007df4 <_dtoa_r+0x30c>)
 8007bc8:	6018      	str	r0, [r3, #0]
 8007bca:	1e43      	subs	r3, r0, #1
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	e7dd      	b.n	8007b8c <_dtoa_r+0xa4>
 8007bd0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007bd4:	aa12      	add	r2, sp, #72	; 0x48
 8007bd6:	a913      	add	r1, sp, #76	; 0x4c
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f001 fcf5 	bl	80095c8 <__d2b>
 8007bde:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007be2:	4683      	mov	fp, r0
 8007be4:	2d00      	cmp	r5, #0
 8007be6:	d07c      	beq.n	8007ce2 <_dtoa_r+0x1fa>
 8007be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007bee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bf2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007bf6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007bfa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007bfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c02:	4b7d      	ldr	r3, [pc, #500]	; (8007df8 <_dtoa_r+0x310>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	4630      	mov	r0, r6
 8007c08:	4639      	mov	r1, r7
 8007c0a:	f7f8 fb3d 	bl	8000288 <__aeabi_dsub>
 8007c0e:	a36e      	add	r3, pc, #440	; (adr r3, 8007dc8 <_dtoa_r+0x2e0>)
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f7f8 fcf0 	bl	80005f8 <__aeabi_dmul>
 8007c18:	a36d      	add	r3, pc, #436	; (adr r3, 8007dd0 <_dtoa_r+0x2e8>)
 8007c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1e:	f7f8 fb35 	bl	800028c <__adddf3>
 8007c22:	4606      	mov	r6, r0
 8007c24:	4628      	mov	r0, r5
 8007c26:	460f      	mov	r7, r1
 8007c28:	f7f8 fc7c 	bl	8000524 <__aeabi_i2d>
 8007c2c:	a36a      	add	r3, pc, #424	; (adr r3, 8007dd8 <_dtoa_r+0x2f0>)
 8007c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c32:	f7f8 fce1 	bl	80005f8 <__aeabi_dmul>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	4639      	mov	r1, r7
 8007c3e:	f7f8 fb25 	bl	800028c <__adddf3>
 8007c42:	4606      	mov	r6, r0
 8007c44:	460f      	mov	r7, r1
 8007c46:	f7f8 ff87 	bl	8000b58 <__aeabi_d2iz>
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	4682      	mov	sl, r0
 8007c4e:	2300      	movs	r3, #0
 8007c50:	4630      	mov	r0, r6
 8007c52:	4639      	mov	r1, r7
 8007c54:	f7f8 ff42 	bl	8000adc <__aeabi_dcmplt>
 8007c58:	b148      	cbz	r0, 8007c6e <_dtoa_r+0x186>
 8007c5a:	4650      	mov	r0, sl
 8007c5c:	f7f8 fc62 	bl	8000524 <__aeabi_i2d>
 8007c60:	4632      	mov	r2, r6
 8007c62:	463b      	mov	r3, r7
 8007c64:	f7f8 ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c68:	b908      	cbnz	r0, 8007c6e <_dtoa_r+0x186>
 8007c6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c6e:	f1ba 0f16 	cmp.w	sl, #22
 8007c72:	d854      	bhi.n	8007d1e <_dtoa_r+0x236>
 8007c74:	4b61      	ldr	r3, [pc, #388]	; (8007dfc <_dtoa_r+0x314>)
 8007c76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c82:	f7f8 ff2b 	bl	8000adc <__aeabi_dcmplt>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d04b      	beq.n	8007d22 <_dtoa_r+0x23a>
 8007c8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c8e:	2300      	movs	r3, #0
 8007c90:	930e      	str	r3, [sp, #56]	; 0x38
 8007c92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c94:	1b5d      	subs	r5, r3, r5
 8007c96:	1e6b      	subs	r3, r5, #1
 8007c98:	9304      	str	r3, [sp, #16]
 8007c9a:	bf43      	ittte	mi
 8007c9c:	2300      	movmi	r3, #0
 8007c9e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007ca2:	9304      	strmi	r3, [sp, #16]
 8007ca4:	f04f 0800 	movpl.w	r8, #0
 8007ca8:	f1ba 0f00 	cmp.w	sl, #0
 8007cac:	db3b      	blt.n	8007d26 <_dtoa_r+0x23e>
 8007cae:	9b04      	ldr	r3, [sp, #16]
 8007cb0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007cb4:	4453      	add	r3, sl
 8007cb6:	9304      	str	r3, [sp, #16]
 8007cb8:	2300      	movs	r3, #0
 8007cba:	9306      	str	r3, [sp, #24]
 8007cbc:	9b05      	ldr	r3, [sp, #20]
 8007cbe:	2b09      	cmp	r3, #9
 8007cc0:	d869      	bhi.n	8007d96 <_dtoa_r+0x2ae>
 8007cc2:	2b05      	cmp	r3, #5
 8007cc4:	bfc4      	itt	gt
 8007cc6:	3b04      	subgt	r3, #4
 8007cc8:	9305      	strgt	r3, [sp, #20]
 8007cca:	9b05      	ldr	r3, [sp, #20]
 8007ccc:	f1a3 0302 	sub.w	r3, r3, #2
 8007cd0:	bfcc      	ite	gt
 8007cd2:	2500      	movgt	r5, #0
 8007cd4:	2501      	movle	r5, #1
 8007cd6:	2b03      	cmp	r3, #3
 8007cd8:	d869      	bhi.n	8007dae <_dtoa_r+0x2c6>
 8007cda:	e8df f003 	tbb	[pc, r3]
 8007cde:	4e2c      	.short	0x4e2c
 8007ce0:	5a4c      	.short	0x5a4c
 8007ce2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ce6:	441d      	add	r5, r3
 8007ce8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	bfc1      	itttt	gt
 8007cf0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007cf4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007cf8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007cfc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d00:	bfda      	itte	le
 8007d02:	f1c3 0320 	rsble	r3, r3, #32
 8007d06:	fa06 f003 	lslle.w	r0, r6, r3
 8007d0a:	4318      	orrgt	r0, r3
 8007d0c:	f7f8 fbfa 	bl	8000504 <__aeabi_ui2d>
 8007d10:	2301      	movs	r3, #1
 8007d12:	4606      	mov	r6, r0
 8007d14:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007d18:	3d01      	subs	r5, #1
 8007d1a:	9310      	str	r3, [sp, #64]	; 0x40
 8007d1c:	e771      	b.n	8007c02 <_dtoa_r+0x11a>
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e7b6      	b.n	8007c90 <_dtoa_r+0x1a8>
 8007d22:	900e      	str	r0, [sp, #56]	; 0x38
 8007d24:	e7b5      	b.n	8007c92 <_dtoa_r+0x1aa>
 8007d26:	f1ca 0300 	rsb	r3, sl, #0
 8007d2a:	9306      	str	r3, [sp, #24]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	eba8 080a 	sub.w	r8, r8, sl
 8007d32:	930d      	str	r3, [sp, #52]	; 0x34
 8007d34:	e7c2      	b.n	8007cbc <_dtoa_r+0x1d4>
 8007d36:	2300      	movs	r3, #0
 8007d38:	9308      	str	r3, [sp, #32]
 8007d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	dc39      	bgt.n	8007db4 <_dtoa_r+0x2cc>
 8007d40:	f04f 0901 	mov.w	r9, #1
 8007d44:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d48:	464b      	mov	r3, r9
 8007d4a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007d4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007d50:	2200      	movs	r2, #0
 8007d52:	6042      	str	r2, [r0, #4]
 8007d54:	2204      	movs	r2, #4
 8007d56:	f102 0614 	add.w	r6, r2, #20
 8007d5a:	429e      	cmp	r6, r3
 8007d5c:	6841      	ldr	r1, [r0, #4]
 8007d5e:	d92f      	bls.n	8007dc0 <_dtoa_r+0x2d8>
 8007d60:	4620      	mov	r0, r4
 8007d62:	f001 f849 	bl	8008df8 <_Balloc>
 8007d66:	9000      	str	r0, [sp, #0]
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d14b      	bne.n	8007e04 <_dtoa_r+0x31c>
 8007d6c:	4b24      	ldr	r3, [pc, #144]	; (8007e00 <_dtoa_r+0x318>)
 8007d6e:	4602      	mov	r2, r0
 8007d70:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d74:	e6d1      	b.n	8007b1a <_dtoa_r+0x32>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e7de      	b.n	8007d38 <_dtoa_r+0x250>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	9308      	str	r3, [sp, #32]
 8007d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d80:	eb0a 0903 	add.w	r9, sl, r3
 8007d84:	f109 0301 	add.w	r3, r9, #1
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	bfb8      	it	lt
 8007d8e:	2301      	movlt	r3, #1
 8007d90:	e7dd      	b.n	8007d4e <_dtoa_r+0x266>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e7f2      	b.n	8007d7c <_dtoa_r+0x294>
 8007d96:	2501      	movs	r5, #1
 8007d98:	2300      	movs	r3, #0
 8007d9a:	9305      	str	r3, [sp, #20]
 8007d9c:	9508      	str	r5, [sp, #32]
 8007d9e:	f04f 39ff 	mov.w	r9, #4294967295
 8007da2:	2200      	movs	r2, #0
 8007da4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007da8:	2312      	movs	r3, #18
 8007daa:	9209      	str	r2, [sp, #36]	; 0x24
 8007dac:	e7cf      	b.n	8007d4e <_dtoa_r+0x266>
 8007dae:	2301      	movs	r3, #1
 8007db0:	9308      	str	r3, [sp, #32]
 8007db2:	e7f4      	b.n	8007d9e <_dtoa_r+0x2b6>
 8007db4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007db8:	f8cd 9004 	str.w	r9, [sp, #4]
 8007dbc:	464b      	mov	r3, r9
 8007dbe:	e7c6      	b.n	8007d4e <_dtoa_r+0x266>
 8007dc0:	3101      	adds	r1, #1
 8007dc2:	6041      	str	r1, [r0, #4]
 8007dc4:	0052      	lsls	r2, r2, #1
 8007dc6:	e7c6      	b.n	8007d56 <_dtoa_r+0x26e>
 8007dc8:	636f4361 	.word	0x636f4361
 8007dcc:	3fd287a7 	.word	0x3fd287a7
 8007dd0:	8b60c8b3 	.word	0x8b60c8b3
 8007dd4:	3fc68a28 	.word	0x3fc68a28
 8007dd8:	509f79fb 	.word	0x509f79fb
 8007ddc:	3fd34413 	.word	0x3fd34413
 8007de0:	0800b9b6 	.word	0x0800b9b6
 8007de4:	0800b9cd 	.word	0x0800b9cd
 8007de8:	7ff00000 	.word	0x7ff00000
 8007dec:	0800b9b2 	.word	0x0800b9b2
 8007df0:	0800b9a9 	.word	0x0800b9a9
 8007df4:	0800b829 	.word	0x0800b829
 8007df8:	3ff80000 	.word	0x3ff80000
 8007dfc:	0800bb48 	.word	0x0800bb48
 8007e00:	0800ba2c 	.word	0x0800ba2c
 8007e04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e06:	9a00      	ldr	r2, [sp, #0]
 8007e08:	601a      	str	r2, [r3, #0]
 8007e0a:	9b01      	ldr	r3, [sp, #4]
 8007e0c:	2b0e      	cmp	r3, #14
 8007e0e:	f200 80ad 	bhi.w	8007f6c <_dtoa_r+0x484>
 8007e12:	2d00      	cmp	r5, #0
 8007e14:	f000 80aa 	beq.w	8007f6c <_dtoa_r+0x484>
 8007e18:	f1ba 0f00 	cmp.w	sl, #0
 8007e1c:	dd36      	ble.n	8007e8c <_dtoa_r+0x3a4>
 8007e1e:	4ac3      	ldr	r2, [pc, #780]	; (800812c <_dtoa_r+0x644>)
 8007e20:	f00a 030f 	and.w	r3, sl, #15
 8007e24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007e28:	ed93 7b00 	vldr	d7, [r3]
 8007e2c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007e30:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007e34:	eeb0 8a47 	vmov.f32	s16, s14
 8007e38:	eef0 8a67 	vmov.f32	s17, s15
 8007e3c:	d016      	beq.n	8007e6c <_dtoa_r+0x384>
 8007e3e:	4bbc      	ldr	r3, [pc, #752]	; (8008130 <_dtoa_r+0x648>)
 8007e40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e48:	f7f8 fd00 	bl	800084c <__aeabi_ddiv>
 8007e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e50:	f007 070f 	and.w	r7, r7, #15
 8007e54:	2503      	movs	r5, #3
 8007e56:	4eb6      	ldr	r6, [pc, #728]	; (8008130 <_dtoa_r+0x648>)
 8007e58:	b957      	cbnz	r7, 8007e70 <_dtoa_r+0x388>
 8007e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e5e:	ec53 2b18 	vmov	r2, r3, d8
 8007e62:	f7f8 fcf3 	bl	800084c <__aeabi_ddiv>
 8007e66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e6a:	e029      	b.n	8007ec0 <_dtoa_r+0x3d8>
 8007e6c:	2502      	movs	r5, #2
 8007e6e:	e7f2      	b.n	8007e56 <_dtoa_r+0x36e>
 8007e70:	07f9      	lsls	r1, r7, #31
 8007e72:	d508      	bpl.n	8007e86 <_dtoa_r+0x39e>
 8007e74:	ec51 0b18 	vmov	r0, r1, d8
 8007e78:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e7c:	f7f8 fbbc 	bl	80005f8 <__aeabi_dmul>
 8007e80:	ec41 0b18 	vmov	d8, r0, r1
 8007e84:	3501      	adds	r5, #1
 8007e86:	107f      	asrs	r7, r7, #1
 8007e88:	3608      	adds	r6, #8
 8007e8a:	e7e5      	b.n	8007e58 <_dtoa_r+0x370>
 8007e8c:	f000 80a6 	beq.w	8007fdc <_dtoa_r+0x4f4>
 8007e90:	f1ca 0600 	rsb	r6, sl, #0
 8007e94:	4ba5      	ldr	r3, [pc, #660]	; (800812c <_dtoa_r+0x644>)
 8007e96:	4fa6      	ldr	r7, [pc, #664]	; (8008130 <_dtoa_r+0x648>)
 8007e98:	f006 020f 	and.w	r2, r6, #15
 8007e9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ea8:	f7f8 fba6 	bl	80005f8 <__aeabi_dmul>
 8007eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb0:	1136      	asrs	r6, r6, #4
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	2502      	movs	r5, #2
 8007eb6:	2e00      	cmp	r6, #0
 8007eb8:	f040 8085 	bne.w	8007fc6 <_dtoa_r+0x4de>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1d2      	bne.n	8007e66 <_dtoa_r+0x37e>
 8007ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f000 808c 	beq.w	8007fe0 <_dtoa_r+0x4f8>
 8007ec8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007ecc:	4b99      	ldr	r3, [pc, #612]	; (8008134 <_dtoa_r+0x64c>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	4639      	mov	r1, r7
 8007ed4:	f7f8 fe02 	bl	8000adc <__aeabi_dcmplt>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	f000 8081 	beq.w	8007fe0 <_dtoa_r+0x4f8>
 8007ede:	9b01      	ldr	r3, [sp, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d07d      	beq.n	8007fe0 <_dtoa_r+0x4f8>
 8007ee4:	f1b9 0f00 	cmp.w	r9, #0
 8007ee8:	dd3c      	ble.n	8007f64 <_dtoa_r+0x47c>
 8007eea:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007eee:	9307      	str	r3, [sp, #28]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4b91      	ldr	r3, [pc, #580]	; (8008138 <_dtoa_r+0x650>)
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	4639      	mov	r1, r7
 8007ef8:	f7f8 fb7e 	bl	80005f8 <__aeabi_dmul>
 8007efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f00:	3501      	adds	r5, #1
 8007f02:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007f06:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f7f8 fb0a 	bl	8000524 <__aeabi_i2d>
 8007f10:	4632      	mov	r2, r6
 8007f12:	463b      	mov	r3, r7
 8007f14:	f7f8 fb70 	bl	80005f8 <__aeabi_dmul>
 8007f18:	4b88      	ldr	r3, [pc, #544]	; (800813c <_dtoa_r+0x654>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f7f8 f9b6 	bl	800028c <__adddf3>
 8007f20:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007f24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f28:	9303      	str	r3, [sp, #12]
 8007f2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d15c      	bne.n	8007fea <_dtoa_r+0x502>
 8007f30:	4b83      	ldr	r3, [pc, #524]	; (8008140 <_dtoa_r+0x658>)
 8007f32:	2200      	movs	r2, #0
 8007f34:	4630      	mov	r0, r6
 8007f36:	4639      	mov	r1, r7
 8007f38:	f7f8 f9a6 	bl	8000288 <__aeabi_dsub>
 8007f3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f40:	4606      	mov	r6, r0
 8007f42:	460f      	mov	r7, r1
 8007f44:	f7f8 fde8 	bl	8000b18 <__aeabi_dcmpgt>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	f040 8296 	bne.w	800847a <_dtoa_r+0x992>
 8007f4e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007f52:	4630      	mov	r0, r6
 8007f54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f58:	4639      	mov	r1, r7
 8007f5a:	f7f8 fdbf 	bl	8000adc <__aeabi_dcmplt>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	f040 8288 	bne.w	8008474 <_dtoa_r+0x98c>
 8007f64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f2c0 8158 	blt.w	8008224 <_dtoa_r+0x73c>
 8007f74:	f1ba 0f0e 	cmp.w	sl, #14
 8007f78:	f300 8154 	bgt.w	8008224 <_dtoa_r+0x73c>
 8007f7c:	4b6b      	ldr	r3, [pc, #428]	; (800812c <_dtoa_r+0x644>)
 8007f7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f82:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f280 80e3 	bge.w	8008154 <_dtoa_r+0x66c>
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f300 80df 	bgt.w	8008154 <_dtoa_r+0x66c>
 8007f96:	f040 826d 	bne.w	8008474 <_dtoa_r+0x98c>
 8007f9a:	4b69      	ldr	r3, [pc, #420]	; (8008140 <_dtoa_r+0x658>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	f7f8 fb29 	bl	80005f8 <__aeabi_dmul>
 8007fa6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007faa:	f7f8 fdab 	bl	8000b04 <__aeabi_dcmpge>
 8007fae:	9e01      	ldr	r6, [sp, #4]
 8007fb0:	4637      	mov	r7, r6
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	f040 8243 	bne.w	800843e <_dtoa_r+0x956>
 8007fb8:	9d00      	ldr	r5, [sp, #0]
 8007fba:	2331      	movs	r3, #49	; 0x31
 8007fbc:	f805 3b01 	strb.w	r3, [r5], #1
 8007fc0:	f10a 0a01 	add.w	sl, sl, #1
 8007fc4:	e23f      	b.n	8008446 <_dtoa_r+0x95e>
 8007fc6:	07f2      	lsls	r2, r6, #31
 8007fc8:	d505      	bpl.n	8007fd6 <_dtoa_r+0x4ee>
 8007fca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fce:	f7f8 fb13 	bl	80005f8 <__aeabi_dmul>
 8007fd2:	3501      	adds	r5, #1
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	1076      	asrs	r6, r6, #1
 8007fd8:	3708      	adds	r7, #8
 8007fda:	e76c      	b.n	8007eb6 <_dtoa_r+0x3ce>
 8007fdc:	2502      	movs	r5, #2
 8007fde:	e76f      	b.n	8007ec0 <_dtoa_r+0x3d8>
 8007fe0:	9b01      	ldr	r3, [sp, #4]
 8007fe2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007fe6:	930c      	str	r3, [sp, #48]	; 0x30
 8007fe8:	e78d      	b.n	8007f06 <_dtoa_r+0x41e>
 8007fea:	9900      	ldr	r1, [sp, #0]
 8007fec:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ff0:	4b4e      	ldr	r3, [pc, #312]	; (800812c <_dtoa_r+0x644>)
 8007ff2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ff6:	4401      	add	r1, r0
 8007ff8:	9102      	str	r1, [sp, #8]
 8007ffa:	9908      	ldr	r1, [sp, #32]
 8007ffc:	eeb0 8a47 	vmov.f32	s16, s14
 8008000:	eef0 8a67 	vmov.f32	s17, s15
 8008004:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008008:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800800c:	2900      	cmp	r1, #0
 800800e:	d045      	beq.n	800809c <_dtoa_r+0x5b4>
 8008010:	494c      	ldr	r1, [pc, #304]	; (8008144 <_dtoa_r+0x65c>)
 8008012:	2000      	movs	r0, #0
 8008014:	f7f8 fc1a 	bl	800084c <__aeabi_ddiv>
 8008018:	ec53 2b18 	vmov	r2, r3, d8
 800801c:	f7f8 f934 	bl	8000288 <__aeabi_dsub>
 8008020:	9d00      	ldr	r5, [sp, #0]
 8008022:	ec41 0b18 	vmov	d8, r0, r1
 8008026:	4639      	mov	r1, r7
 8008028:	4630      	mov	r0, r6
 800802a:	f7f8 fd95 	bl	8000b58 <__aeabi_d2iz>
 800802e:	900c      	str	r0, [sp, #48]	; 0x30
 8008030:	f7f8 fa78 	bl	8000524 <__aeabi_i2d>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4630      	mov	r0, r6
 800803a:	4639      	mov	r1, r7
 800803c:	f7f8 f924 	bl	8000288 <__aeabi_dsub>
 8008040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008042:	3330      	adds	r3, #48	; 0x30
 8008044:	f805 3b01 	strb.w	r3, [r5], #1
 8008048:	ec53 2b18 	vmov	r2, r3, d8
 800804c:	4606      	mov	r6, r0
 800804e:	460f      	mov	r7, r1
 8008050:	f7f8 fd44 	bl	8000adc <__aeabi_dcmplt>
 8008054:	2800      	cmp	r0, #0
 8008056:	d165      	bne.n	8008124 <_dtoa_r+0x63c>
 8008058:	4632      	mov	r2, r6
 800805a:	463b      	mov	r3, r7
 800805c:	4935      	ldr	r1, [pc, #212]	; (8008134 <_dtoa_r+0x64c>)
 800805e:	2000      	movs	r0, #0
 8008060:	f7f8 f912 	bl	8000288 <__aeabi_dsub>
 8008064:	ec53 2b18 	vmov	r2, r3, d8
 8008068:	f7f8 fd38 	bl	8000adc <__aeabi_dcmplt>
 800806c:	2800      	cmp	r0, #0
 800806e:	f040 80b9 	bne.w	80081e4 <_dtoa_r+0x6fc>
 8008072:	9b02      	ldr	r3, [sp, #8]
 8008074:	429d      	cmp	r5, r3
 8008076:	f43f af75 	beq.w	8007f64 <_dtoa_r+0x47c>
 800807a:	4b2f      	ldr	r3, [pc, #188]	; (8008138 <_dtoa_r+0x650>)
 800807c:	ec51 0b18 	vmov	r0, r1, d8
 8008080:	2200      	movs	r2, #0
 8008082:	f7f8 fab9 	bl	80005f8 <__aeabi_dmul>
 8008086:	4b2c      	ldr	r3, [pc, #176]	; (8008138 <_dtoa_r+0x650>)
 8008088:	ec41 0b18 	vmov	d8, r0, r1
 800808c:	2200      	movs	r2, #0
 800808e:	4630      	mov	r0, r6
 8008090:	4639      	mov	r1, r7
 8008092:	f7f8 fab1 	bl	80005f8 <__aeabi_dmul>
 8008096:	4606      	mov	r6, r0
 8008098:	460f      	mov	r7, r1
 800809a:	e7c4      	b.n	8008026 <_dtoa_r+0x53e>
 800809c:	ec51 0b17 	vmov	r0, r1, d7
 80080a0:	f7f8 faaa 	bl	80005f8 <__aeabi_dmul>
 80080a4:	9b02      	ldr	r3, [sp, #8]
 80080a6:	9d00      	ldr	r5, [sp, #0]
 80080a8:	930c      	str	r3, [sp, #48]	; 0x30
 80080aa:	ec41 0b18 	vmov	d8, r0, r1
 80080ae:	4639      	mov	r1, r7
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7f8 fd51 	bl	8000b58 <__aeabi_d2iz>
 80080b6:	9011      	str	r0, [sp, #68]	; 0x44
 80080b8:	f7f8 fa34 	bl	8000524 <__aeabi_i2d>
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	4630      	mov	r0, r6
 80080c2:	4639      	mov	r1, r7
 80080c4:	f7f8 f8e0 	bl	8000288 <__aeabi_dsub>
 80080c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80080ca:	3330      	adds	r3, #48	; 0x30
 80080cc:	f805 3b01 	strb.w	r3, [r5], #1
 80080d0:	9b02      	ldr	r3, [sp, #8]
 80080d2:	429d      	cmp	r5, r3
 80080d4:	4606      	mov	r6, r0
 80080d6:	460f      	mov	r7, r1
 80080d8:	f04f 0200 	mov.w	r2, #0
 80080dc:	d134      	bne.n	8008148 <_dtoa_r+0x660>
 80080de:	4b19      	ldr	r3, [pc, #100]	; (8008144 <_dtoa_r+0x65c>)
 80080e0:	ec51 0b18 	vmov	r0, r1, d8
 80080e4:	f7f8 f8d2 	bl	800028c <__adddf3>
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	4630      	mov	r0, r6
 80080ee:	4639      	mov	r1, r7
 80080f0:	f7f8 fd12 	bl	8000b18 <__aeabi_dcmpgt>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d175      	bne.n	80081e4 <_dtoa_r+0x6fc>
 80080f8:	ec53 2b18 	vmov	r2, r3, d8
 80080fc:	4911      	ldr	r1, [pc, #68]	; (8008144 <_dtoa_r+0x65c>)
 80080fe:	2000      	movs	r0, #0
 8008100:	f7f8 f8c2 	bl	8000288 <__aeabi_dsub>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	4630      	mov	r0, r6
 800810a:	4639      	mov	r1, r7
 800810c:	f7f8 fce6 	bl	8000adc <__aeabi_dcmplt>
 8008110:	2800      	cmp	r0, #0
 8008112:	f43f af27 	beq.w	8007f64 <_dtoa_r+0x47c>
 8008116:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008118:	1e6b      	subs	r3, r5, #1
 800811a:	930c      	str	r3, [sp, #48]	; 0x30
 800811c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008120:	2b30      	cmp	r3, #48	; 0x30
 8008122:	d0f8      	beq.n	8008116 <_dtoa_r+0x62e>
 8008124:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008128:	e04a      	b.n	80081c0 <_dtoa_r+0x6d8>
 800812a:	bf00      	nop
 800812c:	0800bb48 	.word	0x0800bb48
 8008130:	0800bb20 	.word	0x0800bb20
 8008134:	3ff00000 	.word	0x3ff00000
 8008138:	40240000 	.word	0x40240000
 800813c:	401c0000 	.word	0x401c0000
 8008140:	40140000 	.word	0x40140000
 8008144:	3fe00000 	.word	0x3fe00000
 8008148:	4baf      	ldr	r3, [pc, #700]	; (8008408 <_dtoa_r+0x920>)
 800814a:	f7f8 fa55 	bl	80005f8 <__aeabi_dmul>
 800814e:	4606      	mov	r6, r0
 8008150:	460f      	mov	r7, r1
 8008152:	e7ac      	b.n	80080ae <_dtoa_r+0x5c6>
 8008154:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008158:	9d00      	ldr	r5, [sp, #0]
 800815a:	4642      	mov	r2, r8
 800815c:	464b      	mov	r3, r9
 800815e:	4630      	mov	r0, r6
 8008160:	4639      	mov	r1, r7
 8008162:	f7f8 fb73 	bl	800084c <__aeabi_ddiv>
 8008166:	f7f8 fcf7 	bl	8000b58 <__aeabi_d2iz>
 800816a:	9002      	str	r0, [sp, #8]
 800816c:	f7f8 f9da 	bl	8000524 <__aeabi_i2d>
 8008170:	4642      	mov	r2, r8
 8008172:	464b      	mov	r3, r9
 8008174:	f7f8 fa40 	bl	80005f8 <__aeabi_dmul>
 8008178:	4602      	mov	r2, r0
 800817a:	460b      	mov	r3, r1
 800817c:	4630      	mov	r0, r6
 800817e:	4639      	mov	r1, r7
 8008180:	f7f8 f882 	bl	8000288 <__aeabi_dsub>
 8008184:	9e02      	ldr	r6, [sp, #8]
 8008186:	9f01      	ldr	r7, [sp, #4]
 8008188:	3630      	adds	r6, #48	; 0x30
 800818a:	f805 6b01 	strb.w	r6, [r5], #1
 800818e:	9e00      	ldr	r6, [sp, #0]
 8008190:	1bae      	subs	r6, r5, r6
 8008192:	42b7      	cmp	r7, r6
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	d137      	bne.n	800820a <_dtoa_r+0x722>
 800819a:	f7f8 f877 	bl	800028c <__adddf3>
 800819e:	4642      	mov	r2, r8
 80081a0:	464b      	mov	r3, r9
 80081a2:	4606      	mov	r6, r0
 80081a4:	460f      	mov	r7, r1
 80081a6:	f7f8 fcb7 	bl	8000b18 <__aeabi_dcmpgt>
 80081aa:	b9c8      	cbnz	r0, 80081e0 <_dtoa_r+0x6f8>
 80081ac:	4642      	mov	r2, r8
 80081ae:	464b      	mov	r3, r9
 80081b0:	4630      	mov	r0, r6
 80081b2:	4639      	mov	r1, r7
 80081b4:	f7f8 fc88 	bl	8000ac8 <__aeabi_dcmpeq>
 80081b8:	b110      	cbz	r0, 80081c0 <_dtoa_r+0x6d8>
 80081ba:	9b02      	ldr	r3, [sp, #8]
 80081bc:	07d9      	lsls	r1, r3, #31
 80081be:	d40f      	bmi.n	80081e0 <_dtoa_r+0x6f8>
 80081c0:	4620      	mov	r0, r4
 80081c2:	4659      	mov	r1, fp
 80081c4:	f000 fe58 	bl	8008e78 <_Bfree>
 80081c8:	2300      	movs	r3, #0
 80081ca:	702b      	strb	r3, [r5, #0]
 80081cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081ce:	f10a 0001 	add.w	r0, sl, #1
 80081d2:	6018      	str	r0, [r3, #0]
 80081d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f43f acd8 	beq.w	8007b8c <_dtoa_r+0xa4>
 80081dc:	601d      	str	r5, [r3, #0]
 80081de:	e4d5      	b.n	8007b8c <_dtoa_r+0xa4>
 80081e0:	f8cd a01c 	str.w	sl, [sp, #28]
 80081e4:	462b      	mov	r3, r5
 80081e6:	461d      	mov	r5, r3
 80081e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081ec:	2a39      	cmp	r2, #57	; 0x39
 80081ee:	d108      	bne.n	8008202 <_dtoa_r+0x71a>
 80081f0:	9a00      	ldr	r2, [sp, #0]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d1f7      	bne.n	80081e6 <_dtoa_r+0x6fe>
 80081f6:	9a07      	ldr	r2, [sp, #28]
 80081f8:	9900      	ldr	r1, [sp, #0]
 80081fa:	3201      	adds	r2, #1
 80081fc:	9207      	str	r2, [sp, #28]
 80081fe:	2230      	movs	r2, #48	; 0x30
 8008200:	700a      	strb	r2, [r1, #0]
 8008202:	781a      	ldrb	r2, [r3, #0]
 8008204:	3201      	adds	r2, #1
 8008206:	701a      	strb	r2, [r3, #0]
 8008208:	e78c      	b.n	8008124 <_dtoa_r+0x63c>
 800820a:	4b7f      	ldr	r3, [pc, #508]	; (8008408 <_dtoa_r+0x920>)
 800820c:	2200      	movs	r2, #0
 800820e:	f7f8 f9f3 	bl	80005f8 <__aeabi_dmul>
 8008212:	2200      	movs	r2, #0
 8008214:	2300      	movs	r3, #0
 8008216:	4606      	mov	r6, r0
 8008218:	460f      	mov	r7, r1
 800821a:	f7f8 fc55 	bl	8000ac8 <__aeabi_dcmpeq>
 800821e:	2800      	cmp	r0, #0
 8008220:	d09b      	beq.n	800815a <_dtoa_r+0x672>
 8008222:	e7cd      	b.n	80081c0 <_dtoa_r+0x6d8>
 8008224:	9a08      	ldr	r2, [sp, #32]
 8008226:	2a00      	cmp	r2, #0
 8008228:	f000 80c4 	beq.w	80083b4 <_dtoa_r+0x8cc>
 800822c:	9a05      	ldr	r2, [sp, #20]
 800822e:	2a01      	cmp	r2, #1
 8008230:	f300 80a8 	bgt.w	8008384 <_dtoa_r+0x89c>
 8008234:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008236:	2a00      	cmp	r2, #0
 8008238:	f000 80a0 	beq.w	800837c <_dtoa_r+0x894>
 800823c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008240:	9e06      	ldr	r6, [sp, #24]
 8008242:	4645      	mov	r5, r8
 8008244:	9a04      	ldr	r2, [sp, #16]
 8008246:	2101      	movs	r1, #1
 8008248:	441a      	add	r2, r3
 800824a:	4620      	mov	r0, r4
 800824c:	4498      	add	r8, r3
 800824e:	9204      	str	r2, [sp, #16]
 8008250:	f000 ff18 	bl	8009084 <__i2b>
 8008254:	4607      	mov	r7, r0
 8008256:	2d00      	cmp	r5, #0
 8008258:	dd0b      	ble.n	8008272 <_dtoa_r+0x78a>
 800825a:	9b04      	ldr	r3, [sp, #16]
 800825c:	2b00      	cmp	r3, #0
 800825e:	dd08      	ble.n	8008272 <_dtoa_r+0x78a>
 8008260:	42ab      	cmp	r3, r5
 8008262:	9a04      	ldr	r2, [sp, #16]
 8008264:	bfa8      	it	ge
 8008266:	462b      	movge	r3, r5
 8008268:	eba8 0803 	sub.w	r8, r8, r3
 800826c:	1aed      	subs	r5, r5, r3
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	9b06      	ldr	r3, [sp, #24]
 8008274:	b1fb      	cbz	r3, 80082b6 <_dtoa_r+0x7ce>
 8008276:	9b08      	ldr	r3, [sp, #32]
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 809f 	beq.w	80083bc <_dtoa_r+0x8d4>
 800827e:	2e00      	cmp	r6, #0
 8008280:	dd11      	ble.n	80082a6 <_dtoa_r+0x7be>
 8008282:	4639      	mov	r1, r7
 8008284:	4632      	mov	r2, r6
 8008286:	4620      	mov	r0, r4
 8008288:	f000 ffb8 	bl	80091fc <__pow5mult>
 800828c:	465a      	mov	r2, fp
 800828e:	4601      	mov	r1, r0
 8008290:	4607      	mov	r7, r0
 8008292:	4620      	mov	r0, r4
 8008294:	f000 ff0c 	bl	80090b0 <__multiply>
 8008298:	4659      	mov	r1, fp
 800829a:	9007      	str	r0, [sp, #28]
 800829c:	4620      	mov	r0, r4
 800829e:	f000 fdeb 	bl	8008e78 <_Bfree>
 80082a2:	9b07      	ldr	r3, [sp, #28]
 80082a4:	469b      	mov	fp, r3
 80082a6:	9b06      	ldr	r3, [sp, #24]
 80082a8:	1b9a      	subs	r2, r3, r6
 80082aa:	d004      	beq.n	80082b6 <_dtoa_r+0x7ce>
 80082ac:	4659      	mov	r1, fp
 80082ae:	4620      	mov	r0, r4
 80082b0:	f000 ffa4 	bl	80091fc <__pow5mult>
 80082b4:	4683      	mov	fp, r0
 80082b6:	2101      	movs	r1, #1
 80082b8:	4620      	mov	r0, r4
 80082ba:	f000 fee3 	bl	8009084 <__i2b>
 80082be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	4606      	mov	r6, r0
 80082c4:	dd7c      	ble.n	80083c0 <_dtoa_r+0x8d8>
 80082c6:	461a      	mov	r2, r3
 80082c8:	4601      	mov	r1, r0
 80082ca:	4620      	mov	r0, r4
 80082cc:	f000 ff96 	bl	80091fc <__pow5mult>
 80082d0:	9b05      	ldr	r3, [sp, #20]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	4606      	mov	r6, r0
 80082d6:	dd76      	ble.n	80083c6 <_dtoa_r+0x8de>
 80082d8:	2300      	movs	r3, #0
 80082da:	9306      	str	r3, [sp, #24]
 80082dc:	6933      	ldr	r3, [r6, #16]
 80082de:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80082e2:	6918      	ldr	r0, [r3, #16]
 80082e4:	f000 fe7e 	bl	8008fe4 <__hi0bits>
 80082e8:	f1c0 0020 	rsb	r0, r0, #32
 80082ec:	9b04      	ldr	r3, [sp, #16]
 80082ee:	4418      	add	r0, r3
 80082f0:	f010 001f 	ands.w	r0, r0, #31
 80082f4:	f000 8086 	beq.w	8008404 <_dtoa_r+0x91c>
 80082f8:	f1c0 0320 	rsb	r3, r0, #32
 80082fc:	2b04      	cmp	r3, #4
 80082fe:	dd7f      	ble.n	8008400 <_dtoa_r+0x918>
 8008300:	f1c0 001c 	rsb	r0, r0, #28
 8008304:	9b04      	ldr	r3, [sp, #16]
 8008306:	4403      	add	r3, r0
 8008308:	4480      	add	r8, r0
 800830a:	4405      	add	r5, r0
 800830c:	9304      	str	r3, [sp, #16]
 800830e:	f1b8 0f00 	cmp.w	r8, #0
 8008312:	dd05      	ble.n	8008320 <_dtoa_r+0x838>
 8008314:	4659      	mov	r1, fp
 8008316:	4642      	mov	r2, r8
 8008318:	4620      	mov	r0, r4
 800831a:	f000 ffc9 	bl	80092b0 <__lshift>
 800831e:	4683      	mov	fp, r0
 8008320:	9b04      	ldr	r3, [sp, #16]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd05      	ble.n	8008332 <_dtoa_r+0x84a>
 8008326:	4631      	mov	r1, r6
 8008328:	461a      	mov	r2, r3
 800832a:	4620      	mov	r0, r4
 800832c:	f000 ffc0 	bl	80092b0 <__lshift>
 8008330:	4606      	mov	r6, r0
 8008332:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008334:	2b00      	cmp	r3, #0
 8008336:	d069      	beq.n	800840c <_dtoa_r+0x924>
 8008338:	4631      	mov	r1, r6
 800833a:	4658      	mov	r0, fp
 800833c:	f001 f824 	bl	8009388 <__mcmp>
 8008340:	2800      	cmp	r0, #0
 8008342:	da63      	bge.n	800840c <_dtoa_r+0x924>
 8008344:	2300      	movs	r3, #0
 8008346:	4659      	mov	r1, fp
 8008348:	220a      	movs	r2, #10
 800834a:	4620      	mov	r0, r4
 800834c:	f000 fdb6 	bl	8008ebc <__multadd>
 8008350:	9b08      	ldr	r3, [sp, #32]
 8008352:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008356:	4683      	mov	fp, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	f000 818f 	beq.w	800867c <_dtoa_r+0xb94>
 800835e:	4639      	mov	r1, r7
 8008360:	2300      	movs	r3, #0
 8008362:	220a      	movs	r2, #10
 8008364:	4620      	mov	r0, r4
 8008366:	f000 fda9 	bl	8008ebc <__multadd>
 800836a:	f1b9 0f00 	cmp.w	r9, #0
 800836e:	4607      	mov	r7, r0
 8008370:	f300 808e 	bgt.w	8008490 <_dtoa_r+0x9a8>
 8008374:	9b05      	ldr	r3, [sp, #20]
 8008376:	2b02      	cmp	r3, #2
 8008378:	dc50      	bgt.n	800841c <_dtoa_r+0x934>
 800837a:	e089      	b.n	8008490 <_dtoa_r+0x9a8>
 800837c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800837e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008382:	e75d      	b.n	8008240 <_dtoa_r+0x758>
 8008384:	9b01      	ldr	r3, [sp, #4]
 8008386:	1e5e      	subs	r6, r3, #1
 8008388:	9b06      	ldr	r3, [sp, #24]
 800838a:	42b3      	cmp	r3, r6
 800838c:	bfbf      	itttt	lt
 800838e:	9b06      	ldrlt	r3, [sp, #24]
 8008390:	9606      	strlt	r6, [sp, #24]
 8008392:	1af2      	sublt	r2, r6, r3
 8008394:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008396:	bfb6      	itet	lt
 8008398:	189b      	addlt	r3, r3, r2
 800839a:	1b9e      	subge	r6, r3, r6
 800839c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800839e:	9b01      	ldr	r3, [sp, #4]
 80083a0:	bfb8      	it	lt
 80083a2:	2600      	movlt	r6, #0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	bfb5      	itete	lt
 80083a8:	eba8 0503 	sublt.w	r5, r8, r3
 80083ac:	9b01      	ldrge	r3, [sp, #4]
 80083ae:	2300      	movlt	r3, #0
 80083b0:	4645      	movge	r5, r8
 80083b2:	e747      	b.n	8008244 <_dtoa_r+0x75c>
 80083b4:	9e06      	ldr	r6, [sp, #24]
 80083b6:	9f08      	ldr	r7, [sp, #32]
 80083b8:	4645      	mov	r5, r8
 80083ba:	e74c      	b.n	8008256 <_dtoa_r+0x76e>
 80083bc:	9a06      	ldr	r2, [sp, #24]
 80083be:	e775      	b.n	80082ac <_dtoa_r+0x7c4>
 80083c0:	9b05      	ldr	r3, [sp, #20]
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	dc18      	bgt.n	80083f8 <_dtoa_r+0x910>
 80083c6:	9b02      	ldr	r3, [sp, #8]
 80083c8:	b9b3      	cbnz	r3, 80083f8 <_dtoa_r+0x910>
 80083ca:	9b03      	ldr	r3, [sp, #12]
 80083cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083d0:	b9a3      	cbnz	r3, 80083fc <_dtoa_r+0x914>
 80083d2:	9b03      	ldr	r3, [sp, #12]
 80083d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80083d8:	0d1b      	lsrs	r3, r3, #20
 80083da:	051b      	lsls	r3, r3, #20
 80083dc:	b12b      	cbz	r3, 80083ea <_dtoa_r+0x902>
 80083de:	9b04      	ldr	r3, [sp, #16]
 80083e0:	3301      	adds	r3, #1
 80083e2:	9304      	str	r3, [sp, #16]
 80083e4:	f108 0801 	add.w	r8, r8, #1
 80083e8:	2301      	movs	r3, #1
 80083ea:	9306      	str	r3, [sp, #24]
 80083ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	f47f af74 	bne.w	80082dc <_dtoa_r+0x7f4>
 80083f4:	2001      	movs	r0, #1
 80083f6:	e779      	b.n	80082ec <_dtoa_r+0x804>
 80083f8:	2300      	movs	r3, #0
 80083fa:	e7f6      	b.n	80083ea <_dtoa_r+0x902>
 80083fc:	9b02      	ldr	r3, [sp, #8]
 80083fe:	e7f4      	b.n	80083ea <_dtoa_r+0x902>
 8008400:	d085      	beq.n	800830e <_dtoa_r+0x826>
 8008402:	4618      	mov	r0, r3
 8008404:	301c      	adds	r0, #28
 8008406:	e77d      	b.n	8008304 <_dtoa_r+0x81c>
 8008408:	40240000 	.word	0x40240000
 800840c:	9b01      	ldr	r3, [sp, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	dc38      	bgt.n	8008484 <_dtoa_r+0x99c>
 8008412:	9b05      	ldr	r3, [sp, #20]
 8008414:	2b02      	cmp	r3, #2
 8008416:	dd35      	ble.n	8008484 <_dtoa_r+0x99c>
 8008418:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800841c:	f1b9 0f00 	cmp.w	r9, #0
 8008420:	d10d      	bne.n	800843e <_dtoa_r+0x956>
 8008422:	4631      	mov	r1, r6
 8008424:	464b      	mov	r3, r9
 8008426:	2205      	movs	r2, #5
 8008428:	4620      	mov	r0, r4
 800842a:	f000 fd47 	bl	8008ebc <__multadd>
 800842e:	4601      	mov	r1, r0
 8008430:	4606      	mov	r6, r0
 8008432:	4658      	mov	r0, fp
 8008434:	f000 ffa8 	bl	8009388 <__mcmp>
 8008438:	2800      	cmp	r0, #0
 800843a:	f73f adbd 	bgt.w	8007fb8 <_dtoa_r+0x4d0>
 800843e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008440:	9d00      	ldr	r5, [sp, #0]
 8008442:	ea6f 0a03 	mvn.w	sl, r3
 8008446:	f04f 0800 	mov.w	r8, #0
 800844a:	4631      	mov	r1, r6
 800844c:	4620      	mov	r0, r4
 800844e:	f000 fd13 	bl	8008e78 <_Bfree>
 8008452:	2f00      	cmp	r7, #0
 8008454:	f43f aeb4 	beq.w	80081c0 <_dtoa_r+0x6d8>
 8008458:	f1b8 0f00 	cmp.w	r8, #0
 800845c:	d005      	beq.n	800846a <_dtoa_r+0x982>
 800845e:	45b8      	cmp	r8, r7
 8008460:	d003      	beq.n	800846a <_dtoa_r+0x982>
 8008462:	4641      	mov	r1, r8
 8008464:	4620      	mov	r0, r4
 8008466:	f000 fd07 	bl	8008e78 <_Bfree>
 800846a:	4639      	mov	r1, r7
 800846c:	4620      	mov	r0, r4
 800846e:	f000 fd03 	bl	8008e78 <_Bfree>
 8008472:	e6a5      	b.n	80081c0 <_dtoa_r+0x6d8>
 8008474:	2600      	movs	r6, #0
 8008476:	4637      	mov	r7, r6
 8008478:	e7e1      	b.n	800843e <_dtoa_r+0x956>
 800847a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800847c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008480:	4637      	mov	r7, r6
 8008482:	e599      	b.n	8007fb8 <_dtoa_r+0x4d0>
 8008484:	9b08      	ldr	r3, [sp, #32]
 8008486:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	f000 80fd 	beq.w	800868a <_dtoa_r+0xba2>
 8008490:	2d00      	cmp	r5, #0
 8008492:	dd05      	ble.n	80084a0 <_dtoa_r+0x9b8>
 8008494:	4639      	mov	r1, r7
 8008496:	462a      	mov	r2, r5
 8008498:	4620      	mov	r0, r4
 800849a:	f000 ff09 	bl	80092b0 <__lshift>
 800849e:	4607      	mov	r7, r0
 80084a0:	9b06      	ldr	r3, [sp, #24]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d05c      	beq.n	8008560 <_dtoa_r+0xa78>
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fca5 	bl	8008df8 <_Balloc>
 80084ae:	4605      	mov	r5, r0
 80084b0:	b928      	cbnz	r0, 80084be <_dtoa_r+0x9d6>
 80084b2:	4b80      	ldr	r3, [pc, #512]	; (80086b4 <_dtoa_r+0xbcc>)
 80084b4:	4602      	mov	r2, r0
 80084b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80084ba:	f7ff bb2e 	b.w	8007b1a <_dtoa_r+0x32>
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	3202      	adds	r2, #2
 80084c2:	0092      	lsls	r2, r2, #2
 80084c4:	f107 010c 	add.w	r1, r7, #12
 80084c8:	300c      	adds	r0, #12
 80084ca:	f000 fc87 	bl	8008ddc <memcpy>
 80084ce:	2201      	movs	r2, #1
 80084d0:	4629      	mov	r1, r5
 80084d2:	4620      	mov	r0, r4
 80084d4:	f000 feec 	bl	80092b0 <__lshift>
 80084d8:	9b00      	ldr	r3, [sp, #0]
 80084da:	3301      	adds	r3, #1
 80084dc:	9301      	str	r3, [sp, #4]
 80084de:	9b00      	ldr	r3, [sp, #0]
 80084e0:	444b      	add	r3, r9
 80084e2:	9307      	str	r3, [sp, #28]
 80084e4:	9b02      	ldr	r3, [sp, #8]
 80084e6:	f003 0301 	and.w	r3, r3, #1
 80084ea:	46b8      	mov	r8, r7
 80084ec:	9306      	str	r3, [sp, #24]
 80084ee:	4607      	mov	r7, r0
 80084f0:	9b01      	ldr	r3, [sp, #4]
 80084f2:	4631      	mov	r1, r6
 80084f4:	3b01      	subs	r3, #1
 80084f6:	4658      	mov	r0, fp
 80084f8:	9302      	str	r3, [sp, #8]
 80084fa:	f7ff fa67 	bl	80079cc <quorem>
 80084fe:	4603      	mov	r3, r0
 8008500:	3330      	adds	r3, #48	; 0x30
 8008502:	9004      	str	r0, [sp, #16]
 8008504:	4641      	mov	r1, r8
 8008506:	4658      	mov	r0, fp
 8008508:	9308      	str	r3, [sp, #32]
 800850a:	f000 ff3d 	bl	8009388 <__mcmp>
 800850e:	463a      	mov	r2, r7
 8008510:	4681      	mov	r9, r0
 8008512:	4631      	mov	r1, r6
 8008514:	4620      	mov	r0, r4
 8008516:	f000 ff53 	bl	80093c0 <__mdiff>
 800851a:	68c2      	ldr	r2, [r0, #12]
 800851c:	9b08      	ldr	r3, [sp, #32]
 800851e:	4605      	mov	r5, r0
 8008520:	bb02      	cbnz	r2, 8008564 <_dtoa_r+0xa7c>
 8008522:	4601      	mov	r1, r0
 8008524:	4658      	mov	r0, fp
 8008526:	f000 ff2f 	bl	8009388 <__mcmp>
 800852a:	9b08      	ldr	r3, [sp, #32]
 800852c:	4602      	mov	r2, r0
 800852e:	4629      	mov	r1, r5
 8008530:	4620      	mov	r0, r4
 8008532:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008536:	f000 fc9f 	bl	8008e78 <_Bfree>
 800853a:	9b05      	ldr	r3, [sp, #20]
 800853c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800853e:	9d01      	ldr	r5, [sp, #4]
 8008540:	ea43 0102 	orr.w	r1, r3, r2
 8008544:	9b06      	ldr	r3, [sp, #24]
 8008546:	430b      	orrs	r3, r1
 8008548:	9b08      	ldr	r3, [sp, #32]
 800854a:	d10d      	bne.n	8008568 <_dtoa_r+0xa80>
 800854c:	2b39      	cmp	r3, #57	; 0x39
 800854e:	d029      	beq.n	80085a4 <_dtoa_r+0xabc>
 8008550:	f1b9 0f00 	cmp.w	r9, #0
 8008554:	dd01      	ble.n	800855a <_dtoa_r+0xa72>
 8008556:	9b04      	ldr	r3, [sp, #16]
 8008558:	3331      	adds	r3, #49	; 0x31
 800855a:	9a02      	ldr	r2, [sp, #8]
 800855c:	7013      	strb	r3, [r2, #0]
 800855e:	e774      	b.n	800844a <_dtoa_r+0x962>
 8008560:	4638      	mov	r0, r7
 8008562:	e7b9      	b.n	80084d8 <_dtoa_r+0x9f0>
 8008564:	2201      	movs	r2, #1
 8008566:	e7e2      	b.n	800852e <_dtoa_r+0xa46>
 8008568:	f1b9 0f00 	cmp.w	r9, #0
 800856c:	db06      	blt.n	800857c <_dtoa_r+0xa94>
 800856e:	9905      	ldr	r1, [sp, #20]
 8008570:	ea41 0909 	orr.w	r9, r1, r9
 8008574:	9906      	ldr	r1, [sp, #24]
 8008576:	ea59 0101 	orrs.w	r1, r9, r1
 800857a:	d120      	bne.n	80085be <_dtoa_r+0xad6>
 800857c:	2a00      	cmp	r2, #0
 800857e:	ddec      	ble.n	800855a <_dtoa_r+0xa72>
 8008580:	4659      	mov	r1, fp
 8008582:	2201      	movs	r2, #1
 8008584:	4620      	mov	r0, r4
 8008586:	9301      	str	r3, [sp, #4]
 8008588:	f000 fe92 	bl	80092b0 <__lshift>
 800858c:	4631      	mov	r1, r6
 800858e:	4683      	mov	fp, r0
 8008590:	f000 fefa 	bl	8009388 <__mcmp>
 8008594:	2800      	cmp	r0, #0
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	dc02      	bgt.n	80085a0 <_dtoa_r+0xab8>
 800859a:	d1de      	bne.n	800855a <_dtoa_r+0xa72>
 800859c:	07da      	lsls	r2, r3, #31
 800859e:	d5dc      	bpl.n	800855a <_dtoa_r+0xa72>
 80085a0:	2b39      	cmp	r3, #57	; 0x39
 80085a2:	d1d8      	bne.n	8008556 <_dtoa_r+0xa6e>
 80085a4:	9a02      	ldr	r2, [sp, #8]
 80085a6:	2339      	movs	r3, #57	; 0x39
 80085a8:	7013      	strb	r3, [r2, #0]
 80085aa:	462b      	mov	r3, r5
 80085ac:	461d      	mov	r5, r3
 80085ae:	3b01      	subs	r3, #1
 80085b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085b4:	2a39      	cmp	r2, #57	; 0x39
 80085b6:	d050      	beq.n	800865a <_dtoa_r+0xb72>
 80085b8:	3201      	adds	r2, #1
 80085ba:	701a      	strb	r2, [r3, #0]
 80085bc:	e745      	b.n	800844a <_dtoa_r+0x962>
 80085be:	2a00      	cmp	r2, #0
 80085c0:	dd03      	ble.n	80085ca <_dtoa_r+0xae2>
 80085c2:	2b39      	cmp	r3, #57	; 0x39
 80085c4:	d0ee      	beq.n	80085a4 <_dtoa_r+0xabc>
 80085c6:	3301      	adds	r3, #1
 80085c8:	e7c7      	b.n	800855a <_dtoa_r+0xa72>
 80085ca:	9a01      	ldr	r2, [sp, #4]
 80085cc:	9907      	ldr	r1, [sp, #28]
 80085ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80085d2:	428a      	cmp	r2, r1
 80085d4:	d02a      	beq.n	800862c <_dtoa_r+0xb44>
 80085d6:	4659      	mov	r1, fp
 80085d8:	2300      	movs	r3, #0
 80085da:	220a      	movs	r2, #10
 80085dc:	4620      	mov	r0, r4
 80085de:	f000 fc6d 	bl	8008ebc <__multadd>
 80085e2:	45b8      	cmp	r8, r7
 80085e4:	4683      	mov	fp, r0
 80085e6:	f04f 0300 	mov.w	r3, #0
 80085ea:	f04f 020a 	mov.w	r2, #10
 80085ee:	4641      	mov	r1, r8
 80085f0:	4620      	mov	r0, r4
 80085f2:	d107      	bne.n	8008604 <_dtoa_r+0xb1c>
 80085f4:	f000 fc62 	bl	8008ebc <__multadd>
 80085f8:	4680      	mov	r8, r0
 80085fa:	4607      	mov	r7, r0
 80085fc:	9b01      	ldr	r3, [sp, #4]
 80085fe:	3301      	adds	r3, #1
 8008600:	9301      	str	r3, [sp, #4]
 8008602:	e775      	b.n	80084f0 <_dtoa_r+0xa08>
 8008604:	f000 fc5a 	bl	8008ebc <__multadd>
 8008608:	4639      	mov	r1, r7
 800860a:	4680      	mov	r8, r0
 800860c:	2300      	movs	r3, #0
 800860e:	220a      	movs	r2, #10
 8008610:	4620      	mov	r0, r4
 8008612:	f000 fc53 	bl	8008ebc <__multadd>
 8008616:	4607      	mov	r7, r0
 8008618:	e7f0      	b.n	80085fc <_dtoa_r+0xb14>
 800861a:	f1b9 0f00 	cmp.w	r9, #0
 800861e:	9a00      	ldr	r2, [sp, #0]
 8008620:	bfcc      	ite	gt
 8008622:	464d      	movgt	r5, r9
 8008624:	2501      	movle	r5, #1
 8008626:	4415      	add	r5, r2
 8008628:	f04f 0800 	mov.w	r8, #0
 800862c:	4659      	mov	r1, fp
 800862e:	2201      	movs	r2, #1
 8008630:	4620      	mov	r0, r4
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	f000 fe3c 	bl	80092b0 <__lshift>
 8008638:	4631      	mov	r1, r6
 800863a:	4683      	mov	fp, r0
 800863c:	f000 fea4 	bl	8009388 <__mcmp>
 8008640:	2800      	cmp	r0, #0
 8008642:	dcb2      	bgt.n	80085aa <_dtoa_r+0xac2>
 8008644:	d102      	bne.n	800864c <_dtoa_r+0xb64>
 8008646:	9b01      	ldr	r3, [sp, #4]
 8008648:	07db      	lsls	r3, r3, #31
 800864a:	d4ae      	bmi.n	80085aa <_dtoa_r+0xac2>
 800864c:	462b      	mov	r3, r5
 800864e:	461d      	mov	r5, r3
 8008650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008654:	2a30      	cmp	r2, #48	; 0x30
 8008656:	d0fa      	beq.n	800864e <_dtoa_r+0xb66>
 8008658:	e6f7      	b.n	800844a <_dtoa_r+0x962>
 800865a:	9a00      	ldr	r2, [sp, #0]
 800865c:	429a      	cmp	r2, r3
 800865e:	d1a5      	bne.n	80085ac <_dtoa_r+0xac4>
 8008660:	f10a 0a01 	add.w	sl, sl, #1
 8008664:	2331      	movs	r3, #49	; 0x31
 8008666:	e779      	b.n	800855c <_dtoa_r+0xa74>
 8008668:	4b13      	ldr	r3, [pc, #76]	; (80086b8 <_dtoa_r+0xbd0>)
 800866a:	f7ff baaf 	b.w	8007bcc <_dtoa_r+0xe4>
 800866e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008670:	2b00      	cmp	r3, #0
 8008672:	f47f aa86 	bne.w	8007b82 <_dtoa_r+0x9a>
 8008676:	4b11      	ldr	r3, [pc, #68]	; (80086bc <_dtoa_r+0xbd4>)
 8008678:	f7ff baa8 	b.w	8007bcc <_dtoa_r+0xe4>
 800867c:	f1b9 0f00 	cmp.w	r9, #0
 8008680:	dc03      	bgt.n	800868a <_dtoa_r+0xba2>
 8008682:	9b05      	ldr	r3, [sp, #20]
 8008684:	2b02      	cmp	r3, #2
 8008686:	f73f aec9 	bgt.w	800841c <_dtoa_r+0x934>
 800868a:	9d00      	ldr	r5, [sp, #0]
 800868c:	4631      	mov	r1, r6
 800868e:	4658      	mov	r0, fp
 8008690:	f7ff f99c 	bl	80079cc <quorem>
 8008694:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008698:	f805 3b01 	strb.w	r3, [r5], #1
 800869c:	9a00      	ldr	r2, [sp, #0]
 800869e:	1aaa      	subs	r2, r5, r2
 80086a0:	4591      	cmp	r9, r2
 80086a2:	ddba      	ble.n	800861a <_dtoa_r+0xb32>
 80086a4:	4659      	mov	r1, fp
 80086a6:	2300      	movs	r3, #0
 80086a8:	220a      	movs	r2, #10
 80086aa:	4620      	mov	r0, r4
 80086ac:	f000 fc06 	bl	8008ebc <__multadd>
 80086b0:	4683      	mov	fp, r0
 80086b2:	e7eb      	b.n	800868c <_dtoa_r+0xba4>
 80086b4:	0800ba2c 	.word	0x0800ba2c
 80086b8:	0800b828 	.word	0x0800b828
 80086bc:	0800b9a9 	.word	0x0800b9a9

080086c0 <rshift>:
 80086c0:	6903      	ldr	r3, [r0, #16]
 80086c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80086c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 80086ce:	f100 0414 	add.w	r4, r0, #20
 80086d2:	dd45      	ble.n	8008760 <rshift+0xa0>
 80086d4:	f011 011f 	ands.w	r1, r1, #31
 80086d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80086dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80086e0:	d10c      	bne.n	80086fc <rshift+0x3c>
 80086e2:	f100 0710 	add.w	r7, r0, #16
 80086e6:	4629      	mov	r1, r5
 80086e8:	42b1      	cmp	r1, r6
 80086ea:	d334      	bcc.n	8008756 <rshift+0x96>
 80086ec:	1a9b      	subs	r3, r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	1eea      	subs	r2, r5, #3
 80086f2:	4296      	cmp	r6, r2
 80086f4:	bf38      	it	cc
 80086f6:	2300      	movcc	r3, #0
 80086f8:	4423      	add	r3, r4
 80086fa:	e015      	b.n	8008728 <rshift+0x68>
 80086fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008700:	f1c1 0820 	rsb	r8, r1, #32
 8008704:	40cf      	lsrs	r7, r1
 8008706:	f105 0e04 	add.w	lr, r5, #4
 800870a:	46a1      	mov	r9, r4
 800870c:	4576      	cmp	r6, lr
 800870e:	46f4      	mov	ip, lr
 8008710:	d815      	bhi.n	800873e <rshift+0x7e>
 8008712:	1a9b      	subs	r3, r3, r2
 8008714:	009a      	lsls	r2, r3, #2
 8008716:	3a04      	subs	r2, #4
 8008718:	3501      	adds	r5, #1
 800871a:	42ae      	cmp	r6, r5
 800871c:	bf38      	it	cc
 800871e:	2200      	movcc	r2, #0
 8008720:	18a3      	adds	r3, r4, r2
 8008722:	50a7      	str	r7, [r4, r2]
 8008724:	b107      	cbz	r7, 8008728 <rshift+0x68>
 8008726:	3304      	adds	r3, #4
 8008728:	1b1a      	subs	r2, r3, r4
 800872a:	42a3      	cmp	r3, r4
 800872c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008730:	bf08      	it	eq
 8008732:	2300      	moveq	r3, #0
 8008734:	6102      	str	r2, [r0, #16]
 8008736:	bf08      	it	eq
 8008738:	6143      	streq	r3, [r0, #20]
 800873a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800873e:	f8dc c000 	ldr.w	ip, [ip]
 8008742:	fa0c fc08 	lsl.w	ip, ip, r8
 8008746:	ea4c 0707 	orr.w	r7, ip, r7
 800874a:	f849 7b04 	str.w	r7, [r9], #4
 800874e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008752:	40cf      	lsrs	r7, r1
 8008754:	e7da      	b.n	800870c <rshift+0x4c>
 8008756:	f851 cb04 	ldr.w	ip, [r1], #4
 800875a:	f847 cf04 	str.w	ip, [r7, #4]!
 800875e:	e7c3      	b.n	80086e8 <rshift+0x28>
 8008760:	4623      	mov	r3, r4
 8008762:	e7e1      	b.n	8008728 <rshift+0x68>

08008764 <__hexdig_fun>:
 8008764:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008768:	2b09      	cmp	r3, #9
 800876a:	d802      	bhi.n	8008772 <__hexdig_fun+0xe>
 800876c:	3820      	subs	r0, #32
 800876e:	b2c0      	uxtb	r0, r0
 8008770:	4770      	bx	lr
 8008772:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008776:	2b05      	cmp	r3, #5
 8008778:	d801      	bhi.n	800877e <__hexdig_fun+0x1a>
 800877a:	3847      	subs	r0, #71	; 0x47
 800877c:	e7f7      	b.n	800876e <__hexdig_fun+0xa>
 800877e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008782:	2b05      	cmp	r3, #5
 8008784:	d801      	bhi.n	800878a <__hexdig_fun+0x26>
 8008786:	3827      	subs	r0, #39	; 0x27
 8008788:	e7f1      	b.n	800876e <__hexdig_fun+0xa>
 800878a:	2000      	movs	r0, #0
 800878c:	4770      	bx	lr
	...

08008790 <__gethex>:
 8008790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008794:	ed2d 8b02 	vpush	{d8}
 8008798:	b089      	sub	sp, #36	; 0x24
 800879a:	ee08 0a10 	vmov	s16, r0
 800879e:	9304      	str	r3, [sp, #16]
 80087a0:	4bbc      	ldr	r3, [pc, #752]	; (8008a94 <__gethex+0x304>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	9301      	str	r3, [sp, #4]
 80087a6:	4618      	mov	r0, r3
 80087a8:	468b      	mov	fp, r1
 80087aa:	4690      	mov	r8, r2
 80087ac:	f7f7 fd10 	bl	80001d0 <strlen>
 80087b0:	9b01      	ldr	r3, [sp, #4]
 80087b2:	f8db 2000 	ldr.w	r2, [fp]
 80087b6:	4403      	add	r3, r0
 80087b8:	4682      	mov	sl, r0
 80087ba:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80087be:	9305      	str	r3, [sp, #20]
 80087c0:	1c93      	adds	r3, r2, #2
 80087c2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80087c6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80087ca:	32fe      	adds	r2, #254	; 0xfe
 80087cc:	18d1      	adds	r1, r2, r3
 80087ce:	461f      	mov	r7, r3
 80087d0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80087d4:	9100      	str	r1, [sp, #0]
 80087d6:	2830      	cmp	r0, #48	; 0x30
 80087d8:	d0f8      	beq.n	80087cc <__gethex+0x3c>
 80087da:	f7ff ffc3 	bl	8008764 <__hexdig_fun>
 80087de:	4604      	mov	r4, r0
 80087e0:	2800      	cmp	r0, #0
 80087e2:	d13a      	bne.n	800885a <__gethex+0xca>
 80087e4:	9901      	ldr	r1, [sp, #4]
 80087e6:	4652      	mov	r2, sl
 80087e8:	4638      	mov	r0, r7
 80087ea:	f001 f9ed 	bl	8009bc8 <strncmp>
 80087ee:	4605      	mov	r5, r0
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d168      	bne.n	80088c6 <__gethex+0x136>
 80087f4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80087f8:	eb07 060a 	add.w	r6, r7, sl
 80087fc:	f7ff ffb2 	bl	8008764 <__hexdig_fun>
 8008800:	2800      	cmp	r0, #0
 8008802:	d062      	beq.n	80088ca <__gethex+0x13a>
 8008804:	4633      	mov	r3, r6
 8008806:	7818      	ldrb	r0, [r3, #0]
 8008808:	2830      	cmp	r0, #48	; 0x30
 800880a:	461f      	mov	r7, r3
 800880c:	f103 0301 	add.w	r3, r3, #1
 8008810:	d0f9      	beq.n	8008806 <__gethex+0x76>
 8008812:	f7ff ffa7 	bl	8008764 <__hexdig_fun>
 8008816:	2301      	movs	r3, #1
 8008818:	fab0 f480 	clz	r4, r0
 800881c:	0964      	lsrs	r4, r4, #5
 800881e:	4635      	mov	r5, r6
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	463a      	mov	r2, r7
 8008824:	4616      	mov	r6, r2
 8008826:	3201      	adds	r2, #1
 8008828:	7830      	ldrb	r0, [r6, #0]
 800882a:	f7ff ff9b 	bl	8008764 <__hexdig_fun>
 800882e:	2800      	cmp	r0, #0
 8008830:	d1f8      	bne.n	8008824 <__gethex+0x94>
 8008832:	9901      	ldr	r1, [sp, #4]
 8008834:	4652      	mov	r2, sl
 8008836:	4630      	mov	r0, r6
 8008838:	f001 f9c6 	bl	8009bc8 <strncmp>
 800883c:	b980      	cbnz	r0, 8008860 <__gethex+0xd0>
 800883e:	b94d      	cbnz	r5, 8008854 <__gethex+0xc4>
 8008840:	eb06 050a 	add.w	r5, r6, sl
 8008844:	462a      	mov	r2, r5
 8008846:	4616      	mov	r6, r2
 8008848:	3201      	adds	r2, #1
 800884a:	7830      	ldrb	r0, [r6, #0]
 800884c:	f7ff ff8a 	bl	8008764 <__hexdig_fun>
 8008850:	2800      	cmp	r0, #0
 8008852:	d1f8      	bne.n	8008846 <__gethex+0xb6>
 8008854:	1bad      	subs	r5, r5, r6
 8008856:	00ad      	lsls	r5, r5, #2
 8008858:	e004      	b.n	8008864 <__gethex+0xd4>
 800885a:	2400      	movs	r4, #0
 800885c:	4625      	mov	r5, r4
 800885e:	e7e0      	b.n	8008822 <__gethex+0x92>
 8008860:	2d00      	cmp	r5, #0
 8008862:	d1f7      	bne.n	8008854 <__gethex+0xc4>
 8008864:	7833      	ldrb	r3, [r6, #0]
 8008866:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800886a:	2b50      	cmp	r3, #80	; 0x50
 800886c:	d13b      	bne.n	80088e6 <__gethex+0x156>
 800886e:	7873      	ldrb	r3, [r6, #1]
 8008870:	2b2b      	cmp	r3, #43	; 0x2b
 8008872:	d02c      	beq.n	80088ce <__gethex+0x13e>
 8008874:	2b2d      	cmp	r3, #45	; 0x2d
 8008876:	d02e      	beq.n	80088d6 <__gethex+0x146>
 8008878:	1c71      	adds	r1, r6, #1
 800887a:	f04f 0900 	mov.w	r9, #0
 800887e:	7808      	ldrb	r0, [r1, #0]
 8008880:	f7ff ff70 	bl	8008764 <__hexdig_fun>
 8008884:	1e43      	subs	r3, r0, #1
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b18      	cmp	r3, #24
 800888a:	d82c      	bhi.n	80088e6 <__gethex+0x156>
 800888c:	f1a0 0210 	sub.w	r2, r0, #16
 8008890:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008894:	f7ff ff66 	bl	8008764 <__hexdig_fun>
 8008898:	1e43      	subs	r3, r0, #1
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b18      	cmp	r3, #24
 800889e:	d91d      	bls.n	80088dc <__gethex+0x14c>
 80088a0:	f1b9 0f00 	cmp.w	r9, #0
 80088a4:	d000      	beq.n	80088a8 <__gethex+0x118>
 80088a6:	4252      	negs	r2, r2
 80088a8:	4415      	add	r5, r2
 80088aa:	f8cb 1000 	str.w	r1, [fp]
 80088ae:	b1e4      	cbz	r4, 80088ea <__gethex+0x15a>
 80088b0:	9b00      	ldr	r3, [sp, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	bf14      	ite	ne
 80088b6:	2700      	movne	r7, #0
 80088b8:	2706      	moveq	r7, #6
 80088ba:	4638      	mov	r0, r7
 80088bc:	b009      	add	sp, #36	; 0x24
 80088be:	ecbd 8b02 	vpop	{d8}
 80088c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c6:	463e      	mov	r6, r7
 80088c8:	4625      	mov	r5, r4
 80088ca:	2401      	movs	r4, #1
 80088cc:	e7ca      	b.n	8008864 <__gethex+0xd4>
 80088ce:	f04f 0900 	mov.w	r9, #0
 80088d2:	1cb1      	adds	r1, r6, #2
 80088d4:	e7d3      	b.n	800887e <__gethex+0xee>
 80088d6:	f04f 0901 	mov.w	r9, #1
 80088da:	e7fa      	b.n	80088d2 <__gethex+0x142>
 80088dc:	230a      	movs	r3, #10
 80088de:	fb03 0202 	mla	r2, r3, r2, r0
 80088e2:	3a10      	subs	r2, #16
 80088e4:	e7d4      	b.n	8008890 <__gethex+0x100>
 80088e6:	4631      	mov	r1, r6
 80088e8:	e7df      	b.n	80088aa <__gethex+0x11a>
 80088ea:	1bf3      	subs	r3, r6, r7
 80088ec:	3b01      	subs	r3, #1
 80088ee:	4621      	mov	r1, r4
 80088f0:	2b07      	cmp	r3, #7
 80088f2:	dc0b      	bgt.n	800890c <__gethex+0x17c>
 80088f4:	ee18 0a10 	vmov	r0, s16
 80088f8:	f000 fa7e 	bl	8008df8 <_Balloc>
 80088fc:	4604      	mov	r4, r0
 80088fe:	b940      	cbnz	r0, 8008912 <__gethex+0x182>
 8008900:	4b65      	ldr	r3, [pc, #404]	; (8008a98 <__gethex+0x308>)
 8008902:	4602      	mov	r2, r0
 8008904:	21de      	movs	r1, #222	; 0xde
 8008906:	4865      	ldr	r0, [pc, #404]	; (8008a9c <__gethex+0x30c>)
 8008908:	f001 f97e 	bl	8009c08 <__assert_func>
 800890c:	3101      	adds	r1, #1
 800890e:	105b      	asrs	r3, r3, #1
 8008910:	e7ee      	b.n	80088f0 <__gethex+0x160>
 8008912:	f100 0914 	add.w	r9, r0, #20
 8008916:	f04f 0b00 	mov.w	fp, #0
 800891a:	f1ca 0301 	rsb	r3, sl, #1
 800891e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008922:	f8cd b000 	str.w	fp, [sp]
 8008926:	9306      	str	r3, [sp, #24]
 8008928:	42b7      	cmp	r7, r6
 800892a:	d340      	bcc.n	80089ae <__gethex+0x21e>
 800892c:	9802      	ldr	r0, [sp, #8]
 800892e:	9b00      	ldr	r3, [sp, #0]
 8008930:	f840 3b04 	str.w	r3, [r0], #4
 8008934:	eba0 0009 	sub.w	r0, r0, r9
 8008938:	1080      	asrs	r0, r0, #2
 800893a:	0146      	lsls	r6, r0, #5
 800893c:	6120      	str	r0, [r4, #16]
 800893e:	4618      	mov	r0, r3
 8008940:	f000 fb50 	bl	8008fe4 <__hi0bits>
 8008944:	1a30      	subs	r0, r6, r0
 8008946:	f8d8 6000 	ldr.w	r6, [r8]
 800894a:	42b0      	cmp	r0, r6
 800894c:	dd63      	ble.n	8008a16 <__gethex+0x286>
 800894e:	1b87      	subs	r7, r0, r6
 8008950:	4639      	mov	r1, r7
 8008952:	4620      	mov	r0, r4
 8008954:	f000 feea 	bl	800972c <__any_on>
 8008958:	4682      	mov	sl, r0
 800895a:	b1a8      	cbz	r0, 8008988 <__gethex+0x1f8>
 800895c:	1e7b      	subs	r3, r7, #1
 800895e:	1159      	asrs	r1, r3, #5
 8008960:	f003 021f 	and.w	r2, r3, #31
 8008964:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008968:	f04f 0a01 	mov.w	sl, #1
 800896c:	fa0a f202 	lsl.w	r2, sl, r2
 8008970:	420a      	tst	r2, r1
 8008972:	d009      	beq.n	8008988 <__gethex+0x1f8>
 8008974:	4553      	cmp	r3, sl
 8008976:	dd05      	ble.n	8008984 <__gethex+0x1f4>
 8008978:	1eb9      	subs	r1, r7, #2
 800897a:	4620      	mov	r0, r4
 800897c:	f000 fed6 	bl	800972c <__any_on>
 8008980:	2800      	cmp	r0, #0
 8008982:	d145      	bne.n	8008a10 <__gethex+0x280>
 8008984:	f04f 0a02 	mov.w	sl, #2
 8008988:	4639      	mov	r1, r7
 800898a:	4620      	mov	r0, r4
 800898c:	f7ff fe98 	bl	80086c0 <rshift>
 8008990:	443d      	add	r5, r7
 8008992:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008996:	42ab      	cmp	r3, r5
 8008998:	da4c      	bge.n	8008a34 <__gethex+0x2a4>
 800899a:	ee18 0a10 	vmov	r0, s16
 800899e:	4621      	mov	r1, r4
 80089a0:	f000 fa6a 	bl	8008e78 <_Bfree>
 80089a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089a6:	2300      	movs	r3, #0
 80089a8:	6013      	str	r3, [r2, #0]
 80089aa:	27a3      	movs	r7, #163	; 0xa3
 80089ac:	e785      	b.n	80088ba <__gethex+0x12a>
 80089ae:	1e73      	subs	r3, r6, #1
 80089b0:	9a05      	ldr	r2, [sp, #20]
 80089b2:	9303      	str	r3, [sp, #12]
 80089b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d019      	beq.n	80089f0 <__gethex+0x260>
 80089bc:	f1bb 0f20 	cmp.w	fp, #32
 80089c0:	d107      	bne.n	80089d2 <__gethex+0x242>
 80089c2:	9b02      	ldr	r3, [sp, #8]
 80089c4:	9a00      	ldr	r2, [sp, #0]
 80089c6:	f843 2b04 	str.w	r2, [r3], #4
 80089ca:	9302      	str	r3, [sp, #8]
 80089cc:	2300      	movs	r3, #0
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	469b      	mov	fp, r3
 80089d2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80089d6:	f7ff fec5 	bl	8008764 <__hexdig_fun>
 80089da:	9b00      	ldr	r3, [sp, #0]
 80089dc:	f000 000f 	and.w	r0, r0, #15
 80089e0:	fa00 f00b 	lsl.w	r0, r0, fp
 80089e4:	4303      	orrs	r3, r0
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	f10b 0b04 	add.w	fp, fp, #4
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	e00d      	b.n	8008a0c <__gethex+0x27c>
 80089f0:	9b03      	ldr	r3, [sp, #12]
 80089f2:	9a06      	ldr	r2, [sp, #24]
 80089f4:	4413      	add	r3, r2
 80089f6:	42bb      	cmp	r3, r7
 80089f8:	d3e0      	bcc.n	80089bc <__gethex+0x22c>
 80089fa:	4618      	mov	r0, r3
 80089fc:	9901      	ldr	r1, [sp, #4]
 80089fe:	9307      	str	r3, [sp, #28]
 8008a00:	4652      	mov	r2, sl
 8008a02:	f001 f8e1 	bl	8009bc8 <strncmp>
 8008a06:	9b07      	ldr	r3, [sp, #28]
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d1d7      	bne.n	80089bc <__gethex+0x22c>
 8008a0c:	461e      	mov	r6, r3
 8008a0e:	e78b      	b.n	8008928 <__gethex+0x198>
 8008a10:	f04f 0a03 	mov.w	sl, #3
 8008a14:	e7b8      	b.n	8008988 <__gethex+0x1f8>
 8008a16:	da0a      	bge.n	8008a2e <__gethex+0x29e>
 8008a18:	1a37      	subs	r7, r6, r0
 8008a1a:	4621      	mov	r1, r4
 8008a1c:	ee18 0a10 	vmov	r0, s16
 8008a20:	463a      	mov	r2, r7
 8008a22:	f000 fc45 	bl	80092b0 <__lshift>
 8008a26:	1bed      	subs	r5, r5, r7
 8008a28:	4604      	mov	r4, r0
 8008a2a:	f100 0914 	add.w	r9, r0, #20
 8008a2e:	f04f 0a00 	mov.w	sl, #0
 8008a32:	e7ae      	b.n	8008992 <__gethex+0x202>
 8008a34:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008a38:	42a8      	cmp	r0, r5
 8008a3a:	dd72      	ble.n	8008b22 <__gethex+0x392>
 8008a3c:	1b45      	subs	r5, r0, r5
 8008a3e:	42ae      	cmp	r6, r5
 8008a40:	dc36      	bgt.n	8008ab0 <__gethex+0x320>
 8008a42:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d02a      	beq.n	8008aa0 <__gethex+0x310>
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d02c      	beq.n	8008aa8 <__gethex+0x318>
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d115      	bne.n	8008a7e <__gethex+0x2ee>
 8008a52:	42ae      	cmp	r6, r5
 8008a54:	d113      	bne.n	8008a7e <__gethex+0x2ee>
 8008a56:	2e01      	cmp	r6, #1
 8008a58:	d10b      	bne.n	8008a72 <__gethex+0x2e2>
 8008a5a:	9a04      	ldr	r2, [sp, #16]
 8008a5c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008a60:	6013      	str	r3, [r2, #0]
 8008a62:	2301      	movs	r3, #1
 8008a64:	6123      	str	r3, [r4, #16]
 8008a66:	f8c9 3000 	str.w	r3, [r9]
 8008a6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a6c:	2762      	movs	r7, #98	; 0x62
 8008a6e:	601c      	str	r4, [r3, #0]
 8008a70:	e723      	b.n	80088ba <__gethex+0x12a>
 8008a72:	1e71      	subs	r1, r6, #1
 8008a74:	4620      	mov	r0, r4
 8008a76:	f000 fe59 	bl	800972c <__any_on>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	d1ed      	bne.n	8008a5a <__gethex+0x2ca>
 8008a7e:	ee18 0a10 	vmov	r0, s16
 8008a82:	4621      	mov	r1, r4
 8008a84:	f000 f9f8 	bl	8008e78 <_Bfree>
 8008a88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	6013      	str	r3, [r2, #0]
 8008a8e:	2750      	movs	r7, #80	; 0x50
 8008a90:	e713      	b.n	80088ba <__gethex+0x12a>
 8008a92:	bf00      	nop
 8008a94:	0800baa8 	.word	0x0800baa8
 8008a98:	0800ba2c 	.word	0x0800ba2c
 8008a9c:	0800ba3d 	.word	0x0800ba3d
 8008aa0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1eb      	bne.n	8008a7e <__gethex+0x2ee>
 8008aa6:	e7d8      	b.n	8008a5a <__gethex+0x2ca>
 8008aa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1d5      	bne.n	8008a5a <__gethex+0x2ca>
 8008aae:	e7e6      	b.n	8008a7e <__gethex+0x2ee>
 8008ab0:	1e6f      	subs	r7, r5, #1
 8008ab2:	f1ba 0f00 	cmp.w	sl, #0
 8008ab6:	d131      	bne.n	8008b1c <__gethex+0x38c>
 8008ab8:	b127      	cbz	r7, 8008ac4 <__gethex+0x334>
 8008aba:	4639      	mov	r1, r7
 8008abc:	4620      	mov	r0, r4
 8008abe:	f000 fe35 	bl	800972c <__any_on>
 8008ac2:	4682      	mov	sl, r0
 8008ac4:	117b      	asrs	r3, r7, #5
 8008ac6:	2101      	movs	r1, #1
 8008ac8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008acc:	f007 071f 	and.w	r7, r7, #31
 8008ad0:	fa01 f707 	lsl.w	r7, r1, r7
 8008ad4:	421f      	tst	r7, r3
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4620      	mov	r0, r4
 8008ada:	bf18      	it	ne
 8008adc:	f04a 0a02 	orrne.w	sl, sl, #2
 8008ae0:	1b76      	subs	r6, r6, r5
 8008ae2:	f7ff fded 	bl	80086c0 <rshift>
 8008ae6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008aea:	2702      	movs	r7, #2
 8008aec:	f1ba 0f00 	cmp.w	sl, #0
 8008af0:	d048      	beq.n	8008b84 <__gethex+0x3f4>
 8008af2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008af6:	2b02      	cmp	r3, #2
 8008af8:	d015      	beq.n	8008b26 <__gethex+0x396>
 8008afa:	2b03      	cmp	r3, #3
 8008afc:	d017      	beq.n	8008b2e <__gethex+0x39e>
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d109      	bne.n	8008b16 <__gethex+0x386>
 8008b02:	f01a 0f02 	tst.w	sl, #2
 8008b06:	d006      	beq.n	8008b16 <__gethex+0x386>
 8008b08:	f8d9 0000 	ldr.w	r0, [r9]
 8008b0c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008b10:	f01a 0f01 	tst.w	sl, #1
 8008b14:	d10e      	bne.n	8008b34 <__gethex+0x3a4>
 8008b16:	f047 0710 	orr.w	r7, r7, #16
 8008b1a:	e033      	b.n	8008b84 <__gethex+0x3f4>
 8008b1c:	f04f 0a01 	mov.w	sl, #1
 8008b20:	e7d0      	b.n	8008ac4 <__gethex+0x334>
 8008b22:	2701      	movs	r7, #1
 8008b24:	e7e2      	b.n	8008aec <__gethex+0x35c>
 8008b26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b28:	f1c3 0301 	rsb	r3, r3, #1
 8008b2c:	9315      	str	r3, [sp, #84]	; 0x54
 8008b2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d0f0      	beq.n	8008b16 <__gethex+0x386>
 8008b34:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008b38:	f104 0314 	add.w	r3, r4, #20
 8008b3c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008b40:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008b44:	f04f 0c00 	mov.w	ip, #0
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b4e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008b52:	d01c      	beq.n	8008b8e <__gethex+0x3fe>
 8008b54:	3201      	adds	r2, #1
 8008b56:	6002      	str	r2, [r0, #0]
 8008b58:	2f02      	cmp	r7, #2
 8008b5a:	f104 0314 	add.w	r3, r4, #20
 8008b5e:	d13f      	bne.n	8008be0 <__gethex+0x450>
 8008b60:	f8d8 2000 	ldr.w	r2, [r8]
 8008b64:	3a01      	subs	r2, #1
 8008b66:	42b2      	cmp	r2, r6
 8008b68:	d10a      	bne.n	8008b80 <__gethex+0x3f0>
 8008b6a:	1171      	asrs	r1, r6, #5
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b72:	f006 061f 	and.w	r6, r6, #31
 8008b76:	fa02 f606 	lsl.w	r6, r2, r6
 8008b7a:	421e      	tst	r6, r3
 8008b7c:	bf18      	it	ne
 8008b7e:	4617      	movne	r7, r2
 8008b80:	f047 0720 	orr.w	r7, r7, #32
 8008b84:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b86:	601c      	str	r4, [r3, #0]
 8008b88:	9b04      	ldr	r3, [sp, #16]
 8008b8a:	601d      	str	r5, [r3, #0]
 8008b8c:	e695      	b.n	80088ba <__gethex+0x12a>
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	f843 cc04 	str.w	ip, [r3, #-4]
 8008b94:	d8d8      	bhi.n	8008b48 <__gethex+0x3b8>
 8008b96:	68a3      	ldr	r3, [r4, #8]
 8008b98:	459b      	cmp	fp, r3
 8008b9a:	db19      	blt.n	8008bd0 <__gethex+0x440>
 8008b9c:	6861      	ldr	r1, [r4, #4]
 8008b9e:	ee18 0a10 	vmov	r0, s16
 8008ba2:	3101      	adds	r1, #1
 8008ba4:	f000 f928 	bl	8008df8 <_Balloc>
 8008ba8:	4681      	mov	r9, r0
 8008baa:	b918      	cbnz	r0, 8008bb4 <__gethex+0x424>
 8008bac:	4b1a      	ldr	r3, [pc, #104]	; (8008c18 <__gethex+0x488>)
 8008bae:	4602      	mov	r2, r0
 8008bb0:	2184      	movs	r1, #132	; 0x84
 8008bb2:	e6a8      	b.n	8008906 <__gethex+0x176>
 8008bb4:	6922      	ldr	r2, [r4, #16]
 8008bb6:	3202      	adds	r2, #2
 8008bb8:	f104 010c 	add.w	r1, r4, #12
 8008bbc:	0092      	lsls	r2, r2, #2
 8008bbe:	300c      	adds	r0, #12
 8008bc0:	f000 f90c 	bl	8008ddc <memcpy>
 8008bc4:	4621      	mov	r1, r4
 8008bc6:	ee18 0a10 	vmov	r0, s16
 8008bca:	f000 f955 	bl	8008e78 <_Bfree>
 8008bce:	464c      	mov	r4, r9
 8008bd0:	6923      	ldr	r3, [r4, #16]
 8008bd2:	1c5a      	adds	r2, r3, #1
 8008bd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008bd8:	6122      	str	r2, [r4, #16]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	615a      	str	r2, [r3, #20]
 8008bde:	e7bb      	b.n	8008b58 <__gethex+0x3c8>
 8008be0:	6922      	ldr	r2, [r4, #16]
 8008be2:	455a      	cmp	r2, fp
 8008be4:	dd0b      	ble.n	8008bfe <__gethex+0x46e>
 8008be6:	2101      	movs	r1, #1
 8008be8:	4620      	mov	r0, r4
 8008bea:	f7ff fd69 	bl	80086c0 <rshift>
 8008bee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008bf2:	3501      	adds	r5, #1
 8008bf4:	42ab      	cmp	r3, r5
 8008bf6:	f6ff aed0 	blt.w	800899a <__gethex+0x20a>
 8008bfa:	2701      	movs	r7, #1
 8008bfc:	e7c0      	b.n	8008b80 <__gethex+0x3f0>
 8008bfe:	f016 061f 	ands.w	r6, r6, #31
 8008c02:	d0fa      	beq.n	8008bfa <__gethex+0x46a>
 8008c04:	449a      	add	sl, r3
 8008c06:	f1c6 0620 	rsb	r6, r6, #32
 8008c0a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008c0e:	f000 f9e9 	bl	8008fe4 <__hi0bits>
 8008c12:	42b0      	cmp	r0, r6
 8008c14:	dbe7      	blt.n	8008be6 <__gethex+0x456>
 8008c16:	e7f0      	b.n	8008bfa <__gethex+0x46a>
 8008c18:	0800ba2c 	.word	0x0800ba2c

08008c1c <L_shift>:
 8008c1c:	f1c2 0208 	rsb	r2, r2, #8
 8008c20:	0092      	lsls	r2, r2, #2
 8008c22:	b570      	push	{r4, r5, r6, lr}
 8008c24:	f1c2 0620 	rsb	r6, r2, #32
 8008c28:	6843      	ldr	r3, [r0, #4]
 8008c2a:	6804      	ldr	r4, [r0, #0]
 8008c2c:	fa03 f506 	lsl.w	r5, r3, r6
 8008c30:	432c      	orrs	r4, r5
 8008c32:	40d3      	lsrs	r3, r2
 8008c34:	6004      	str	r4, [r0, #0]
 8008c36:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c3a:	4288      	cmp	r0, r1
 8008c3c:	d3f4      	bcc.n	8008c28 <L_shift+0xc>
 8008c3e:	bd70      	pop	{r4, r5, r6, pc}

08008c40 <__match>:
 8008c40:	b530      	push	{r4, r5, lr}
 8008c42:	6803      	ldr	r3, [r0, #0]
 8008c44:	3301      	adds	r3, #1
 8008c46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c4a:	b914      	cbnz	r4, 8008c52 <__match+0x12>
 8008c4c:	6003      	str	r3, [r0, #0]
 8008c4e:	2001      	movs	r0, #1
 8008c50:	bd30      	pop	{r4, r5, pc}
 8008c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c56:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008c5a:	2d19      	cmp	r5, #25
 8008c5c:	bf98      	it	ls
 8008c5e:	3220      	addls	r2, #32
 8008c60:	42a2      	cmp	r2, r4
 8008c62:	d0f0      	beq.n	8008c46 <__match+0x6>
 8008c64:	2000      	movs	r0, #0
 8008c66:	e7f3      	b.n	8008c50 <__match+0x10>

08008c68 <__hexnan>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	680b      	ldr	r3, [r1, #0]
 8008c6e:	6801      	ldr	r1, [r0, #0]
 8008c70:	115e      	asrs	r6, r3, #5
 8008c72:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008c76:	f013 031f 	ands.w	r3, r3, #31
 8008c7a:	b087      	sub	sp, #28
 8008c7c:	bf18      	it	ne
 8008c7e:	3604      	addne	r6, #4
 8008c80:	2500      	movs	r5, #0
 8008c82:	1f37      	subs	r7, r6, #4
 8008c84:	4682      	mov	sl, r0
 8008c86:	4690      	mov	r8, r2
 8008c88:	9301      	str	r3, [sp, #4]
 8008c8a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008c8e:	46b9      	mov	r9, r7
 8008c90:	463c      	mov	r4, r7
 8008c92:	9502      	str	r5, [sp, #8]
 8008c94:	46ab      	mov	fp, r5
 8008c96:	784a      	ldrb	r2, [r1, #1]
 8008c98:	1c4b      	adds	r3, r1, #1
 8008c9a:	9303      	str	r3, [sp, #12]
 8008c9c:	b342      	cbz	r2, 8008cf0 <__hexnan+0x88>
 8008c9e:	4610      	mov	r0, r2
 8008ca0:	9105      	str	r1, [sp, #20]
 8008ca2:	9204      	str	r2, [sp, #16]
 8008ca4:	f7ff fd5e 	bl	8008764 <__hexdig_fun>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d14f      	bne.n	8008d4c <__hexnan+0xe4>
 8008cac:	9a04      	ldr	r2, [sp, #16]
 8008cae:	9905      	ldr	r1, [sp, #20]
 8008cb0:	2a20      	cmp	r2, #32
 8008cb2:	d818      	bhi.n	8008ce6 <__hexnan+0x7e>
 8008cb4:	9b02      	ldr	r3, [sp, #8]
 8008cb6:	459b      	cmp	fp, r3
 8008cb8:	dd13      	ble.n	8008ce2 <__hexnan+0x7a>
 8008cba:	454c      	cmp	r4, r9
 8008cbc:	d206      	bcs.n	8008ccc <__hexnan+0x64>
 8008cbe:	2d07      	cmp	r5, #7
 8008cc0:	dc04      	bgt.n	8008ccc <__hexnan+0x64>
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	4649      	mov	r1, r9
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	f7ff ffa8 	bl	8008c1c <L_shift>
 8008ccc:	4544      	cmp	r4, r8
 8008cce:	d950      	bls.n	8008d72 <__hexnan+0x10a>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f1a4 0904 	sub.w	r9, r4, #4
 8008cd6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008cda:	f8cd b008 	str.w	fp, [sp, #8]
 8008cde:	464c      	mov	r4, r9
 8008ce0:	461d      	mov	r5, r3
 8008ce2:	9903      	ldr	r1, [sp, #12]
 8008ce4:	e7d7      	b.n	8008c96 <__hexnan+0x2e>
 8008ce6:	2a29      	cmp	r2, #41	; 0x29
 8008ce8:	d156      	bne.n	8008d98 <__hexnan+0x130>
 8008cea:	3102      	adds	r1, #2
 8008cec:	f8ca 1000 	str.w	r1, [sl]
 8008cf0:	f1bb 0f00 	cmp.w	fp, #0
 8008cf4:	d050      	beq.n	8008d98 <__hexnan+0x130>
 8008cf6:	454c      	cmp	r4, r9
 8008cf8:	d206      	bcs.n	8008d08 <__hexnan+0xa0>
 8008cfa:	2d07      	cmp	r5, #7
 8008cfc:	dc04      	bgt.n	8008d08 <__hexnan+0xa0>
 8008cfe:	462a      	mov	r2, r5
 8008d00:	4649      	mov	r1, r9
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7ff ff8a 	bl	8008c1c <L_shift>
 8008d08:	4544      	cmp	r4, r8
 8008d0a:	d934      	bls.n	8008d76 <__hexnan+0x10e>
 8008d0c:	f1a8 0204 	sub.w	r2, r8, #4
 8008d10:	4623      	mov	r3, r4
 8008d12:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d16:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d1a:	429f      	cmp	r7, r3
 8008d1c:	d2f9      	bcs.n	8008d12 <__hexnan+0xaa>
 8008d1e:	1b3b      	subs	r3, r7, r4
 8008d20:	f023 0303 	bic.w	r3, r3, #3
 8008d24:	3304      	adds	r3, #4
 8008d26:	3401      	adds	r4, #1
 8008d28:	3e03      	subs	r6, #3
 8008d2a:	42b4      	cmp	r4, r6
 8008d2c:	bf88      	it	hi
 8008d2e:	2304      	movhi	r3, #4
 8008d30:	4443      	add	r3, r8
 8008d32:	2200      	movs	r2, #0
 8008d34:	f843 2b04 	str.w	r2, [r3], #4
 8008d38:	429f      	cmp	r7, r3
 8008d3a:	d2fb      	bcs.n	8008d34 <__hexnan+0xcc>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	b91b      	cbnz	r3, 8008d48 <__hexnan+0xe0>
 8008d40:	4547      	cmp	r7, r8
 8008d42:	d127      	bne.n	8008d94 <__hexnan+0x12c>
 8008d44:	2301      	movs	r3, #1
 8008d46:	603b      	str	r3, [r7, #0]
 8008d48:	2005      	movs	r0, #5
 8008d4a:	e026      	b.n	8008d9a <__hexnan+0x132>
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	2d08      	cmp	r5, #8
 8008d50:	f10b 0b01 	add.w	fp, fp, #1
 8008d54:	dd06      	ble.n	8008d64 <__hexnan+0xfc>
 8008d56:	4544      	cmp	r4, r8
 8008d58:	d9c3      	bls.n	8008ce2 <__hexnan+0x7a>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d60:	2501      	movs	r5, #1
 8008d62:	3c04      	subs	r4, #4
 8008d64:	6822      	ldr	r2, [r4, #0]
 8008d66:	f000 000f 	and.w	r0, r0, #15
 8008d6a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008d6e:	6022      	str	r2, [r4, #0]
 8008d70:	e7b7      	b.n	8008ce2 <__hexnan+0x7a>
 8008d72:	2508      	movs	r5, #8
 8008d74:	e7b5      	b.n	8008ce2 <__hexnan+0x7a>
 8008d76:	9b01      	ldr	r3, [sp, #4]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d0df      	beq.n	8008d3c <__hexnan+0xd4>
 8008d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d80:	f1c3 0320 	rsb	r3, r3, #32
 8008d84:	fa22 f303 	lsr.w	r3, r2, r3
 8008d88:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008d8c:	401a      	ands	r2, r3
 8008d8e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008d92:	e7d3      	b.n	8008d3c <__hexnan+0xd4>
 8008d94:	3f04      	subs	r7, #4
 8008d96:	e7d1      	b.n	8008d3c <__hexnan+0xd4>
 8008d98:	2004      	movs	r0, #4
 8008d9a:	b007      	add	sp, #28
 8008d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008da0 <_localeconv_r>:
 8008da0:	4800      	ldr	r0, [pc, #0]	; (8008da4 <_localeconv_r+0x4>)
 8008da2:	4770      	bx	lr
 8008da4:	20000214 	.word	0x20000214

08008da8 <malloc>:
 8008da8:	4b02      	ldr	r3, [pc, #8]	; (8008db4 <malloc+0xc>)
 8008daa:	4601      	mov	r1, r0
 8008dac:	6818      	ldr	r0, [r3, #0]
 8008dae:	f000 bd3d 	b.w	800982c <_malloc_r>
 8008db2:	bf00      	nop
 8008db4:	200000bc 	.word	0x200000bc

08008db8 <__ascii_mbtowc>:
 8008db8:	b082      	sub	sp, #8
 8008dba:	b901      	cbnz	r1, 8008dbe <__ascii_mbtowc+0x6>
 8008dbc:	a901      	add	r1, sp, #4
 8008dbe:	b142      	cbz	r2, 8008dd2 <__ascii_mbtowc+0x1a>
 8008dc0:	b14b      	cbz	r3, 8008dd6 <__ascii_mbtowc+0x1e>
 8008dc2:	7813      	ldrb	r3, [r2, #0]
 8008dc4:	600b      	str	r3, [r1, #0]
 8008dc6:	7812      	ldrb	r2, [r2, #0]
 8008dc8:	1e10      	subs	r0, r2, #0
 8008dca:	bf18      	it	ne
 8008dcc:	2001      	movne	r0, #1
 8008dce:	b002      	add	sp, #8
 8008dd0:	4770      	bx	lr
 8008dd2:	4610      	mov	r0, r2
 8008dd4:	e7fb      	b.n	8008dce <__ascii_mbtowc+0x16>
 8008dd6:	f06f 0001 	mvn.w	r0, #1
 8008dda:	e7f8      	b.n	8008dce <__ascii_mbtowc+0x16>

08008ddc <memcpy>:
 8008ddc:	440a      	add	r2, r1
 8008dde:	4291      	cmp	r1, r2
 8008de0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008de4:	d100      	bne.n	8008de8 <memcpy+0xc>
 8008de6:	4770      	bx	lr
 8008de8:	b510      	push	{r4, lr}
 8008dea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008df2:	4291      	cmp	r1, r2
 8008df4:	d1f9      	bne.n	8008dea <memcpy+0xe>
 8008df6:	bd10      	pop	{r4, pc}

08008df8 <_Balloc>:
 8008df8:	b570      	push	{r4, r5, r6, lr}
 8008dfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008dfc:	4604      	mov	r4, r0
 8008dfe:	460d      	mov	r5, r1
 8008e00:	b976      	cbnz	r6, 8008e20 <_Balloc+0x28>
 8008e02:	2010      	movs	r0, #16
 8008e04:	f7ff ffd0 	bl	8008da8 <malloc>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	6260      	str	r0, [r4, #36]	; 0x24
 8008e0c:	b920      	cbnz	r0, 8008e18 <_Balloc+0x20>
 8008e0e:	4b18      	ldr	r3, [pc, #96]	; (8008e70 <_Balloc+0x78>)
 8008e10:	4818      	ldr	r0, [pc, #96]	; (8008e74 <_Balloc+0x7c>)
 8008e12:	2166      	movs	r1, #102	; 0x66
 8008e14:	f000 fef8 	bl	8009c08 <__assert_func>
 8008e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e1c:	6006      	str	r6, [r0, #0]
 8008e1e:	60c6      	str	r6, [r0, #12]
 8008e20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008e22:	68f3      	ldr	r3, [r6, #12]
 8008e24:	b183      	cbz	r3, 8008e48 <_Balloc+0x50>
 8008e26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e2e:	b9b8      	cbnz	r0, 8008e60 <_Balloc+0x68>
 8008e30:	2101      	movs	r1, #1
 8008e32:	fa01 f605 	lsl.w	r6, r1, r5
 8008e36:	1d72      	adds	r2, r6, #5
 8008e38:	0092      	lsls	r2, r2, #2
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f000 fc97 	bl	800976e <_calloc_r>
 8008e40:	b160      	cbz	r0, 8008e5c <_Balloc+0x64>
 8008e42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e46:	e00e      	b.n	8008e66 <_Balloc+0x6e>
 8008e48:	2221      	movs	r2, #33	; 0x21
 8008e4a:	2104      	movs	r1, #4
 8008e4c:	4620      	mov	r0, r4
 8008e4e:	f000 fc8e 	bl	800976e <_calloc_r>
 8008e52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e54:	60f0      	str	r0, [r6, #12]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1e4      	bne.n	8008e26 <_Balloc+0x2e>
 8008e5c:	2000      	movs	r0, #0
 8008e5e:	bd70      	pop	{r4, r5, r6, pc}
 8008e60:	6802      	ldr	r2, [r0, #0]
 8008e62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e66:	2300      	movs	r3, #0
 8008e68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e6c:	e7f7      	b.n	8008e5e <_Balloc+0x66>
 8008e6e:	bf00      	nop
 8008e70:	0800b9b6 	.word	0x0800b9b6
 8008e74:	0800babc 	.word	0x0800babc

08008e78 <_Bfree>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e7c:	4605      	mov	r5, r0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	b976      	cbnz	r6, 8008ea0 <_Bfree+0x28>
 8008e82:	2010      	movs	r0, #16
 8008e84:	f7ff ff90 	bl	8008da8 <malloc>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	6268      	str	r0, [r5, #36]	; 0x24
 8008e8c:	b920      	cbnz	r0, 8008e98 <_Bfree+0x20>
 8008e8e:	4b09      	ldr	r3, [pc, #36]	; (8008eb4 <_Bfree+0x3c>)
 8008e90:	4809      	ldr	r0, [pc, #36]	; (8008eb8 <_Bfree+0x40>)
 8008e92:	218a      	movs	r1, #138	; 0x8a
 8008e94:	f000 feb8 	bl	8009c08 <__assert_func>
 8008e98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e9c:	6006      	str	r6, [r0, #0]
 8008e9e:	60c6      	str	r6, [r0, #12]
 8008ea0:	b13c      	cbz	r4, 8008eb2 <_Bfree+0x3a>
 8008ea2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ea4:	6862      	ldr	r2, [r4, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008eac:	6021      	str	r1, [r4, #0]
 8008eae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008eb2:	bd70      	pop	{r4, r5, r6, pc}
 8008eb4:	0800b9b6 	.word	0x0800b9b6
 8008eb8:	0800babc 	.word	0x0800babc

08008ebc <__multadd>:
 8008ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec0:	690e      	ldr	r6, [r1, #16]
 8008ec2:	4607      	mov	r7, r0
 8008ec4:	4698      	mov	r8, r3
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	f101 0014 	add.w	r0, r1, #20
 8008ecc:	2300      	movs	r3, #0
 8008ece:	6805      	ldr	r5, [r0, #0]
 8008ed0:	b2a9      	uxth	r1, r5
 8008ed2:	fb02 8101 	mla	r1, r2, r1, r8
 8008ed6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008eda:	0c2d      	lsrs	r5, r5, #16
 8008edc:	fb02 c505 	mla	r5, r2, r5, ip
 8008ee0:	b289      	uxth	r1, r1
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008ee8:	429e      	cmp	r6, r3
 8008eea:	f840 1b04 	str.w	r1, [r0], #4
 8008eee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008ef2:	dcec      	bgt.n	8008ece <__multadd+0x12>
 8008ef4:	f1b8 0f00 	cmp.w	r8, #0
 8008ef8:	d022      	beq.n	8008f40 <__multadd+0x84>
 8008efa:	68a3      	ldr	r3, [r4, #8]
 8008efc:	42b3      	cmp	r3, r6
 8008efe:	dc19      	bgt.n	8008f34 <__multadd+0x78>
 8008f00:	6861      	ldr	r1, [r4, #4]
 8008f02:	4638      	mov	r0, r7
 8008f04:	3101      	adds	r1, #1
 8008f06:	f7ff ff77 	bl	8008df8 <_Balloc>
 8008f0a:	4605      	mov	r5, r0
 8008f0c:	b928      	cbnz	r0, 8008f1a <__multadd+0x5e>
 8008f0e:	4602      	mov	r2, r0
 8008f10:	4b0d      	ldr	r3, [pc, #52]	; (8008f48 <__multadd+0x8c>)
 8008f12:	480e      	ldr	r0, [pc, #56]	; (8008f4c <__multadd+0x90>)
 8008f14:	21b5      	movs	r1, #181	; 0xb5
 8008f16:	f000 fe77 	bl	8009c08 <__assert_func>
 8008f1a:	6922      	ldr	r2, [r4, #16]
 8008f1c:	3202      	adds	r2, #2
 8008f1e:	f104 010c 	add.w	r1, r4, #12
 8008f22:	0092      	lsls	r2, r2, #2
 8008f24:	300c      	adds	r0, #12
 8008f26:	f7ff ff59 	bl	8008ddc <memcpy>
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	f7ff ffa3 	bl	8008e78 <_Bfree>
 8008f32:	462c      	mov	r4, r5
 8008f34:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008f38:	3601      	adds	r6, #1
 8008f3a:	f8c3 8014 	str.w	r8, [r3, #20]
 8008f3e:	6126      	str	r6, [r4, #16]
 8008f40:	4620      	mov	r0, r4
 8008f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f46:	bf00      	nop
 8008f48:	0800ba2c 	.word	0x0800ba2c
 8008f4c:	0800babc 	.word	0x0800babc

08008f50 <__s2b>:
 8008f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f54:	460c      	mov	r4, r1
 8008f56:	4615      	mov	r5, r2
 8008f58:	461f      	mov	r7, r3
 8008f5a:	2209      	movs	r2, #9
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	4606      	mov	r6, r0
 8008f60:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f64:	2100      	movs	r1, #0
 8008f66:	2201      	movs	r2, #1
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	db09      	blt.n	8008f80 <__s2b+0x30>
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7ff ff43 	bl	8008df8 <_Balloc>
 8008f72:	b940      	cbnz	r0, 8008f86 <__s2b+0x36>
 8008f74:	4602      	mov	r2, r0
 8008f76:	4b19      	ldr	r3, [pc, #100]	; (8008fdc <__s2b+0x8c>)
 8008f78:	4819      	ldr	r0, [pc, #100]	; (8008fe0 <__s2b+0x90>)
 8008f7a:	21ce      	movs	r1, #206	; 0xce
 8008f7c:	f000 fe44 	bl	8009c08 <__assert_func>
 8008f80:	0052      	lsls	r2, r2, #1
 8008f82:	3101      	adds	r1, #1
 8008f84:	e7f0      	b.n	8008f68 <__s2b+0x18>
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	6143      	str	r3, [r0, #20]
 8008f8a:	2d09      	cmp	r5, #9
 8008f8c:	f04f 0301 	mov.w	r3, #1
 8008f90:	6103      	str	r3, [r0, #16]
 8008f92:	dd16      	ble.n	8008fc2 <__s2b+0x72>
 8008f94:	f104 0909 	add.w	r9, r4, #9
 8008f98:	46c8      	mov	r8, r9
 8008f9a:	442c      	add	r4, r5
 8008f9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008fa0:	4601      	mov	r1, r0
 8008fa2:	3b30      	subs	r3, #48	; 0x30
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	4630      	mov	r0, r6
 8008fa8:	f7ff ff88 	bl	8008ebc <__multadd>
 8008fac:	45a0      	cmp	r8, r4
 8008fae:	d1f5      	bne.n	8008f9c <__s2b+0x4c>
 8008fb0:	f1a5 0408 	sub.w	r4, r5, #8
 8008fb4:	444c      	add	r4, r9
 8008fb6:	1b2d      	subs	r5, r5, r4
 8008fb8:	1963      	adds	r3, r4, r5
 8008fba:	42bb      	cmp	r3, r7
 8008fbc:	db04      	blt.n	8008fc8 <__s2b+0x78>
 8008fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fc2:	340a      	adds	r4, #10
 8008fc4:	2509      	movs	r5, #9
 8008fc6:	e7f6      	b.n	8008fb6 <__s2b+0x66>
 8008fc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008fcc:	4601      	mov	r1, r0
 8008fce:	3b30      	subs	r3, #48	; 0x30
 8008fd0:	220a      	movs	r2, #10
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f7ff ff72 	bl	8008ebc <__multadd>
 8008fd8:	e7ee      	b.n	8008fb8 <__s2b+0x68>
 8008fda:	bf00      	nop
 8008fdc:	0800ba2c 	.word	0x0800ba2c
 8008fe0:	0800babc 	.word	0x0800babc

08008fe4 <__hi0bits>:
 8008fe4:	0c03      	lsrs	r3, r0, #16
 8008fe6:	041b      	lsls	r3, r3, #16
 8008fe8:	b9d3      	cbnz	r3, 8009020 <__hi0bits+0x3c>
 8008fea:	0400      	lsls	r0, r0, #16
 8008fec:	2310      	movs	r3, #16
 8008fee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ff2:	bf04      	itt	eq
 8008ff4:	0200      	lsleq	r0, r0, #8
 8008ff6:	3308      	addeq	r3, #8
 8008ff8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ffc:	bf04      	itt	eq
 8008ffe:	0100      	lsleq	r0, r0, #4
 8009000:	3304      	addeq	r3, #4
 8009002:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009006:	bf04      	itt	eq
 8009008:	0080      	lsleq	r0, r0, #2
 800900a:	3302      	addeq	r3, #2
 800900c:	2800      	cmp	r0, #0
 800900e:	db05      	blt.n	800901c <__hi0bits+0x38>
 8009010:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009014:	f103 0301 	add.w	r3, r3, #1
 8009018:	bf08      	it	eq
 800901a:	2320      	moveq	r3, #32
 800901c:	4618      	mov	r0, r3
 800901e:	4770      	bx	lr
 8009020:	2300      	movs	r3, #0
 8009022:	e7e4      	b.n	8008fee <__hi0bits+0xa>

08009024 <__lo0bits>:
 8009024:	6803      	ldr	r3, [r0, #0]
 8009026:	f013 0207 	ands.w	r2, r3, #7
 800902a:	4601      	mov	r1, r0
 800902c:	d00b      	beq.n	8009046 <__lo0bits+0x22>
 800902e:	07da      	lsls	r2, r3, #31
 8009030:	d424      	bmi.n	800907c <__lo0bits+0x58>
 8009032:	0798      	lsls	r0, r3, #30
 8009034:	bf49      	itett	mi
 8009036:	085b      	lsrmi	r3, r3, #1
 8009038:	089b      	lsrpl	r3, r3, #2
 800903a:	2001      	movmi	r0, #1
 800903c:	600b      	strmi	r3, [r1, #0]
 800903e:	bf5c      	itt	pl
 8009040:	600b      	strpl	r3, [r1, #0]
 8009042:	2002      	movpl	r0, #2
 8009044:	4770      	bx	lr
 8009046:	b298      	uxth	r0, r3
 8009048:	b9b0      	cbnz	r0, 8009078 <__lo0bits+0x54>
 800904a:	0c1b      	lsrs	r3, r3, #16
 800904c:	2010      	movs	r0, #16
 800904e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009052:	bf04      	itt	eq
 8009054:	0a1b      	lsreq	r3, r3, #8
 8009056:	3008      	addeq	r0, #8
 8009058:	071a      	lsls	r2, r3, #28
 800905a:	bf04      	itt	eq
 800905c:	091b      	lsreq	r3, r3, #4
 800905e:	3004      	addeq	r0, #4
 8009060:	079a      	lsls	r2, r3, #30
 8009062:	bf04      	itt	eq
 8009064:	089b      	lsreq	r3, r3, #2
 8009066:	3002      	addeq	r0, #2
 8009068:	07da      	lsls	r2, r3, #31
 800906a:	d403      	bmi.n	8009074 <__lo0bits+0x50>
 800906c:	085b      	lsrs	r3, r3, #1
 800906e:	f100 0001 	add.w	r0, r0, #1
 8009072:	d005      	beq.n	8009080 <__lo0bits+0x5c>
 8009074:	600b      	str	r3, [r1, #0]
 8009076:	4770      	bx	lr
 8009078:	4610      	mov	r0, r2
 800907a:	e7e8      	b.n	800904e <__lo0bits+0x2a>
 800907c:	2000      	movs	r0, #0
 800907e:	4770      	bx	lr
 8009080:	2020      	movs	r0, #32
 8009082:	4770      	bx	lr

08009084 <__i2b>:
 8009084:	b510      	push	{r4, lr}
 8009086:	460c      	mov	r4, r1
 8009088:	2101      	movs	r1, #1
 800908a:	f7ff feb5 	bl	8008df8 <_Balloc>
 800908e:	4602      	mov	r2, r0
 8009090:	b928      	cbnz	r0, 800909e <__i2b+0x1a>
 8009092:	4b05      	ldr	r3, [pc, #20]	; (80090a8 <__i2b+0x24>)
 8009094:	4805      	ldr	r0, [pc, #20]	; (80090ac <__i2b+0x28>)
 8009096:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800909a:	f000 fdb5 	bl	8009c08 <__assert_func>
 800909e:	2301      	movs	r3, #1
 80090a0:	6144      	str	r4, [r0, #20]
 80090a2:	6103      	str	r3, [r0, #16]
 80090a4:	bd10      	pop	{r4, pc}
 80090a6:	bf00      	nop
 80090a8:	0800ba2c 	.word	0x0800ba2c
 80090ac:	0800babc 	.word	0x0800babc

080090b0 <__multiply>:
 80090b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	4614      	mov	r4, r2
 80090b6:	690a      	ldr	r2, [r1, #16]
 80090b8:	6923      	ldr	r3, [r4, #16]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	bfb8      	it	lt
 80090be:	460b      	movlt	r3, r1
 80090c0:	460d      	mov	r5, r1
 80090c2:	bfbc      	itt	lt
 80090c4:	4625      	movlt	r5, r4
 80090c6:	461c      	movlt	r4, r3
 80090c8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80090cc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80090d0:	68ab      	ldr	r3, [r5, #8]
 80090d2:	6869      	ldr	r1, [r5, #4]
 80090d4:	eb0a 0709 	add.w	r7, sl, r9
 80090d8:	42bb      	cmp	r3, r7
 80090da:	b085      	sub	sp, #20
 80090dc:	bfb8      	it	lt
 80090de:	3101      	addlt	r1, #1
 80090e0:	f7ff fe8a 	bl	8008df8 <_Balloc>
 80090e4:	b930      	cbnz	r0, 80090f4 <__multiply+0x44>
 80090e6:	4602      	mov	r2, r0
 80090e8:	4b42      	ldr	r3, [pc, #264]	; (80091f4 <__multiply+0x144>)
 80090ea:	4843      	ldr	r0, [pc, #268]	; (80091f8 <__multiply+0x148>)
 80090ec:	f240 115d 	movw	r1, #349	; 0x15d
 80090f0:	f000 fd8a 	bl	8009c08 <__assert_func>
 80090f4:	f100 0614 	add.w	r6, r0, #20
 80090f8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80090fc:	4633      	mov	r3, r6
 80090fe:	2200      	movs	r2, #0
 8009100:	4543      	cmp	r3, r8
 8009102:	d31e      	bcc.n	8009142 <__multiply+0x92>
 8009104:	f105 0c14 	add.w	ip, r5, #20
 8009108:	f104 0314 	add.w	r3, r4, #20
 800910c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009110:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009114:	9202      	str	r2, [sp, #8]
 8009116:	ebac 0205 	sub.w	r2, ip, r5
 800911a:	3a15      	subs	r2, #21
 800911c:	f022 0203 	bic.w	r2, r2, #3
 8009120:	3204      	adds	r2, #4
 8009122:	f105 0115 	add.w	r1, r5, #21
 8009126:	458c      	cmp	ip, r1
 8009128:	bf38      	it	cc
 800912a:	2204      	movcc	r2, #4
 800912c:	9201      	str	r2, [sp, #4]
 800912e:	9a02      	ldr	r2, [sp, #8]
 8009130:	9303      	str	r3, [sp, #12]
 8009132:	429a      	cmp	r2, r3
 8009134:	d808      	bhi.n	8009148 <__multiply+0x98>
 8009136:	2f00      	cmp	r7, #0
 8009138:	dc55      	bgt.n	80091e6 <__multiply+0x136>
 800913a:	6107      	str	r7, [r0, #16]
 800913c:	b005      	add	sp, #20
 800913e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009142:	f843 2b04 	str.w	r2, [r3], #4
 8009146:	e7db      	b.n	8009100 <__multiply+0x50>
 8009148:	f8b3 a000 	ldrh.w	sl, [r3]
 800914c:	f1ba 0f00 	cmp.w	sl, #0
 8009150:	d020      	beq.n	8009194 <__multiply+0xe4>
 8009152:	f105 0e14 	add.w	lr, r5, #20
 8009156:	46b1      	mov	r9, r6
 8009158:	2200      	movs	r2, #0
 800915a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800915e:	f8d9 b000 	ldr.w	fp, [r9]
 8009162:	b2a1      	uxth	r1, r4
 8009164:	fa1f fb8b 	uxth.w	fp, fp
 8009168:	fb0a b101 	mla	r1, sl, r1, fp
 800916c:	4411      	add	r1, r2
 800916e:	f8d9 2000 	ldr.w	r2, [r9]
 8009172:	0c24      	lsrs	r4, r4, #16
 8009174:	0c12      	lsrs	r2, r2, #16
 8009176:	fb0a 2404 	mla	r4, sl, r4, r2
 800917a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800917e:	b289      	uxth	r1, r1
 8009180:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009184:	45f4      	cmp	ip, lr
 8009186:	f849 1b04 	str.w	r1, [r9], #4
 800918a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800918e:	d8e4      	bhi.n	800915a <__multiply+0xaa>
 8009190:	9901      	ldr	r1, [sp, #4]
 8009192:	5072      	str	r2, [r6, r1]
 8009194:	9a03      	ldr	r2, [sp, #12]
 8009196:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800919a:	3304      	adds	r3, #4
 800919c:	f1b9 0f00 	cmp.w	r9, #0
 80091a0:	d01f      	beq.n	80091e2 <__multiply+0x132>
 80091a2:	6834      	ldr	r4, [r6, #0]
 80091a4:	f105 0114 	add.w	r1, r5, #20
 80091a8:	46b6      	mov	lr, r6
 80091aa:	f04f 0a00 	mov.w	sl, #0
 80091ae:	880a      	ldrh	r2, [r1, #0]
 80091b0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80091b4:	fb09 b202 	mla	r2, r9, r2, fp
 80091b8:	4492      	add	sl, r2
 80091ba:	b2a4      	uxth	r4, r4
 80091bc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80091c0:	f84e 4b04 	str.w	r4, [lr], #4
 80091c4:	f851 4b04 	ldr.w	r4, [r1], #4
 80091c8:	f8be 2000 	ldrh.w	r2, [lr]
 80091cc:	0c24      	lsrs	r4, r4, #16
 80091ce:	fb09 2404 	mla	r4, r9, r4, r2
 80091d2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80091d6:	458c      	cmp	ip, r1
 80091d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80091dc:	d8e7      	bhi.n	80091ae <__multiply+0xfe>
 80091de:	9a01      	ldr	r2, [sp, #4]
 80091e0:	50b4      	str	r4, [r6, r2]
 80091e2:	3604      	adds	r6, #4
 80091e4:	e7a3      	b.n	800912e <__multiply+0x7e>
 80091e6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1a5      	bne.n	800913a <__multiply+0x8a>
 80091ee:	3f01      	subs	r7, #1
 80091f0:	e7a1      	b.n	8009136 <__multiply+0x86>
 80091f2:	bf00      	nop
 80091f4:	0800ba2c 	.word	0x0800ba2c
 80091f8:	0800babc 	.word	0x0800babc

080091fc <__pow5mult>:
 80091fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009200:	4615      	mov	r5, r2
 8009202:	f012 0203 	ands.w	r2, r2, #3
 8009206:	4606      	mov	r6, r0
 8009208:	460f      	mov	r7, r1
 800920a:	d007      	beq.n	800921c <__pow5mult+0x20>
 800920c:	4c25      	ldr	r4, [pc, #148]	; (80092a4 <__pow5mult+0xa8>)
 800920e:	3a01      	subs	r2, #1
 8009210:	2300      	movs	r3, #0
 8009212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009216:	f7ff fe51 	bl	8008ebc <__multadd>
 800921a:	4607      	mov	r7, r0
 800921c:	10ad      	asrs	r5, r5, #2
 800921e:	d03d      	beq.n	800929c <__pow5mult+0xa0>
 8009220:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009222:	b97c      	cbnz	r4, 8009244 <__pow5mult+0x48>
 8009224:	2010      	movs	r0, #16
 8009226:	f7ff fdbf 	bl	8008da8 <malloc>
 800922a:	4602      	mov	r2, r0
 800922c:	6270      	str	r0, [r6, #36]	; 0x24
 800922e:	b928      	cbnz	r0, 800923c <__pow5mult+0x40>
 8009230:	4b1d      	ldr	r3, [pc, #116]	; (80092a8 <__pow5mult+0xac>)
 8009232:	481e      	ldr	r0, [pc, #120]	; (80092ac <__pow5mult+0xb0>)
 8009234:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009238:	f000 fce6 	bl	8009c08 <__assert_func>
 800923c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009240:	6004      	str	r4, [r0, #0]
 8009242:	60c4      	str	r4, [r0, #12]
 8009244:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800924c:	b94c      	cbnz	r4, 8009262 <__pow5mult+0x66>
 800924e:	f240 2171 	movw	r1, #625	; 0x271
 8009252:	4630      	mov	r0, r6
 8009254:	f7ff ff16 	bl	8009084 <__i2b>
 8009258:	2300      	movs	r3, #0
 800925a:	f8c8 0008 	str.w	r0, [r8, #8]
 800925e:	4604      	mov	r4, r0
 8009260:	6003      	str	r3, [r0, #0]
 8009262:	f04f 0900 	mov.w	r9, #0
 8009266:	07eb      	lsls	r3, r5, #31
 8009268:	d50a      	bpl.n	8009280 <__pow5mult+0x84>
 800926a:	4639      	mov	r1, r7
 800926c:	4622      	mov	r2, r4
 800926e:	4630      	mov	r0, r6
 8009270:	f7ff ff1e 	bl	80090b0 <__multiply>
 8009274:	4639      	mov	r1, r7
 8009276:	4680      	mov	r8, r0
 8009278:	4630      	mov	r0, r6
 800927a:	f7ff fdfd 	bl	8008e78 <_Bfree>
 800927e:	4647      	mov	r7, r8
 8009280:	106d      	asrs	r5, r5, #1
 8009282:	d00b      	beq.n	800929c <__pow5mult+0xa0>
 8009284:	6820      	ldr	r0, [r4, #0]
 8009286:	b938      	cbnz	r0, 8009298 <__pow5mult+0x9c>
 8009288:	4622      	mov	r2, r4
 800928a:	4621      	mov	r1, r4
 800928c:	4630      	mov	r0, r6
 800928e:	f7ff ff0f 	bl	80090b0 <__multiply>
 8009292:	6020      	str	r0, [r4, #0]
 8009294:	f8c0 9000 	str.w	r9, [r0]
 8009298:	4604      	mov	r4, r0
 800929a:	e7e4      	b.n	8009266 <__pow5mult+0x6a>
 800929c:	4638      	mov	r0, r7
 800929e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092a2:	bf00      	nop
 80092a4:	0800bc10 	.word	0x0800bc10
 80092a8:	0800b9b6 	.word	0x0800b9b6
 80092ac:	0800babc 	.word	0x0800babc

080092b0 <__lshift>:
 80092b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b4:	460c      	mov	r4, r1
 80092b6:	6849      	ldr	r1, [r1, #4]
 80092b8:	6923      	ldr	r3, [r4, #16]
 80092ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092be:	68a3      	ldr	r3, [r4, #8]
 80092c0:	4607      	mov	r7, r0
 80092c2:	4691      	mov	r9, r2
 80092c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092c8:	f108 0601 	add.w	r6, r8, #1
 80092cc:	42b3      	cmp	r3, r6
 80092ce:	db0b      	blt.n	80092e8 <__lshift+0x38>
 80092d0:	4638      	mov	r0, r7
 80092d2:	f7ff fd91 	bl	8008df8 <_Balloc>
 80092d6:	4605      	mov	r5, r0
 80092d8:	b948      	cbnz	r0, 80092ee <__lshift+0x3e>
 80092da:	4602      	mov	r2, r0
 80092dc:	4b28      	ldr	r3, [pc, #160]	; (8009380 <__lshift+0xd0>)
 80092de:	4829      	ldr	r0, [pc, #164]	; (8009384 <__lshift+0xd4>)
 80092e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80092e4:	f000 fc90 	bl	8009c08 <__assert_func>
 80092e8:	3101      	adds	r1, #1
 80092ea:	005b      	lsls	r3, r3, #1
 80092ec:	e7ee      	b.n	80092cc <__lshift+0x1c>
 80092ee:	2300      	movs	r3, #0
 80092f0:	f100 0114 	add.w	r1, r0, #20
 80092f4:	f100 0210 	add.w	r2, r0, #16
 80092f8:	4618      	mov	r0, r3
 80092fa:	4553      	cmp	r3, sl
 80092fc:	db33      	blt.n	8009366 <__lshift+0xb6>
 80092fe:	6920      	ldr	r0, [r4, #16]
 8009300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009304:	f104 0314 	add.w	r3, r4, #20
 8009308:	f019 091f 	ands.w	r9, r9, #31
 800930c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009310:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009314:	d02b      	beq.n	800936e <__lshift+0xbe>
 8009316:	f1c9 0e20 	rsb	lr, r9, #32
 800931a:	468a      	mov	sl, r1
 800931c:	2200      	movs	r2, #0
 800931e:	6818      	ldr	r0, [r3, #0]
 8009320:	fa00 f009 	lsl.w	r0, r0, r9
 8009324:	4302      	orrs	r2, r0
 8009326:	f84a 2b04 	str.w	r2, [sl], #4
 800932a:	f853 2b04 	ldr.w	r2, [r3], #4
 800932e:	459c      	cmp	ip, r3
 8009330:	fa22 f20e 	lsr.w	r2, r2, lr
 8009334:	d8f3      	bhi.n	800931e <__lshift+0x6e>
 8009336:	ebac 0304 	sub.w	r3, ip, r4
 800933a:	3b15      	subs	r3, #21
 800933c:	f023 0303 	bic.w	r3, r3, #3
 8009340:	3304      	adds	r3, #4
 8009342:	f104 0015 	add.w	r0, r4, #21
 8009346:	4584      	cmp	ip, r0
 8009348:	bf38      	it	cc
 800934a:	2304      	movcc	r3, #4
 800934c:	50ca      	str	r2, [r1, r3]
 800934e:	b10a      	cbz	r2, 8009354 <__lshift+0xa4>
 8009350:	f108 0602 	add.w	r6, r8, #2
 8009354:	3e01      	subs	r6, #1
 8009356:	4638      	mov	r0, r7
 8009358:	612e      	str	r6, [r5, #16]
 800935a:	4621      	mov	r1, r4
 800935c:	f7ff fd8c 	bl	8008e78 <_Bfree>
 8009360:	4628      	mov	r0, r5
 8009362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009366:	f842 0f04 	str.w	r0, [r2, #4]!
 800936a:	3301      	adds	r3, #1
 800936c:	e7c5      	b.n	80092fa <__lshift+0x4a>
 800936e:	3904      	subs	r1, #4
 8009370:	f853 2b04 	ldr.w	r2, [r3], #4
 8009374:	f841 2f04 	str.w	r2, [r1, #4]!
 8009378:	459c      	cmp	ip, r3
 800937a:	d8f9      	bhi.n	8009370 <__lshift+0xc0>
 800937c:	e7ea      	b.n	8009354 <__lshift+0xa4>
 800937e:	bf00      	nop
 8009380:	0800ba2c 	.word	0x0800ba2c
 8009384:	0800babc 	.word	0x0800babc

08009388 <__mcmp>:
 8009388:	b530      	push	{r4, r5, lr}
 800938a:	6902      	ldr	r2, [r0, #16]
 800938c:	690c      	ldr	r4, [r1, #16]
 800938e:	1b12      	subs	r2, r2, r4
 8009390:	d10e      	bne.n	80093b0 <__mcmp+0x28>
 8009392:	f100 0314 	add.w	r3, r0, #20
 8009396:	3114      	adds	r1, #20
 8009398:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800939c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80093a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80093a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80093a8:	42a5      	cmp	r5, r4
 80093aa:	d003      	beq.n	80093b4 <__mcmp+0x2c>
 80093ac:	d305      	bcc.n	80093ba <__mcmp+0x32>
 80093ae:	2201      	movs	r2, #1
 80093b0:	4610      	mov	r0, r2
 80093b2:	bd30      	pop	{r4, r5, pc}
 80093b4:	4283      	cmp	r3, r0
 80093b6:	d3f3      	bcc.n	80093a0 <__mcmp+0x18>
 80093b8:	e7fa      	b.n	80093b0 <__mcmp+0x28>
 80093ba:	f04f 32ff 	mov.w	r2, #4294967295
 80093be:	e7f7      	b.n	80093b0 <__mcmp+0x28>

080093c0 <__mdiff>:
 80093c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	460c      	mov	r4, r1
 80093c6:	4606      	mov	r6, r0
 80093c8:	4611      	mov	r1, r2
 80093ca:	4620      	mov	r0, r4
 80093cc:	4617      	mov	r7, r2
 80093ce:	f7ff ffdb 	bl	8009388 <__mcmp>
 80093d2:	1e05      	subs	r5, r0, #0
 80093d4:	d110      	bne.n	80093f8 <__mdiff+0x38>
 80093d6:	4629      	mov	r1, r5
 80093d8:	4630      	mov	r0, r6
 80093da:	f7ff fd0d 	bl	8008df8 <_Balloc>
 80093de:	b930      	cbnz	r0, 80093ee <__mdiff+0x2e>
 80093e0:	4b39      	ldr	r3, [pc, #228]	; (80094c8 <__mdiff+0x108>)
 80093e2:	4602      	mov	r2, r0
 80093e4:	f240 2132 	movw	r1, #562	; 0x232
 80093e8:	4838      	ldr	r0, [pc, #224]	; (80094cc <__mdiff+0x10c>)
 80093ea:	f000 fc0d 	bl	8009c08 <__assert_func>
 80093ee:	2301      	movs	r3, #1
 80093f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80093f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f8:	bfa4      	itt	ge
 80093fa:	463b      	movge	r3, r7
 80093fc:	4627      	movge	r7, r4
 80093fe:	4630      	mov	r0, r6
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	bfa6      	itte	ge
 8009404:	461c      	movge	r4, r3
 8009406:	2500      	movge	r5, #0
 8009408:	2501      	movlt	r5, #1
 800940a:	f7ff fcf5 	bl	8008df8 <_Balloc>
 800940e:	b920      	cbnz	r0, 800941a <__mdiff+0x5a>
 8009410:	4b2d      	ldr	r3, [pc, #180]	; (80094c8 <__mdiff+0x108>)
 8009412:	4602      	mov	r2, r0
 8009414:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009418:	e7e6      	b.n	80093e8 <__mdiff+0x28>
 800941a:	693e      	ldr	r6, [r7, #16]
 800941c:	60c5      	str	r5, [r0, #12]
 800941e:	6925      	ldr	r5, [r4, #16]
 8009420:	f107 0114 	add.w	r1, r7, #20
 8009424:	f104 0914 	add.w	r9, r4, #20
 8009428:	f100 0e14 	add.w	lr, r0, #20
 800942c:	f107 0210 	add.w	r2, r7, #16
 8009430:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009434:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009438:	46f2      	mov	sl, lr
 800943a:	2700      	movs	r7, #0
 800943c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009440:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009444:	fa1f f883 	uxth.w	r8, r3
 8009448:	fa17 f78b 	uxtah	r7, r7, fp
 800944c:	0c1b      	lsrs	r3, r3, #16
 800944e:	eba7 0808 	sub.w	r8, r7, r8
 8009452:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009456:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800945a:	fa1f f888 	uxth.w	r8, r8
 800945e:	141f      	asrs	r7, r3, #16
 8009460:	454d      	cmp	r5, r9
 8009462:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009466:	f84a 3b04 	str.w	r3, [sl], #4
 800946a:	d8e7      	bhi.n	800943c <__mdiff+0x7c>
 800946c:	1b2b      	subs	r3, r5, r4
 800946e:	3b15      	subs	r3, #21
 8009470:	f023 0303 	bic.w	r3, r3, #3
 8009474:	3304      	adds	r3, #4
 8009476:	3415      	adds	r4, #21
 8009478:	42a5      	cmp	r5, r4
 800947a:	bf38      	it	cc
 800947c:	2304      	movcc	r3, #4
 800947e:	4419      	add	r1, r3
 8009480:	4473      	add	r3, lr
 8009482:	469e      	mov	lr, r3
 8009484:	460d      	mov	r5, r1
 8009486:	4565      	cmp	r5, ip
 8009488:	d30e      	bcc.n	80094a8 <__mdiff+0xe8>
 800948a:	f10c 0203 	add.w	r2, ip, #3
 800948e:	1a52      	subs	r2, r2, r1
 8009490:	f022 0203 	bic.w	r2, r2, #3
 8009494:	3903      	subs	r1, #3
 8009496:	458c      	cmp	ip, r1
 8009498:	bf38      	it	cc
 800949a:	2200      	movcc	r2, #0
 800949c:	441a      	add	r2, r3
 800949e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80094a2:	b17b      	cbz	r3, 80094c4 <__mdiff+0x104>
 80094a4:	6106      	str	r6, [r0, #16]
 80094a6:	e7a5      	b.n	80093f4 <__mdiff+0x34>
 80094a8:	f855 8b04 	ldr.w	r8, [r5], #4
 80094ac:	fa17 f488 	uxtah	r4, r7, r8
 80094b0:	1422      	asrs	r2, r4, #16
 80094b2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80094b6:	b2a4      	uxth	r4, r4
 80094b8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80094bc:	f84e 4b04 	str.w	r4, [lr], #4
 80094c0:	1417      	asrs	r7, r2, #16
 80094c2:	e7e0      	b.n	8009486 <__mdiff+0xc6>
 80094c4:	3e01      	subs	r6, #1
 80094c6:	e7ea      	b.n	800949e <__mdiff+0xde>
 80094c8:	0800ba2c 	.word	0x0800ba2c
 80094cc:	0800babc 	.word	0x0800babc

080094d0 <__ulp>:
 80094d0:	b082      	sub	sp, #8
 80094d2:	ed8d 0b00 	vstr	d0, [sp]
 80094d6:	9b01      	ldr	r3, [sp, #4]
 80094d8:	4912      	ldr	r1, [pc, #72]	; (8009524 <__ulp+0x54>)
 80094da:	4019      	ands	r1, r3
 80094dc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80094e0:	2900      	cmp	r1, #0
 80094e2:	dd05      	ble.n	80094f0 <__ulp+0x20>
 80094e4:	2200      	movs	r2, #0
 80094e6:	460b      	mov	r3, r1
 80094e8:	ec43 2b10 	vmov	d0, r2, r3
 80094ec:	b002      	add	sp, #8
 80094ee:	4770      	bx	lr
 80094f0:	4249      	negs	r1, r1
 80094f2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80094f6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80094fa:	f04f 0200 	mov.w	r2, #0
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	da04      	bge.n	800950e <__ulp+0x3e>
 8009504:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009508:	fa41 f300 	asr.w	r3, r1, r0
 800950c:	e7ec      	b.n	80094e8 <__ulp+0x18>
 800950e:	f1a0 0114 	sub.w	r1, r0, #20
 8009512:	291e      	cmp	r1, #30
 8009514:	bfda      	itte	le
 8009516:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800951a:	fa20 f101 	lsrle.w	r1, r0, r1
 800951e:	2101      	movgt	r1, #1
 8009520:	460a      	mov	r2, r1
 8009522:	e7e1      	b.n	80094e8 <__ulp+0x18>
 8009524:	7ff00000 	.word	0x7ff00000

08009528 <__b2d>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	6905      	ldr	r5, [r0, #16]
 800952c:	f100 0714 	add.w	r7, r0, #20
 8009530:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009534:	1f2e      	subs	r6, r5, #4
 8009536:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800953a:	4620      	mov	r0, r4
 800953c:	f7ff fd52 	bl	8008fe4 <__hi0bits>
 8009540:	f1c0 0320 	rsb	r3, r0, #32
 8009544:	280a      	cmp	r0, #10
 8009546:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80095c4 <__b2d+0x9c>
 800954a:	600b      	str	r3, [r1, #0]
 800954c:	dc14      	bgt.n	8009578 <__b2d+0x50>
 800954e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009552:	fa24 f10e 	lsr.w	r1, r4, lr
 8009556:	42b7      	cmp	r7, r6
 8009558:	ea41 030c 	orr.w	r3, r1, ip
 800955c:	bf34      	ite	cc
 800955e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009562:	2100      	movcs	r1, #0
 8009564:	3015      	adds	r0, #21
 8009566:	fa04 f000 	lsl.w	r0, r4, r0
 800956a:	fa21 f10e 	lsr.w	r1, r1, lr
 800956e:	ea40 0201 	orr.w	r2, r0, r1
 8009572:	ec43 2b10 	vmov	d0, r2, r3
 8009576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009578:	42b7      	cmp	r7, r6
 800957a:	bf3a      	itte	cc
 800957c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009580:	f1a5 0608 	subcc.w	r6, r5, #8
 8009584:	2100      	movcs	r1, #0
 8009586:	380b      	subs	r0, #11
 8009588:	d017      	beq.n	80095ba <__b2d+0x92>
 800958a:	f1c0 0c20 	rsb	ip, r0, #32
 800958e:	fa04 f500 	lsl.w	r5, r4, r0
 8009592:	42be      	cmp	r6, r7
 8009594:	fa21 f40c 	lsr.w	r4, r1, ip
 8009598:	ea45 0504 	orr.w	r5, r5, r4
 800959c:	bf8c      	ite	hi
 800959e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80095a2:	2400      	movls	r4, #0
 80095a4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80095a8:	fa01 f000 	lsl.w	r0, r1, r0
 80095ac:	fa24 f40c 	lsr.w	r4, r4, ip
 80095b0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80095b4:	ea40 0204 	orr.w	r2, r0, r4
 80095b8:	e7db      	b.n	8009572 <__b2d+0x4a>
 80095ba:	ea44 030c 	orr.w	r3, r4, ip
 80095be:	460a      	mov	r2, r1
 80095c0:	e7d7      	b.n	8009572 <__b2d+0x4a>
 80095c2:	bf00      	nop
 80095c4:	3ff00000 	.word	0x3ff00000

080095c8 <__d2b>:
 80095c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095cc:	4689      	mov	r9, r1
 80095ce:	2101      	movs	r1, #1
 80095d0:	ec57 6b10 	vmov	r6, r7, d0
 80095d4:	4690      	mov	r8, r2
 80095d6:	f7ff fc0f 	bl	8008df8 <_Balloc>
 80095da:	4604      	mov	r4, r0
 80095dc:	b930      	cbnz	r0, 80095ec <__d2b+0x24>
 80095de:	4602      	mov	r2, r0
 80095e0:	4b25      	ldr	r3, [pc, #148]	; (8009678 <__d2b+0xb0>)
 80095e2:	4826      	ldr	r0, [pc, #152]	; (800967c <__d2b+0xb4>)
 80095e4:	f240 310a 	movw	r1, #778	; 0x30a
 80095e8:	f000 fb0e 	bl	8009c08 <__assert_func>
 80095ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80095f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095f4:	bb35      	cbnz	r5, 8009644 <__d2b+0x7c>
 80095f6:	2e00      	cmp	r6, #0
 80095f8:	9301      	str	r3, [sp, #4]
 80095fa:	d028      	beq.n	800964e <__d2b+0x86>
 80095fc:	4668      	mov	r0, sp
 80095fe:	9600      	str	r6, [sp, #0]
 8009600:	f7ff fd10 	bl	8009024 <__lo0bits>
 8009604:	9900      	ldr	r1, [sp, #0]
 8009606:	b300      	cbz	r0, 800964a <__d2b+0x82>
 8009608:	9a01      	ldr	r2, [sp, #4]
 800960a:	f1c0 0320 	rsb	r3, r0, #32
 800960e:	fa02 f303 	lsl.w	r3, r2, r3
 8009612:	430b      	orrs	r3, r1
 8009614:	40c2      	lsrs	r2, r0
 8009616:	6163      	str	r3, [r4, #20]
 8009618:	9201      	str	r2, [sp, #4]
 800961a:	9b01      	ldr	r3, [sp, #4]
 800961c:	61a3      	str	r3, [r4, #24]
 800961e:	2b00      	cmp	r3, #0
 8009620:	bf14      	ite	ne
 8009622:	2202      	movne	r2, #2
 8009624:	2201      	moveq	r2, #1
 8009626:	6122      	str	r2, [r4, #16]
 8009628:	b1d5      	cbz	r5, 8009660 <__d2b+0x98>
 800962a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800962e:	4405      	add	r5, r0
 8009630:	f8c9 5000 	str.w	r5, [r9]
 8009634:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009638:	f8c8 0000 	str.w	r0, [r8]
 800963c:	4620      	mov	r0, r4
 800963e:	b003      	add	sp, #12
 8009640:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009648:	e7d5      	b.n	80095f6 <__d2b+0x2e>
 800964a:	6161      	str	r1, [r4, #20]
 800964c:	e7e5      	b.n	800961a <__d2b+0x52>
 800964e:	a801      	add	r0, sp, #4
 8009650:	f7ff fce8 	bl	8009024 <__lo0bits>
 8009654:	9b01      	ldr	r3, [sp, #4]
 8009656:	6163      	str	r3, [r4, #20]
 8009658:	2201      	movs	r2, #1
 800965a:	6122      	str	r2, [r4, #16]
 800965c:	3020      	adds	r0, #32
 800965e:	e7e3      	b.n	8009628 <__d2b+0x60>
 8009660:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009664:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009668:	f8c9 0000 	str.w	r0, [r9]
 800966c:	6918      	ldr	r0, [r3, #16]
 800966e:	f7ff fcb9 	bl	8008fe4 <__hi0bits>
 8009672:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009676:	e7df      	b.n	8009638 <__d2b+0x70>
 8009678:	0800ba2c 	.word	0x0800ba2c
 800967c:	0800babc 	.word	0x0800babc

08009680 <__ratio>:
 8009680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	4688      	mov	r8, r1
 8009686:	4669      	mov	r1, sp
 8009688:	4681      	mov	r9, r0
 800968a:	f7ff ff4d 	bl	8009528 <__b2d>
 800968e:	a901      	add	r1, sp, #4
 8009690:	4640      	mov	r0, r8
 8009692:	ec55 4b10 	vmov	r4, r5, d0
 8009696:	f7ff ff47 	bl	8009528 <__b2d>
 800969a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800969e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80096a2:	eba3 0c02 	sub.w	ip, r3, r2
 80096a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80096aa:	1a9b      	subs	r3, r3, r2
 80096ac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80096b0:	ec51 0b10 	vmov	r0, r1, d0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	bfd6      	itet	le
 80096b8:	460a      	movle	r2, r1
 80096ba:	462a      	movgt	r2, r5
 80096bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80096c0:	468b      	mov	fp, r1
 80096c2:	462f      	mov	r7, r5
 80096c4:	bfd4      	ite	le
 80096c6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80096ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80096ce:	4620      	mov	r0, r4
 80096d0:	ee10 2a10 	vmov	r2, s0
 80096d4:	465b      	mov	r3, fp
 80096d6:	4639      	mov	r1, r7
 80096d8:	f7f7 f8b8 	bl	800084c <__aeabi_ddiv>
 80096dc:	ec41 0b10 	vmov	d0, r0, r1
 80096e0:	b003      	add	sp, #12
 80096e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080096e6 <__copybits>:
 80096e6:	3901      	subs	r1, #1
 80096e8:	b570      	push	{r4, r5, r6, lr}
 80096ea:	1149      	asrs	r1, r1, #5
 80096ec:	6914      	ldr	r4, [r2, #16]
 80096ee:	3101      	adds	r1, #1
 80096f0:	f102 0314 	add.w	r3, r2, #20
 80096f4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80096f8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80096fc:	1f05      	subs	r5, r0, #4
 80096fe:	42a3      	cmp	r3, r4
 8009700:	d30c      	bcc.n	800971c <__copybits+0x36>
 8009702:	1aa3      	subs	r3, r4, r2
 8009704:	3b11      	subs	r3, #17
 8009706:	f023 0303 	bic.w	r3, r3, #3
 800970a:	3211      	adds	r2, #17
 800970c:	42a2      	cmp	r2, r4
 800970e:	bf88      	it	hi
 8009710:	2300      	movhi	r3, #0
 8009712:	4418      	add	r0, r3
 8009714:	2300      	movs	r3, #0
 8009716:	4288      	cmp	r0, r1
 8009718:	d305      	bcc.n	8009726 <__copybits+0x40>
 800971a:	bd70      	pop	{r4, r5, r6, pc}
 800971c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009720:	f845 6f04 	str.w	r6, [r5, #4]!
 8009724:	e7eb      	b.n	80096fe <__copybits+0x18>
 8009726:	f840 3b04 	str.w	r3, [r0], #4
 800972a:	e7f4      	b.n	8009716 <__copybits+0x30>

0800972c <__any_on>:
 800972c:	f100 0214 	add.w	r2, r0, #20
 8009730:	6900      	ldr	r0, [r0, #16]
 8009732:	114b      	asrs	r3, r1, #5
 8009734:	4298      	cmp	r0, r3
 8009736:	b510      	push	{r4, lr}
 8009738:	db11      	blt.n	800975e <__any_on+0x32>
 800973a:	dd0a      	ble.n	8009752 <__any_on+0x26>
 800973c:	f011 011f 	ands.w	r1, r1, #31
 8009740:	d007      	beq.n	8009752 <__any_on+0x26>
 8009742:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009746:	fa24 f001 	lsr.w	r0, r4, r1
 800974a:	fa00 f101 	lsl.w	r1, r0, r1
 800974e:	428c      	cmp	r4, r1
 8009750:	d10b      	bne.n	800976a <__any_on+0x3e>
 8009752:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009756:	4293      	cmp	r3, r2
 8009758:	d803      	bhi.n	8009762 <__any_on+0x36>
 800975a:	2000      	movs	r0, #0
 800975c:	bd10      	pop	{r4, pc}
 800975e:	4603      	mov	r3, r0
 8009760:	e7f7      	b.n	8009752 <__any_on+0x26>
 8009762:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009766:	2900      	cmp	r1, #0
 8009768:	d0f5      	beq.n	8009756 <__any_on+0x2a>
 800976a:	2001      	movs	r0, #1
 800976c:	e7f6      	b.n	800975c <__any_on+0x30>

0800976e <_calloc_r>:
 800976e:	b513      	push	{r0, r1, r4, lr}
 8009770:	434a      	muls	r2, r1
 8009772:	4611      	mov	r1, r2
 8009774:	9201      	str	r2, [sp, #4]
 8009776:	f000 f859 	bl	800982c <_malloc_r>
 800977a:	4604      	mov	r4, r0
 800977c:	b118      	cbz	r0, 8009786 <_calloc_r+0x18>
 800977e:	9a01      	ldr	r2, [sp, #4]
 8009780:	2100      	movs	r1, #0
 8009782:	f7fc fb59 	bl	8005e38 <memset>
 8009786:	4620      	mov	r0, r4
 8009788:	b002      	add	sp, #8
 800978a:	bd10      	pop	{r4, pc}

0800978c <_free_r>:
 800978c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800978e:	2900      	cmp	r1, #0
 8009790:	d048      	beq.n	8009824 <_free_r+0x98>
 8009792:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009796:	9001      	str	r0, [sp, #4]
 8009798:	2b00      	cmp	r3, #0
 800979a:	f1a1 0404 	sub.w	r4, r1, #4
 800979e:	bfb8      	it	lt
 80097a0:	18e4      	addlt	r4, r4, r3
 80097a2:	f000 fa7b 	bl	8009c9c <__malloc_lock>
 80097a6:	4a20      	ldr	r2, [pc, #128]	; (8009828 <_free_r+0x9c>)
 80097a8:	9801      	ldr	r0, [sp, #4]
 80097aa:	6813      	ldr	r3, [r2, #0]
 80097ac:	4615      	mov	r5, r2
 80097ae:	b933      	cbnz	r3, 80097be <_free_r+0x32>
 80097b0:	6063      	str	r3, [r4, #4]
 80097b2:	6014      	str	r4, [r2, #0]
 80097b4:	b003      	add	sp, #12
 80097b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097ba:	f000 ba75 	b.w	8009ca8 <__malloc_unlock>
 80097be:	42a3      	cmp	r3, r4
 80097c0:	d90b      	bls.n	80097da <_free_r+0x4e>
 80097c2:	6821      	ldr	r1, [r4, #0]
 80097c4:	1862      	adds	r2, r4, r1
 80097c6:	4293      	cmp	r3, r2
 80097c8:	bf04      	itt	eq
 80097ca:	681a      	ldreq	r2, [r3, #0]
 80097cc:	685b      	ldreq	r3, [r3, #4]
 80097ce:	6063      	str	r3, [r4, #4]
 80097d0:	bf04      	itt	eq
 80097d2:	1852      	addeq	r2, r2, r1
 80097d4:	6022      	streq	r2, [r4, #0]
 80097d6:	602c      	str	r4, [r5, #0]
 80097d8:	e7ec      	b.n	80097b4 <_free_r+0x28>
 80097da:	461a      	mov	r2, r3
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	b10b      	cbz	r3, 80097e4 <_free_r+0x58>
 80097e0:	42a3      	cmp	r3, r4
 80097e2:	d9fa      	bls.n	80097da <_free_r+0x4e>
 80097e4:	6811      	ldr	r1, [r2, #0]
 80097e6:	1855      	adds	r5, r2, r1
 80097e8:	42a5      	cmp	r5, r4
 80097ea:	d10b      	bne.n	8009804 <_free_r+0x78>
 80097ec:	6824      	ldr	r4, [r4, #0]
 80097ee:	4421      	add	r1, r4
 80097f0:	1854      	adds	r4, r2, r1
 80097f2:	42a3      	cmp	r3, r4
 80097f4:	6011      	str	r1, [r2, #0]
 80097f6:	d1dd      	bne.n	80097b4 <_free_r+0x28>
 80097f8:	681c      	ldr	r4, [r3, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	6053      	str	r3, [r2, #4]
 80097fe:	4421      	add	r1, r4
 8009800:	6011      	str	r1, [r2, #0]
 8009802:	e7d7      	b.n	80097b4 <_free_r+0x28>
 8009804:	d902      	bls.n	800980c <_free_r+0x80>
 8009806:	230c      	movs	r3, #12
 8009808:	6003      	str	r3, [r0, #0]
 800980a:	e7d3      	b.n	80097b4 <_free_r+0x28>
 800980c:	6825      	ldr	r5, [r4, #0]
 800980e:	1961      	adds	r1, r4, r5
 8009810:	428b      	cmp	r3, r1
 8009812:	bf04      	itt	eq
 8009814:	6819      	ldreq	r1, [r3, #0]
 8009816:	685b      	ldreq	r3, [r3, #4]
 8009818:	6063      	str	r3, [r4, #4]
 800981a:	bf04      	itt	eq
 800981c:	1949      	addeq	r1, r1, r5
 800981e:	6021      	streq	r1, [r4, #0]
 8009820:	6054      	str	r4, [r2, #4]
 8009822:	e7c7      	b.n	80097b4 <_free_r+0x28>
 8009824:	b003      	add	sp, #12
 8009826:	bd30      	pop	{r4, r5, pc}
 8009828:	200002bc 	.word	0x200002bc

0800982c <_malloc_r>:
 800982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982e:	1ccd      	adds	r5, r1, #3
 8009830:	f025 0503 	bic.w	r5, r5, #3
 8009834:	3508      	adds	r5, #8
 8009836:	2d0c      	cmp	r5, #12
 8009838:	bf38      	it	cc
 800983a:	250c      	movcc	r5, #12
 800983c:	2d00      	cmp	r5, #0
 800983e:	4606      	mov	r6, r0
 8009840:	db01      	blt.n	8009846 <_malloc_r+0x1a>
 8009842:	42a9      	cmp	r1, r5
 8009844:	d903      	bls.n	800984e <_malloc_r+0x22>
 8009846:	230c      	movs	r3, #12
 8009848:	6033      	str	r3, [r6, #0]
 800984a:	2000      	movs	r0, #0
 800984c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800984e:	f000 fa25 	bl	8009c9c <__malloc_lock>
 8009852:	4921      	ldr	r1, [pc, #132]	; (80098d8 <_malloc_r+0xac>)
 8009854:	680a      	ldr	r2, [r1, #0]
 8009856:	4614      	mov	r4, r2
 8009858:	b99c      	cbnz	r4, 8009882 <_malloc_r+0x56>
 800985a:	4f20      	ldr	r7, [pc, #128]	; (80098dc <_malloc_r+0xb0>)
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	b923      	cbnz	r3, 800986a <_malloc_r+0x3e>
 8009860:	4621      	mov	r1, r4
 8009862:	4630      	mov	r0, r6
 8009864:	f000 f9a0 	bl	8009ba8 <_sbrk_r>
 8009868:	6038      	str	r0, [r7, #0]
 800986a:	4629      	mov	r1, r5
 800986c:	4630      	mov	r0, r6
 800986e:	f000 f99b 	bl	8009ba8 <_sbrk_r>
 8009872:	1c43      	adds	r3, r0, #1
 8009874:	d123      	bne.n	80098be <_malloc_r+0x92>
 8009876:	230c      	movs	r3, #12
 8009878:	6033      	str	r3, [r6, #0]
 800987a:	4630      	mov	r0, r6
 800987c:	f000 fa14 	bl	8009ca8 <__malloc_unlock>
 8009880:	e7e3      	b.n	800984a <_malloc_r+0x1e>
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	1b5b      	subs	r3, r3, r5
 8009886:	d417      	bmi.n	80098b8 <_malloc_r+0x8c>
 8009888:	2b0b      	cmp	r3, #11
 800988a:	d903      	bls.n	8009894 <_malloc_r+0x68>
 800988c:	6023      	str	r3, [r4, #0]
 800988e:	441c      	add	r4, r3
 8009890:	6025      	str	r5, [r4, #0]
 8009892:	e004      	b.n	800989e <_malloc_r+0x72>
 8009894:	6863      	ldr	r3, [r4, #4]
 8009896:	42a2      	cmp	r2, r4
 8009898:	bf0c      	ite	eq
 800989a:	600b      	streq	r3, [r1, #0]
 800989c:	6053      	strne	r3, [r2, #4]
 800989e:	4630      	mov	r0, r6
 80098a0:	f000 fa02 	bl	8009ca8 <__malloc_unlock>
 80098a4:	f104 000b 	add.w	r0, r4, #11
 80098a8:	1d23      	adds	r3, r4, #4
 80098aa:	f020 0007 	bic.w	r0, r0, #7
 80098ae:	1ac2      	subs	r2, r0, r3
 80098b0:	d0cc      	beq.n	800984c <_malloc_r+0x20>
 80098b2:	1a1b      	subs	r3, r3, r0
 80098b4:	50a3      	str	r3, [r4, r2]
 80098b6:	e7c9      	b.n	800984c <_malloc_r+0x20>
 80098b8:	4622      	mov	r2, r4
 80098ba:	6864      	ldr	r4, [r4, #4]
 80098bc:	e7cc      	b.n	8009858 <_malloc_r+0x2c>
 80098be:	1cc4      	adds	r4, r0, #3
 80098c0:	f024 0403 	bic.w	r4, r4, #3
 80098c4:	42a0      	cmp	r0, r4
 80098c6:	d0e3      	beq.n	8009890 <_malloc_r+0x64>
 80098c8:	1a21      	subs	r1, r4, r0
 80098ca:	4630      	mov	r0, r6
 80098cc:	f000 f96c 	bl	8009ba8 <_sbrk_r>
 80098d0:	3001      	adds	r0, #1
 80098d2:	d1dd      	bne.n	8009890 <_malloc_r+0x64>
 80098d4:	e7cf      	b.n	8009876 <_malloc_r+0x4a>
 80098d6:	bf00      	nop
 80098d8:	200002bc 	.word	0x200002bc
 80098dc:	200002c0 	.word	0x200002c0

080098e0 <__ssputs_r>:
 80098e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e4:	688e      	ldr	r6, [r1, #8]
 80098e6:	429e      	cmp	r6, r3
 80098e8:	4682      	mov	sl, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	4690      	mov	r8, r2
 80098ee:	461f      	mov	r7, r3
 80098f0:	d838      	bhi.n	8009964 <__ssputs_r+0x84>
 80098f2:	898a      	ldrh	r2, [r1, #12]
 80098f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098f8:	d032      	beq.n	8009960 <__ssputs_r+0x80>
 80098fa:	6825      	ldr	r5, [r4, #0]
 80098fc:	6909      	ldr	r1, [r1, #16]
 80098fe:	eba5 0901 	sub.w	r9, r5, r1
 8009902:	6965      	ldr	r5, [r4, #20]
 8009904:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009908:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800990c:	3301      	adds	r3, #1
 800990e:	444b      	add	r3, r9
 8009910:	106d      	asrs	r5, r5, #1
 8009912:	429d      	cmp	r5, r3
 8009914:	bf38      	it	cc
 8009916:	461d      	movcc	r5, r3
 8009918:	0553      	lsls	r3, r2, #21
 800991a:	d531      	bpl.n	8009980 <__ssputs_r+0xa0>
 800991c:	4629      	mov	r1, r5
 800991e:	f7ff ff85 	bl	800982c <_malloc_r>
 8009922:	4606      	mov	r6, r0
 8009924:	b950      	cbnz	r0, 800993c <__ssputs_r+0x5c>
 8009926:	230c      	movs	r3, #12
 8009928:	f8ca 3000 	str.w	r3, [sl]
 800992c:	89a3      	ldrh	r3, [r4, #12]
 800992e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009932:	81a3      	strh	r3, [r4, #12]
 8009934:	f04f 30ff 	mov.w	r0, #4294967295
 8009938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800993c:	6921      	ldr	r1, [r4, #16]
 800993e:	464a      	mov	r2, r9
 8009940:	f7ff fa4c 	bl	8008ddc <memcpy>
 8009944:	89a3      	ldrh	r3, [r4, #12]
 8009946:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800994a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800994e:	81a3      	strh	r3, [r4, #12]
 8009950:	6126      	str	r6, [r4, #16]
 8009952:	6165      	str	r5, [r4, #20]
 8009954:	444e      	add	r6, r9
 8009956:	eba5 0509 	sub.w	r5, r5, r9
 800995a:	6026      	str	r6, [r4, #0]
 800995c:	60a5      	str	r5, [r4, #8]
 800995e:	463e      	mov	r6, r7
 8009960:	42be      	cmp	r6, r7
 8009962:	d900      	bls.n	8009966 <__ssputs_r+0x86>
 8009964:	463e      	mov	r6, r7
 8009966:	4632      	mov	r2, r6
 8009968:	6820      	ldr	r0, [r4, #0]
 800996a:	4641      	mov	r1, r8
 800996c:	f000 f97c 	bl	8009c68 <memmove>
 8009970:	68a3      	ldr	r3, [r4, #8]
 8009972:	6822      	ldr	r2, [r4, #0]
 8009974:	1b9b      	subs	r3, r3, r6
 8009976:	4432      	add	r2, r6
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	6022      	str	r2, [r4, #0]
 800997c:	2000      	movs	r0, #0
 800997e:	e7db      	b.n	8009938 <__ssputs_r+0x58>
 8009980:	462a      	mov	r2, r5
 8009982:	f000 f997 	bl	8009cb4 <_realloc_r>
 8009986:	4606      	mov	r6, r0
 8009988:	2800      	cmp	r0, #0
 800998a:	d1e1      	bne.n	8009950 <__ssputs_r+0x70>
 800998c:	6921      	ldr	r1, [r4, #16]
 800998e:	4650      	mov	r0, sl
 8009990:	f7ff fefc 	bl	800978c <_free_r>
 8009994:	e7c7      	b.n	8009926 <__ssputs_r+0x46>
	...

08009998 <_svfiprintf_r>:
 8009998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999c:	4698      	mov	r8, r3
 800999e:	898b      	ldrh	r3, [r1, #12]
 80099a0:	061b      	lsls	r3, r3, #24
 80099a2:	b09d      	sub	sp, #116	; 0x74
 80099a4:	4607      	mov	r7, r0
 80099a6:	460d      	mov	r5, r1
 80099a8:	4614      	mov	r4, r2
 80099aa:	d50e      	bpl.n	80099ca <_svfiprintf_r+0x32>
 80099ac:	690b      	ldr	r3, [r1, #16]
 80099ae:	b963      	cbnz	r3, 80099ca <_svfiprintf_r+0x32>
 80099b0:	2140      	movs	r1, #64	; 0x40
 80099b2:	f7ff ff3b 	bl	800982c <_malloc_r>
 80099b6:	6028      	str	r0, [r5, #0]
 80099b8:	6128      	str	r0, [r5, #16]
 80099ba:	b920      	cbnz	r0, 80099c6 <_svfiprintf_r+0x2e>
 80099bc:	230c      	movs	r3, #12
 80099be:	603b      	str	r3, [r7, #0]
 80099c0:	f04f 30ff 	mov.w	r0, #4294967295
 80099c4:	e0d1      	b.n	8009b6a <_svfiprintf_r+0x1d2>
 80099c6:	2340      	movs	r3, #64	; 0x40
 80099c8:	616b      	str	r3, [r5, #20]
 80099ca:	2300      	movs	r3, #0
 80099cc:	9309      	str	r3, [sp, #36]	; 0x24
 80099ce:	2320      	movs	r3, #32
 80099d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80099d8:	2330      	movs	r3, #48	; 0x30
 80099da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009b84 <_svfiprintf_r+0x1ec>
 80099de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099e2:	f04f 0901 	mov.w	r9, #1
 80099e6:	4623      	mov	r3, r4
 80099e8:	469a      	mov	sl, r3
 80099ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ee:	b10a      	cbz	r2, 80099f4 <_svfiprintf_r+0x5c>
 80099f0:	2a25      	cmp	r2, #37	; 0x25
 80099f2:	d1f9      	bne.n	80099e8 <_svfiprintf_r+0x50>
 80099f4:	ebba 0b04 	subs.w	fp, sl, r4
 80099f8:	d00b      	beq.n	8009a12 <_svfiprintf_r+0x7a>
 80099fa:	465b      	mov	r3, fp
 80099fc:	4622      	mov	r2, r4
 80099fe:	4629      	mov	r1, r5
 8009a00:	4638      	mov	r0, r7
 8009a02:	f7ff ff6d 	bl	80098e0 <__ssputs_r>
 8009a06:	3001      	adds	r0, #1
 8009a08:	f000 80aa 	beq.w	8009b60 <_svfiprintf_r+0x1c8>
 8009a0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a0e:	445a      	add	r2, fp
 8009a10:	9209      	str	r2, [sp, #36]	; 0x24
 8009a12:	f89a 3000 	ldrb.w	r3, [sl]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 80a2 	beq.w	8009b60 <_svfiprintf_r+0x1c8>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a26:	f10a 0a01 	add.w	sl, sl, #1
 8009a2a:	9304      	str	r3, [sp, #16]
 8009a2c:	9307      	str	r3, [sp, #28]
 8009a2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a32:	931a      	str	r3, [sp, #104]	; 0x68
 8009a34:	4654      	mov	r4, sl
 8009a36:	2205      	movs	r2, #5
 8009a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a3c:	4851      	ldr	r0, [pc, #324]	; (8009b84 <_svfiprintf_r+0x1ec>)
 8009a3e:	f7f6 fbcf 	bl	80001e0 <memchr>
 8009a42:	9a04      	ldr	r2, [sp, #16]
 8009a44:	b9d8      	cbnz	r0, 8009a7e <_svfiprintf_r+0xe6>
 8009a46:	06d0      	lsls	r0, r2, #27
 8009a48:	bf44      	itt	mi
 8009a4a:	2320      	movmi	r3, #32
 8009a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a50:	0711      	lsls	r1, r2, #28
 8009a52:	bf44      	itt	mi
 8009a54:	232b      	movmi	r3, #43	; 0x2b
 8009a56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a5e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a60:	d015      	beq.n	8009a8e <_svfiprintf_r+0xf6>
 8009a62:	9a07      	ldr	r2, [sp, #28]
 8009a64:	4654      	mov	r4, sl
 8009a66:	2000      	movs	r0, #0
 8009a68:	f04f 0c0a 	mov.w	ip, #10
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a72:	3b30      	subs	r3, #48	; 0x30
 8009a74:	2b09      	cmp	r3, #9
 8009a76:	d94e      	bls.n	8009b16 <_svfiprintf_r+0x17e>
 8009a78:	b1b0      	cbz	r0, 8009aa8 <_svfiprintf_r+0x110>
 8009a7a:	9207      	str	r2, [sp, #28]
 8009a7c:	e014      	b.n	8009aa8 <_svfiprintf_r+0x110>
 8009a7e:	eba0 0308 	sub.w	r3, r0, r8
 8009a82:	fa09 f303 	lsl.w	r3, r9, r3
 8009a86:	4313      	orrs	r3, r2
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	46a2      	mov	sl, r4
 8009a8c:	e7d2      	b.n	8009a34 <_svfiprintf_r+0x9c>
 8009a8e:	9b03      	ldr	r3, [sp, #12]
 8009a90:	1d19      	adds	r1, r3, #4
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	9103      	str	r1, [sp, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	bfbb      	ittet	lt
 8009a9a:	425b      	neglt	r3, r3
 8009a9c:	f042 0202 	orrlt.w	r2, r2, #2
 8009aa0:	9307      	strge	r3, [sp, #28]
 8009aa2:	9307      	strlt	r3, [sp, #28]
 8009aa4:	bfb8      	it	lt
 8009aa6:	9204      	strlt	r2, [sp, #16]
 8009aa8:	7823      	ldrb	r3, [r4, #0]
 8009aaa:	2b2e      	cmp	r3, #46	; 0x2e
 8009aac:	d10c      	bne.n	8009ac8 <_svfiprintf_r+0x130>
 8009aae:	7863      	ldrb	r3, [r4, #1]
 8009ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ab2:	d135      	bne.n	8009b20 <_svfiprintf_r+0x188>
 8009ab4:	9b03      	ldr	r3, [sp, #12]
 8009ab6:	1d1a      	adds	r2, r3, #4
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	9203      	str	r2, [sp, #12]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	bfb8      	it	lt
 8009ac0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ac4:	3402      	adds	r4, #2
 8009ac6:	9305      	str	r3, [sp, #20]
 8009ac8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b94 <_svfiprintf_r+0x1fc>
 8009acc:	7821      	ldrb	r1, [r4, #0]
 8009ace:	2203      	movs	r2, #3
 8009ad0:	4650      	mov	r0, sl
 8009ad2:	f7f6 fb85 	bl	80001e0 <memchr>
 8009ad6:	b140      	cbz	r0, 8009aea <_svfiprintf_r+0x152>
 8009ad8:	2340      	movs	r3, #64	; 0x40
 8009ada:	eba0 000a 	sub.w	r0, r0, sl
 8009ade:	fa03 f000 	lsl.w	r0, r3, r0
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	4303      	orrs	r3, r0
 8009ae6:	3401      	adds	r4, #1
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aee:	4826      	ldr	r0, [pc, #152]	; (8009b88 <_svfiprintf_r+0x1f0>)
 8009af0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009af4:	2206      	movs	r2, #6
 8009af6:	f7f6 fb73 	bl	80001e0 <memchr>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d038      	beq.n	8009b70 <_svfiprintf_r+0x1d8>
 8009afe:	4b23      	ldr	r3, [pc, #140]	; (8009b8c <_svfiprintf_r+0x1f4>)
 8009b00:	bb1b      	cbnz	r3, 8009b4a <_svfiprintf_r+0x1b2>
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	3307      	adds	r3, #7
 8009b06:	f023 0307 	bic.w	r3, r3, #7
 8009b0a:	3308      	adds	r3, #8
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	4433      	add	r3, r6
 8009b12:	9309      	str	r3, [sp, #36]	; 0x24
 8009b14:	e767      	b.n	80099e6 <_svfiprintf_r+0x4e>
 8009b16:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	2001      	movs	r0, #1
 8009b1e:	e7a5      	b.n	8009a6c <_svfiprintf_r+0xd4>
 8009b20:	2300      	movs	r3, #0
 8009b22:	3401      	adds	r4, #1
 8009b24:	9305      	str	r3, [sp, #20]
 8009b26:	4619      	mov	r1, r3
 8009b28:	f04f 0c0a 	mov.w	ip, #10
 8009b2c:	4620      	mov	r0, r4
 8009b2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b32:	3a30      	subs	r2, #48	; 0x30
 8009b34:	2a09      	cmp	r2, #9
 8009b36:	d903      	bls.n	8009b40 <_svfiprintf_r+0x1a8>
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d0c5      	beq.n	8009ac8 <_svfiprintf_r+0x130>
 8009b3c:	9105      	str	r1, [sp, #20]
 8009b3e:	e7c3      	b.n	8009ac8 <_svfiprintf_r+0x130>
 8009b40:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b44:	4604      	mov	r4, r0
 8009b46:	2301      	movs	r3, #1
 8009b48:	e7f0      	b.n	8009b2c <_svfiprintf_r+0x194>
 8009b4a:	ab03      	add	r3, sp, #12
 8009b4c:	9300      	str	r3, [sp, #0]
 8009b4e:	462a      	mov	r2, r5
 8009b50:	4b0f      	ldr	r3, [pc, #60]	; (8009b90 <_svfiprintf_r+0x1f8>)
 8009b52:	a904      	add	r1, sp, #16
 8009b54:	4638      	mov	r0, r7
 8009b56:	f7fc fa17 	bl	8005f88 <_printf_float>
 8009b5a:	1c42      	adds	r2, r0, #1
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	d1d6      	bne.n	8009b0e <_svfiprintf_r+0x176>
 8009b60:	89ab      	ldrh	r3, [r5, #12]
 8009b62:	065b      	lsls	r3, r3, #25
 8009b64:	f53f af2c 	bmi.w	80099c0 <_svfiprintf_r+0x28>
 8009b68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b6a:	b01d      	add	sp, #116	; 0x74
 8009b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b70:	ab03      	add	r3, sp, #12
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	462a      	mov	r2, r5
 8009b76:	4b06      	ldr	r3, [pc, #24]	; (8009b90 <_svfiprintf_r+0x1f8>)
 8009b78:	a904      	add	r1, sp, #16
 8009b7a:	4638      	mov	r0, r7
 8009b7c:	f7fc fca8 	bl	80064d0 <_printf_i>
 8009b80:	e7eb      	b.n	8009b5a <_svfiprintf_r+0x1c2>
 8009b82:	bf00      	nop
 8009b84:	0800bc1c 	.word	0x0800bc1c
 8009b88:	0800bc26 	.word	0x0800bc26
 8009b8c:	08005f89 	.word	0x08005f89
 8009b90:	080098e1 	.word	0x080098e1
 8009b94:	0800bc22 	.word	0x0800bc22

08009b98 <nan>:
 8009b98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009ba0 <nan+0x8>
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop
 8009ba0:	00000000 	.word	0x00000000
 8009ba4:	7ff80000 	.word	0x7ff80000

08009ba8 <_sbrk_r>:
 8009ba8:	b538      	push	{r3, r4, r5, lr}
 8009baa:	4d06      	ldr	r5, [pc, #24]	; (8009bc4 <_sbrk_r+0x1c>)
 8009bac:	2300      	movs	r3, #0
 8009bae:	4604      	mov	r4, r0
 8009bb0:	4608      	mov	r0, r1
 8009bb2:	602b      	str	r3, [r5, #0]
 8009bb4:	f7f8 fff4 	bl	8002ba0 <_sbrk>
 8009bb8:	1c43      	adds	r3, r0, #1
 8009bba:	d102      	bne.n	8009bc2 <_sbrk_r+0x1a>
 8009bbc:	682b      	ldr	r3, [r5, #0]
 8009bbe:	b103      	cbz	r3, 8009bc2 <_sbrk_r+0x1a>
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	bd38      	pop	{r3, r4, r5, pc}
 8009bc4:	200004d8 	.word	0x200004d8

08009bc8 <strncmp>:
 8009bc8:	b510      	push	{r4, lr}
 8009bca:	b16a      	cbz	r2, 8009be8 <strncmp+0x20>
 8009bcc:	3901      	subs	r1, #1
 8009bce:	1884      	adds	r4, r0, r2
 8009bd0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009bd4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d103      	bne.n	8009be4 <strncmp+0x1c>
 8009bdc:	42a0      	cmp	r0, r4
 8009bde:	d001      	beq.n	8009be4 <strncmp+0x1c>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1f5      	bne.n	8009bd0 <strncmp+0x8>
 8009be4:	1a98      	subs	r0, r3, r2
 8009be6:	bd10      	pop	{r4, pc}
 8009be8:	4610      	mov	r0, r2
 8009bea:	e7fc      	b.n	8009be6 <strncmp+0x1e>

08009bec <__ascii_wctomb>:
 8009bec:	b149      	cbz	r1, 8009c02 <__ascii_wctomb+0x16>
 8009bee:	2aff      	cmp	r2, #255	; 0xff
 8009bf0:	bf85      	ittet	hi
 8009bf2:	238a      	movhi	r3, #138	; 0x8a
 8009bf4:	6003      	strhi	r3, [r0, #0]
 8009bf6:	700a      	strbls	r2, [r1, #0]
 8009bf8:	f04f 30ff 	movhi.w	r0, #4294967295
 8009bfc:	bf98      	it	ls
 8009bfe:	2001      	movls	r0, #1
 8009c00:	4770      	bx	lr
 8009c02:	4608      	mov	r0, r1
 8009c04:	4770      	bx	lr
	...

08009c08 <__assert_func>:
 8009c08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c0a:	4614      	mov	r4, r2
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <__assert_func+0x2c>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4605      	mov	r5, r0
 8009c14:	68d8      	ldr	r0, [r3, #12]
 8009c16:	b14c      	cbz	r4, 8009c2c <__assert_func+0x24>
 8009c18:	4b07      	ldr	r3, [pc, #28]	; (8009c38 <__assert_func+0x30>)
 8009c1a:	9100      	str	r1, [sp, #0]
 8009c1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c20:	4906      	ldr	r1, [pc, #24]	; (8009c3c <__assert_func+0x34>)
 8009c22:	462b      	mov	r3, r5
 8009c24:	f000 f80e 	bl	8009c44 <fiprintf>
 8009c28:	f000 fa84 	bl	800a134 <abort>
 8009c2c:	4b04      	ldr	r3, [pc, #16]	; (8009c40 <__assert_func+0x38>)
 8009c2e:	461c      	mov	r4, r3
 8009c30:	e7f3      	b.n	8009c1a <__assert_func+0x12>
 8009c32:	bf00      	nop
 8009c34:	200000bc 	.word	0x200000bc
 8009c38:	0800bc2d 	.word	0x0800bc2d
 8009c3c:	0800bc3a 	.word	0x0800bc3a
 8009c40:	0800bc68 	.word	0x0800bc68

08009c44 <fiprintf>:
 8009c44:	b40e      	push	{r1, r2, r3}
 8009c46:	b503      	push	{r0, r1, lr}
 8009c48:	4601      	mov	r1, r0
 8009c4a:	ab03      	add	r3, sp, #12
 8009c4c:	4805      	ldr	r0, [pc, #20]	; (8009c64 <fiprintf+0x20>)
 8009c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c52:	6800      	ldr	r0, [r0, #0]
 8009c54:	9301      	str	r3, [sp, #4]
 8009c56:	f000 f87d 	bl	8009d54 <_vfiprintf_r>
 8009c5a:	b002      	add	sp, #8
 8009c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c60:	b003      	add	sp, #12
 8009c62:	4770      	bx	lr
 8009c64:	200000bc 	.word	0x200000bc

08009c68 <memmove>:
 8009c68:	4288      	cmp	r0, r1
 8009c6a:	b510      	push	{r4, lr}
 8009c6c:	eb01 0402 	add.w	r4, r1, r2
 8009c70:	d902      	bls.n	8009c78 <memmove+0x10>
 8009c72:	4284      	cmp	r4, r0
 8009c74:	4623      	mov	r3, r4
 8009c76:	d807      	bhi.n	8009c88 <memmove+0x20>
 8009c78:	1e43      	subs	r3, r0, #1
 8009c7a:	42a1      	cmp	r1, r4
 8009c7c:	d008      	beq.n	8009c90 <memmove+0x28>
 8009c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c86:	e7f8      	b.n	8009c7a <memmove+0x12>
 8009c88:	4402      	add	r2, r0
 8009c8a:	4601      	mov	r1, r0
 8009c8c:	428a      	cmp	r2, r1
 8009c8e:	d100      	bne.n	8009c92 <memmove+0x2a>
 8009c90:	bd10      	pop	{r4, pc}
 8009c92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c9a:	e7f7      	b.n	8009c8c <memmove+0x24>

08009c9c <__malloc_lock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	; (8009ca4 <__malloc_lock+0x8>)
 8009c9e:	f000 bc09 	b.w	800a4b4 <__retarget_lock_acquire_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	200004e0 	.word	0x200004e0

08009ca8 <__malloc_unlock>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	; (8009cb0 <__malloc_unlock+0x8>)
 8009caa:	f000 bc04 	b.w	800a4b6 <__retarget_lock_release_recursive>
 8009cae:	bf00      	nop
 8009cb0:	200004e0 	.word	0x200004e0

08009cb4 <_realloc_r>:
 8009cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb6:	4607      	mov	r7, r0
 8009cb8:	4614      	mov	r4, r2
 8009cba:	460e      	mov	r6, r1
 8009cbc:	b921      	cbnz	r1, 8009cc8 <_realloc_r+0x14>
 8009cbe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009cc2:	4611      	mov	r1, r2
 8009cc4:	f7ff bdb2 	b.w	800982c <_malloc_r>
 8009cc8:	b922      	cbnz	r2, 8009cd4 <_realloc_r+0x20>
 8009cca:	f7ff fd5f 	bl	800978c <_free_r>
 8009cce:	4625      	mov	r5, r4
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cd4:	f000 fc54 	bl	800a580 <_malloc_usable_size_r>
 8009cd8:	42a0      	cmp	r0, r4
 8009cda:	d20f      	bcs.n	8009cfc <_realloc_r+0x48>
 8009cdc:	4621      	mov	r1, r4
 8009cde:	4638      	mov	r0, r7
 8009ce0:	f7ff fda4 	bl	800982c <_malloc_r>
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d0f2      	beq.n	8009cd0 <_realloc_r+0x1c>
 8009cea:	4631      	mov	r1, r6
 8009cec:	4622      	mov	r2, r4
 8009cee:	f7ff f875 	bl	8008ddc <memcpy>
 8009cf2:	4631      	mov	r1, r6
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	f7ff fd49 	bl	800978c <_free_r>
 8009cfa:	e7e9      	b.n	8009cd0 <_realloc_r+0x1c>
 8009cfc:	4635      	mov	r5, r6
 8009cfe:	e7e7      	b.n	8009cd0 <_realloc_r+0x1c>

08009d00 <__sfputc_r>:
 8009d00:	6893      	ldr	r3, [r2, #8]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	b410      	push	{r4}
 8009d08:	6093      	str	r3, [r2, #8]
 8009d0a:	da08      	bge.n	8009d1e <__sfputc_r+0x1e>
 8009d0c:	6994      	ldr	r4, [r2, #24]
 8009d0e:	42a3      	cmp	r3, r4
 8009d10:	db01      	blt.n	8009d16 <__sfputc_r+0x16>
 8009d12:	290a      	cmp	r1, #10
 8009d14:	d103      	bne.n	8009d1e <__sfputc_r+0x1e>
 8009d16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d1a:	f000 b94b 	b.w	8009fb4 <__swbuf_r>
 8009d1e:	6813      	ldr	r3, [r2, #0]
 8009d20:	1c58      	adds	r0, r3, #1
 8009d22:	6010      	str	r0, [r2, #0]
 8009d24:	7019      	strb	r1, [r3, #0]
 8009d26:	4608      	mov	r0, r1
 8009d28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <__sfputs_r>:
 8009d2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d30:	4606      	mov	r6, r0
 8009d32:	460f      	mov	r7, r1
 8009d34:	4614      	mov	r4, r2
 8009d36:	18d5      	adds	r5, r2, r3
 8009d38:	42ac      	cmp	r4, r5
 8009d3a:	d101      	bne.n	8009d40 <__sfputs_r+0x12>
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	e007      	b.n	8009d50 <__sfputs_r+0x22>
 8009d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d44:	463a      	mov	r2, r7
 8009d46:	4630      	mov	r0, r6
 8009d48:	f7ff ffda 	bl	8009d00 <__sfputc_r>
 8009d4c:	1c43      	adds	r3, r0, #1
 8009d4e:	d1f3      	bne.n	8009d38 <__sfputs_r+0xa>
 8009d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d54 <_vfiprintf_r>:
 8009d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d58:	460d      	mov	r5, r1
 8009d5a:	b09d      	sub	sp, #116	; 0x74
 8009d5c:	4614      	mov	r4, r2
 8009d5e:	4698      	mov	r8, r3
 8009d60:	4606      	mov	r6, r0
 8009d62:	b118      	cbz	r0, 8009d6c <_vfiprintf_r+0x18>
 8009d64:	6983      	ldr	r3, [r0, #24]
 8009d66:	b90b      	cbnz	r3, 8009d6c <_vfiprintf_r+0x18>
 8009d68:	f000 fb06 	bl	800a378 <__sinit>
 8009d6c:	4b89      	ldr	r3, [pc, #548]	; (8009f94 <_vfiprintf_r+0x240>)
 8009d6e:	429d      	cmp	r5, r3
 8009d70:	d11b      	bne.n	8009daa <_vfiprintf_r+0x56>
 8009d72:	6875      	ldr	r5, [r6, #4]
 8009d74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d76:	07d9      	lsls	r1, r3, #31
 8009d78:	d405      	bmi.n	8009d86 <_vfiprintf_r+0x32>
 8009d7a:	89ab      	ldrh	r3, [r5, #12]
 8009d7c:	059a      	lsls	r2, r3, #22
 8009d7e:	d402      	bmi.n	8009d86 <_vfiprintf_r+0x32>
 8009d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d82:	f000 fb97 	bl	800a4b4 <__retarget_lock_acquire_recursive>
 8009d86:	89ab      	ldrh	r3, [r5, #12]
 8009d88:	071b      	lsls	r3, r3, #28
 8009d8a:	d501      	bpl.n	8009d90 <_vfiprintf_r+0x3c>
 8009d8c:	692b      	ldr	r3, [r5, #16]
 8009d8e:	b9eb      	cbnz	r3, 8009dcc <_vfiprintf_r+0x78>
 8009d90:	4629      	mov	r1, r5
 8009d92:	4630      	mov	r0, r6
 8009d94:	f000 f960 	bl	800a058 <__swsetup_r>
 8009d98:	b1c0      	cbz	r0, 8009dcc <_vfiprintf_r+0x78>
 8009d9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d9c:	07dc      	lsls	r4, r3, #31
 8009d9e:	d50e      	bpl.n	8009dbe <_vfiprintf_r+0x6a>
 8009da0:	f04f 30ff 	mov.w	r0, #4294967295
 8009da4:	b01d      	add	sp, #116	; 0x74
 8009da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009daa:	4b7b      	ldr	r3, [pc, #492]	; (8009f98 <_vfiprintf_r+0x244>)
 8009dac:	429d      	cmp	r5, r3
 8009dae:	d101      	bne.n	8009db4 <_vfiprintf_r+0x60>
 8009db0:	68b5      	ldr	r5, [r6, #8]
 8009db2:	e7df      	b.n	8009d74 <_vfiprintf_r+0x20>
 8009db4:	4b79      	ldr	r3, [pc, #484]	; (8009f9c <_vfiprintf_r+0x248>)
 8009db6:	429d      	cmp	r5, r3
 8009db8:	bf08      	it	eq
 8009dba:	68f5      	ldreq	r5, [r6, #12]
 8009dbc:	e7da      	b.n	8009d74 <_vfiprintf_r+0x20>
 8009dbe:	89ab      	ldrh	r3, [r5, #12]
 8009dc0:	0598      	lsls	r0, r3, #22
 8009dc2:	d4ed      	bmi.n	8009da0 <_vfiprintf_r+0x4c>
 8009dc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dc6:	f000 fb76 	bl	800a4b6 <__retarget_lock_release_recursive>
 8009dca:	e7e9      	b.n	8009da0 <_vfiprintf_r+0x4c>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	9309      	str	r3, [sp, #36]	; 0x24
 8009dd0:	2320      	movs	r3, #32
 8009dd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009dd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dda:	2330      	movs	r3, #48	; 0x30
 8009ddc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009fa0 <_vfiprintf_r+0x24c>
 8009de0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009de4:	f04f 0901 	mov.w	r9, #1
 8009de8:	4623      	mov	r3, r4
 8009dea:	469a      	mov	sl, r3
 8009dec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009df0:	b10a      	cbz	r2, 8009df6 <_vfiprintf_r+0xa2>
 8009df2:	2a25      	cmp	r2, #37	; 0x25
 8009df4:	d1f9      	bne.n	8009dea <_vfiprintf_r+0x96>
 8009df6:	ebba 0b04 	subs.w	fp, sl, r4
 8009dfa:	d00b      	beq.n	8009e14 <_vfiprintf_r+0xc0>
 8009dfc:	465b      	mov	r3, fp
 8009dfe:	4622      	mov	r2, r4
 8009e00:	4629      	mov	r1, r5
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7ff ff93 	bl	8009d2e <__sfputs_r>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	f000 80aa 	beq.w	8009f62 <_vfiprintf_r+0x20e>
 8009e0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e10:	445a      	add	r2, fp
 8009e12:	9209      	str	r2, [sp, #36]	; 0x24
 8009e14:	f89a 3000 	ldrb.w	r3, [sl]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f000 80a2 	beq.w	8009f62 <_vfiprintf_r+0x20e>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f04f 32ff 	mov.w	r2, #4294967295
 8009e24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e28:	f10a 0a01 	add.w	sl, sl, #1
 8009e2c:	9304      	str	r3, [sp, #16]
 8009e2e:	9307      	str	r3, [sp, #28]
 8009e30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e34:	931a      	str	r3, [sp, #104]	; 0x68
 8009e36:	4654      	mov	r4, sl
 8009e38:	2205      	movs	r2, #5
 8009e3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e3e:	4858      	ldr	r0, [pc, #352]	; (8009fa0 <_vfiprintf_r+0x24c>)
 8009e40:	f7f6 f9ce 	bl	80001e0 <memchr>
 8009e44:	9a04      	ldr	r2, [sp, #16]
 8009e46:	b9d8      	cbnz	r0, 8009e80 <_vfiprintf_r+0x12c>
 8009e48:	06d1      	lsls	r1, r2, #27
 8009e4a:	bf44      	itt	mi
 8009e4c:	2320      	movmi	r3, #32
 8009e4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e52:	0713      	lsls	r3, r2, #28
 8009e54:	bf44      	itt	mi
 8009e56:	232b      	movmi	r3, #43	; 0x2b
 8009e58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e60:	2b2a      	cmp	r3, #42	; 0x2a
 8009e62:	d015      	beq.n	8009e90 <_vfiprintf_r+0x13c>
 8009e64:	9a07      	ldr	r2, [sp, #28]
 8009e66:	4654      	mov	r4, sl
 8009e68:	2000      	movs	r0, #0
 8009e6a:	f04f 0c0a 	mov.w	ip, #10
 8009e6e:	4621      	mov	r1, r4
 8009e70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e74:	3b30      	subs	r3, #48	; 0x30
 8009e76:	2b09      	cmp	r3, #9
 8009e78:	d94e      	bls.n	8009f18 <_vfiprintf_r+0x1c4>
 8009e7a:	b1b0      	cbz	r0, 8009eaa <_vfiprintf_r+0x156>
 8009e7c:	9207      	str	r2, [sp, #28]
 8009e7e:	e014      	b.n	8009eaa <_vfiprintf_r+0x156>
 8009e80:	eba0 0308 	sub.w	r3, r0, r8
 8009e84:	fa09 f303 	lsl.w	r3, r9, r3
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	9304      	str	r3, [sp, #16]
 8009e8c:	46a2      	mov	sl, r4
 8009e8e:	e7d2      	b.n	8009e36 <_vfiprintf_r+0xe2>
 8009e90:	9b03      	ldr	r3, [sp, #12]
 8009e92:	1d19      	adds	r1, r3, #4
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	9103      	str	r1, [sp, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	bfbb      	ittet	lt
 8009e9c:	425b      	neglt	r3, r3
 8009e9e:	f042 0202 	orrlt.w	r2, r2, #2
 8009ea2:	9307      	strge	r3, [sp, #28]
 8009ea4:	9307      	strlt	r3, [sp, #28]
 8009ea6:	bfb8      	it	lt
 8009ea8:	9204      	strlt	r2, [sp, #16]
 8009eaa:	7823      	ldrb	r3, [r4, #0]
 8009eac:	2b2e      	cmp	r3, #46	; 0x2e
 8009eae:	d10c      	bne.n	8009eca <_vfiprintf_r+0x176>
 8009eb0:	7863      	ldrb	r3, [r4, #1]
 8009eb2:	2b2a      	cmp	r3, #42	; 0x2a
 8009eb4:	d135      	bne.n	8009f22 <_vfiprintf_r+0x1ce>
 8009eb6:	9b03      	ldr	r3, [sp, #12]
 8009eb8:	1d1a      	adds	r2, r3, #4
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	9203      	str	r2, [sp, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	bfb8      	it	lt
 8009ec2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ec6:	3402      	adds	r4, #2
 8009ec8:	9305      	str	r3, [sp, #20]
 8009eca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009fb0 <_vfiprintf_r+0x25c>
 8009ece:	7821      	ldrb	r1, [r4, #0]
 8009ed0:	2203      	movs	r2, #3
 8009ed2:	4650      	mov	r0, sl
 8009ed4:	f7f6 f984 	bl	80001e0 <memchr>
 8009ed8:	b140      	cbz	r0, 8009eec <_vfiprintf_r+0x198>
 8009eda:	2340      	movs	r3, #64	; 0x40
 8009edc:	eba0 000a 	sub.w	r0, r0, sl
 8009ee0:	fa03 f000 	lsl.w	r0, r3, r0
 8009ee4:	9b04      	ldr	r3, [sp, #16]
 8009ee6:	4303      	orrs	r3, r0
 8009ee8:	3401      	adds	r4, #1
 8009eea:	9304      	str	r3, [sp, #16]
 8009eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ef0:	482c      	ldr	r0, [pc, #176]	; (8009fa4 <_vfiprintf_r+0x250>)
 8009ef2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ef6:	2206      	movs	r2, #6
 8009ef8:	f7f6 f972 	bl	80001e0 <memchr>
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d03f      	beq.n	8009f80 <_vfiprintf_r+0x22c>
 8009f00:	4b29      	ldr	r3, [pc, #164]	; (8009fa8 <_vfiprintf_r+0x254>)
 8009f02:	bb1b      	cbnz	r3, 8009f4c <_vfiprintf_r+0x1f8>
 8009f04:	9b03      	ldr	r3, [sp, #12]
 8009f06:	3307      	adds	r3, #7
 8009f08:	f023 0307 	bic.w	r3, r3, #7
 8009f0c:	3308      	adds	r3, #8
 8009f0e:	9303      	str	r3, [sp, #12]
 8009f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f12:	443b      	add	r3, r7
 8009f14:	9309      	str	r3, [sp, #36]	; 0x24
 8009f16:	e767      	b.n	8009de8 <_vfiprintf_r+0x94>
 8009f18:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f1c:	460c      	mov	r4, r1
 8009f1e:	2001      	movs	r0, #1
 8009f20:	e7a5      	b.n	8009e6e <_vfiprintf_r+0x11a>
 8009f22:	2300      	movs	r3, #0
 8009f24:	3401      	adds	r4, #1
 8009f26:	9305      	str	r3, [sp, #20]
 8009f28:	4619      	mov	r1, r3
 8009f2a:	f04f 0c0a 	mov.w	ip, #10
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f34:	3a30      	subs	r2, #48	; 0x30
 8009f36:	2a09      	cmp	r2, #9
 8009f38:	d903      	bls.n	8009f42 <_vfiprintf_r+0x1ee>
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d0c5      	beq.n	8009eca <_vfiprintf_r+0x176>
 8009f3e:	9105      	str	r1, [sp, #20]
 8009f40:	e7c3      	b.n	8009eca <_vfiprintf_r+0x176>
 8009f42:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f46:	4604      	mov	r4, r0
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e7f0      	b.n	8009f2e <_vfiprintf_r+0x1da>
 8009f4c:	ab03      	add	r3, sp, #12
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	462a      	mov	r2, r5
 8009f52:	4b16      	ldr	r3, [pc, #88]	; (8009fac <_vfiprintf_r+0x258>)
 8009f54:	a904      	add	r1, sp, #16
 8009f56:	4630      	mov	r0, r6
 8009f58:	f7fc f816 	bl	8005f88 <_printf_float>
 8009f5c:	4607      	mov	r7, r0
 8009f5e:	1c78      	adds	r0, r7, #1
 8009f60:	d1d6      	bne.n	8009f10 <_vfiprintf_r+0x1bc>
 8009f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f64:	07d9      	lsls	r1, r3, #31
 8009f66:	d405      	bmi.n	8009f74 <_vfiprintf_r+0x220>
 8009f68:	89ab      	ldrh	r3, [r5, #12]
 8009f6a:	059a      	lsls	r2, r3, #22
 8009f6c:	d402      	bmi.n	8009f74 <_vfiprintf_r+0x220>
 8009f6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f70:	f000 faa1 	bl	800a4b6 <__retarget_lock_release_recursive>
 8009f74:	89ab      	ldrh	r3, [r5, #12]
 8009f76:	065b      	lsls	r3, r3, #25
 8009f78:	f53f af12 	bmi.w	8009da0 <_vfiprintf_r+0x4c>
 8009f7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f7e:	e711      	b.n	8009da4 <_vfiprintf_r+0x50>
 8009f80:	ab03      	add	r3, sp, #12
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	462a      	mov	r2, r5
 8009f86:	4b09      	ldr	r3, [pc, #36]	; (8009fac <_vfiprintf_r+0x258>)
 8009f88:	a904      	add	r1, sp, #16
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f7fc faa0 	bl	80064d0 <_printf_i>
 8009f90:	e7e4      	b.n	8009f5c <_vfiprintf_r+0x208>
 8009f92:	bf00      	nop
 8009f94:	0800bc8c 	.word	0x0800bc8c
 8009f98:	0800bcac 	.word	0x0800bcac
 8009f9c:	0800bc6c 	.word	0x0800bc6c
 8009fa0:	0800bc1c 	.word	0x0800bc1c
 8009fa4:	0800bc26 	.word	0x0800bc26
 8009fa8:	08005f89 	.word	0x08005f89
 8009fac:	08009d2f 	.word	0x08009d2f
 8009fb0:	0800bc22 	.word	0x0800bc22

08009fb4 <__swbuf_r>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	460e      	mov	r6, r1
 8009fb8:	4614      	mov	r4, r2
 8009fba:	4605      	mov	r5, r0
 8009fbc:	b118      	cbz	r0, 8009fc6 <__swbuf_r+0x12>
 8009fbe:	6983      	ldr	r3, [r0, #24]
 8009fc0:	b90b      	cbnz	r3, 8009fc6 <__swbuf_r+0x12>
 8009fc2:	f000 f9d9 	bl	800a378 <__sinit>
 8009fc6:	4b21      	ldr	r3, [pc, #132]	; (800a04c <__swbuf_r+0x98>)
 8009fc8:	429c      	cmp	r4, r3
 8009fca:	d12b      	bne.n	800a024 <__swbuf_r+0x70>
 8009fcc:	686c      	ldr	r4, [r5, #4]
 8009fce:	69a3      	ldr	r3, [r4, #24]
 8009fd0:	60a3      	str	r3, [r4, #8]
 8009fd2:	89a3      	ldrh	r3, [r4, #12]
 8009fd4:	071a      	lsls	r2, r3, #28
 8009fd6:	d52f      	bpl.n	800a038 <__swbuf_r+0x84>
 8009fd8:	6923      	ldr	r3, [r4, #16]
 8009fda:	b36b      	cbz	r3, 800a038 <__swbuf_r+0x84>
 8009fdc:	6923      	ldr	r3, [r4, #16]
 8009fde:	6820      	ldr	r0, [r4, #0]
 8009fe0:	1ac0      	subs	r0, r0, r3
 8009fe2:	6963      	ldr	r3, [r4, #20]
 8009fe4:	b2f6      	uxtb	r6, r6
 8009fe6:	4283      	cmp	r3, r0
 8009fe8:	4637      	mov	r7, r6
 8009fea:	dc04      	bgt.n	8009ff6 <__swbuf_r+0x42>
 8009fec:	4621      	mov	r1, r4
 8009fee:	4628      	mov	r0, r5
 8009ff0:	f000 f92e 	bl	800a250 <_fflush_r>
 8009ff4:	bb30      	cbnz	r0, 800a044 <__swbuf_r+0x90>
 8009ff6:	68a3      	ldr	r3, [r4, #8]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	60a3      	str	r3, [r4, #8]
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	1c5a      	adds	r2, r3, #1
 800a000:	6022      	str	r2, [r4, #0]
 800a002:	701e      	strb	r6, [r3, #0]
 800a004:	6963      	ldr	r3, [r4, #20]
 800a006:	3001      	adds	r0, #1
 800a008:	4283      	cmp	r3, r0
 800a00a:	d004      	beq.n	800a016 <__swbuf_r+0x62>
 800a00c:	89a3      	ldrh	r3, [r4, #12]
 800a00e:	07db      	lsls	r3, r3, #31
 800a010:	d506      	bpl.n	800a020 <__swbuf_r+0x6c>
 800a012:	2e0a      	cmp	r6, #10
 800a014:	d104      	bne.n	800a020 <__swbuf_r+0x6c>
 800a016:	4621      	mov	r1, r4
 800a018:	4628      	mov	r0, r5
 800a01a:	f000 f919 	bl	800a250 <_fflush_r>
 800a01e:	b988      	cbnz	r0, 800a044 <__swbuf_r+0x90>
 800a020:	4638      	mov	r0, r7
 800a022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a024:	4b0a      	ldr	r3, [pc, #40]	; (800a050 <__swbuf_r+0x9c>)
 800a026:	429c      	cmp	r4, r3
 800a028:	d101      	bne.n	800a02e <__swbuf_r+0x7a>
 800a02a:	68ac      	ldr	r4, [r5, #8]
 800a02c:	e7cf      	b.n	8009fce <__swbuf_r+0x1a>
 800a02e:	4b09      	ldr	r3, [pc, #36]	; (800a054 <__swbuf_r+0xa0>)
 800a030:	429c      	cmp	r4, r3
 800a032:	bf08      	it	eq
 800a034:	68ec      	ldreq	r4, [r5, #12]
 800a036:	e7ca      	b.n	8009fce <__swbuf_r+0x1a>
 800a038:	4621      	mov	r1, r4
 800a03a:	4628      	mov	r0, r5
 800a03c:	f000 f80c 	bl	800a058 <__swsetup_r>
 800a040:	2800      	cmp	r0, #0
 800a042:	d0cb      	beq.n	8009fdc <__swbuf_r+0x28>
 800a044:	f04f 37ff 	mov.w	r7, #4294967295
 800a048:	e7ea      	b.n	800a020 <__swbuf_r+0x6c>
 800a04a:	bf00      	nop
 800a04c:	0800bc8c 	.word	0x0800bc8c
 800a050:	0800bcac 	.word	0x0800bcac
 800a054:	0800bc6c 	.word	0x0800bc6c

0800a058 <__swsetup_r>:
 800a058:	4b32      	ldr	r3, [pc, #200]	; (800a124 <__swsetup_r+0xcc>)
 800a05a:	b570      	push	{r4, r5, r6, lr}
 800a05c:	681d      	ldr	r5, [r3, #0]
 800a05e:	4606      	mov	r6, r0
 800a060:	460c      	mov	r4, r1
 800a062:	b125      	cbz	r5, 800a06e <__swsetup_r+0x16>
 800a064:	69ab      	ldr	r3, [r5, #24]
 800a066:	b913      	cbnz	r3, 800a06e <__swsetup_r+0x16>
 800a068:	4628      	mov	r0, r5
 800a06a:	f000 f985 	bl	800a378 <__sinit>
 800a06e:	4b2e      	ldr	r3, [pc, #184]	; (800a128 <__swsetup_r+0xd0>)
 800a070:	429c      	cmp	r4, r3
 800a072:	d10f      	bne.n	800a094 <__swsetup_r+0x3c>
 800a074:	686c      	ldr	r4, [r5, #4]
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a07c:	0719      	lsls	r1, r3, #28
 800a07e:	d42c      	bmi.n	800a0da <__swsetup_r+0x82>
 800a080:	06dd      	lsls	r5, r3, #27
 800a082:	d411      	bmi.n	800a0a8 <__swsetup_r+0x50>
 800a084:	2309      	movs	r3, #9
 800a086:	6033      	str	r3, [r6, #0]
 800a088:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a08c:	81a3      	strh	r3, [r4, #12]
 800a08e:	f04f 30ff 	mov.w	r0, #4294967295
 800a092:	e03e      	b.n	800a112 <__swsetup_r+0xba>
 800a094:	4b25      	ldr	r3, [pc, #148]	; (800a12c <__swsetup_r+0xd4>)
 800a096:	429c      	cmp	r4, r3
 800a098:	d101      	bne.n	800a09e <__swsetup_r+0x46>
 800a09a:	68ac      	ldr	r4, [r5, #8]
 800a09c:	e7eb      	b.n	800a076 <__swsetup_r+0x1e>
 800a09e:	4b24      	ldr	r3, [pc, #144]	; (800a130 <__swsetup_r+0xd8>)
 800a0a0:	429c      	cmp	r4, r3
 800a0a2:	bf08      	it	eq
 800a0a4:	68ec      	ldreq	r4, [r5, #12]
 800a0a6:	e7e6      	b.n	800a076 <__swsetup_r+0x1e>
 800a0a8:	0758      	lsls	r0, r3, #29
 800a0aa:	d512      	bpl.n	800a0d2 <__swsetup_r+0x7a>
 800a0ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0ae:	b141      	cbz	r1, 800a0c2 <__swsetup_r+0x6a>
 800a0b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0b4:	4299      	cmp	r1, r3
 800a0b6:	d002      	beq.n	800a0be <__swsetup_r+0x66>
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f7ff fb67 	bl	800978c <_free_r>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	6363      	str	r3, [r4, #52]	; 0x34
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0c8:	81a3      	strh	r3, [r4, #12]
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	6063      	str	r3, [r4, #4]
 800a0ce:	6923      	ldr	r3, [r4, #16]
 800a0d0:	6023      	str	r3, [r4, #0]
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f043 0308 	orr.w	r3, r3, #8
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	6923      	ldr	r3, [r4, #16]
 800a0dc:	b94b      	cbnz	r3, 800a0f2 <__swsetup_r+0x9a>
 800a0de:	89a3      	ldrh	r3, [r4, #12]
 800a0e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0e8:	d003      	beq.n	800a0f2 <__swsetup_r+0x9a>
 800a0ea:	4621      	mov	r1, r4
 800a0ec:	4630      	mov	r0, r6
 800a0ee:	f000 fa07 	bl	800a500 <__smakebuf_r>
 800a0f2:	89a0      	ldrh	r0, [r4, #12]
 800a0f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0f8:	f010 0301 	ands.w	r3, r0, #1
 800a0fc:	d00a      	beq.n	800a114 <__swsetup_r+0xbc>
 800a0fe:	2300      	movs	r3, #0
 800a100:	60a3      	str	r3, [r4, #8]
 800a102:	6963      	ldr	r3, [r4, #20]
 800a104:	425b      	negs	r3, r3
 800a106:	61a3      	str	r3, [r4, #24]
 800a108:	6923      	ldr	r3, [r4, #16]
 800a10a:	b943      	cbnz	r3, 800a11e <__swsetup_r+0xc6>
 800a10c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a110:	d1ba      	bne.n	800a088 <__swsetup_r+0x30>
 800a112:	bd70      	pop	{r4, r5, r6, pc}
 800a114:	0781      	lsls	r1, r0, #30
 800a116:	bf58      	it	pl
 800a118:	6963      	ldrpl	r3, [r4, #20]
 800a11a:	60a3      	str	r3, [r4, #8]
 800a11c:	e7f4      	b.n	800a108 <__swsetup_r+0xb0>
 800a11e:	2000      	movs	r0, #0
 800a120:	e7f7      	b.n	800a112 <__swsetup_r+0xba>
 800a122:	bf00      	nop
 800a124:	200000bc 	.word	0x200000bc
 800a128:	0800bc8c 	.word	0x0800bc8c
 800a12c:	0800bcac 	.word	0x0800bcac
 800a130:	0800bc6c 	.word	0x0800bc6c

0800a134 <abort>:
 800a134:	b508      	push	{r3, lr}
 800a136:	2006      	movs	r0, #6
 800a138:	f000 fa52 	bl	800a5e0 <raise>
 800a13c:	2001      	movs	r0, #1
 800a13e:	f7f8 fcb7 	bl	8002ab0 <_exit>
	...

0800a144 <__sflush_r>:
 800a144:	898a      	ldrh	r2, [r1, #12]
 800a146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a14a:	4605      	mov	r5, r0
 800a14c:	0710      	lsls	r0, r2, #28
 800a14e:	460c      	mov	r4, r1
 800a150:	d458      	bmi.n	800a204 <__sflush_r+0xc0>
 800a152:	684b      	ldr	r3, [r1, #4]
 800a154:	2b00      	cmp	r3, #0
 800a156:	dc05      	bgt.n	800a164 <__sflush_r+0x20>
 800a158:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	dc02      	bgt.n	800a164 <__sflush_r+0x20>
 800a15e:	2000      	movs	r0, #0
 800a160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a166:	2e00      	cmp	r6, #0
 800a168:	d0f9      	beq.n	800a15e <__sflush_r+0x1a>
 800a16a:	2300      	movs	r3, #0
 800a16c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a170:	682f      	ldr	r7, [r5, #0]
 800a172:	602b      	str	r3, [r5, #0]
 800a174:	d032      	beq.n	800a1dc <__sflush_r+0x98>
 800a176:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a178:	89a3      	ldrh	r3, [r4, #12]
 800a17a:	075a      	lsls	r2, r3, #29
 800a17c:	d505      	bpl.n	800a18a <__sflush_r+0x46>
 800a17e:	6863      	ldr	r3, [r4, #4]
 800a180:	1ac0      	subs	r0, r0, r3
 800a182:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a184:	b10b      	cbz	r3, 800a18a <__sflush_r+0x46>
 800a186:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a188:	1ac0      	subs	r0, r0, r3
 800a18a:	2300      	movs	r3, #0
 800a18c:	4602      	mov	r2, r0
 800a18e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a190:	6a21      	ldr	r1, [r4, #32]
 800a192:	4628      	mov	r0, r5
 800a194:	47b0      	blx	r6
 800a196:	1c43      	adds	r3, r0, #1
 800a198:	89a3      	ldrh	r3, [r4, #12]
 800a19a:	d106      	bne.n	800a1aa <__sflush_r+0x66>
 800a19c:	6829      	ldr	r1, [r5, #0]
 800a19e:	291d      	cmp	r1, #29
 800a1a0:	d82c      	bhi.n	800a1fc <__sflush_r+0xb8>
 800a1a2:	4a2a      	ldr	r2, [pc, #168]	; (800a24c <__sflush_r+0x108>)
 800a1a4:	40ca      	lsrs	r2, r1
 800a1a6:	07d6      	lsls	r6, r2, #31
 800a1a8:	d528      	bpl.n	800a1fc <__sflush_r+0xb8>
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	6062      	str	r2, [r4, #4]
 800a1ae:	04d9      	lsls	r1, r3, #19
 800a1b0:	6922      	ldr	r2, [r4, #16]
 800a1b2:	6022      	str	r2, [r4, #0]
 800a1b4:	d504      	bpl.n	800a1c0 <__sflush_r+0x7c>
 800a1b6:	1c42      	adds	r2, r0, #1
 800a1b8:	d101      	bne.n	800a1be <__sflush_r+0x7a>
 800a1ba:	682b      	ldr	r3, [r5, #0]
 800a1bc:	b903      	cbnz	r3, 800a1c0 <__sflush_r+0x7c>
 800a1be:	6560      	str	r0, [r4, #84]	; 0x54
 800a1c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1c2:	602f      	str	r7, [r5, #0]
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	d0ca      	beq.n	800a15e <__sflush_r+0x1a>
 800a1c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1cc:	4299      	cmp	r1, r3
 800a1ce:	d002      	beq.n	800a1d6 <__sflush_r+0x92>
 800a1d0:	4628      	mov	r0, r5
 800a1d2:	f7ff fadb 	bl	800978c <_free_r>
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	6360      	str	r0, [r4, #52]	; 0x34
 800a1da:	e7c1      	b.n	800a160 <__sflush_r+0x1c>
 800a1dc:	6a21      	ldr	r1, [r4, #32]
 800a1de:	2301      	movs	r3, #1
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	47b0      	blx	r6
 800a1e4:	1c41      	adds	r1, r0, #1
 800a1e6:	d1c7      	bne.n	800a178 <__sflush_r+0x34>
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d0c4      	beq.n	800a178 <__sflush_r+0x34>
 800a1ee:	2b1d      	cmp	r3, #29
 800a1f0:	d001      	beq.n	800a1f6 <__sflush_r+0xb2>
 800a1f2:	2b16      	cmp	r3, #22
 800a1f4:	d101      	bne.n	800a1fa <__sflush_r+0xb6>
 800a1f6:	602f      	str	r7, [r5, #0]
 800a1f8:	e7b1      	b.n	800a15e <__sflush_r+0x1a>
 800a1fa:	89a3      	ldrh	r3, [r4, #12]
 800a1fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a200:	81a3      	strh	r3, [r4, #12]
 800a202:	e7ad      	b.n	800a160 <__sflush_r+0x1c>
 800a204:	690f      	ldr	r7, [r1, #16]
 800a206:	2f00      	cmp	r7, #0
 800a208:	d0a9      	beq.n	800a15e <__sflush_r+0x1a>
 800a20a:	0793      	lsls	r3, r2, #30
 800a20c:	680e      	ldr	r6, [r1, #0]
 800a20e:	bf08      	it	eq
 800a210:	694b      	ldreq	r3, [r1, #20]
 800a212:	600f      	str	r7, [r1, #0]
 800a214:	bf18      	it	ne
 800a216:	2300      	movne	r3, #0
 800a218:	eba6 0807 	sub.w	r8, r6, r7
 800a21c:	608b      	str	r3, [r1, #8]
 800a21e:	f1b8 0f00 	cmp.w	r8, #0
 800a222:	dd9c      	ble.n	800a15e <__sflush_r+0x1a>
 800a224:	6a21      	ldr	r1, [r4, #32]
 800a226:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a228:	4643      	mov	r3, r8
 800a22a:	463a      	mov	r2, r7
 800a22c:	4628      	mov	r0, r5
 800a22e:	47b0      	blx	r6
 800a230:	2800      	cmp	r0, #0
 800a232:	dc06      	bgt.n	800a242 <__sflush_r+0xfe>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23a:	81a3      	strh	r3, [r4, #12]
 800a23c:	f04f 30ff 	mov.w	r0, #4294967295
 800a240:	e78e      	b.n	800a160 <__sflush_r+0x1c>
 800a242:	4407      	add	r7, r0
 800a244:	eba8 0800 	sub.w	r8, r8, r0
 800a248:	e7e9      	b.n	800a21e <__sflush_r+0xda>
 800a24a:	bf00      	nop
 800a24c:	20400001 	.word	0x20400001

0800a250 <_fflush_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	690b      	ldr	r3, [r1, #16]
 800a254:	4605      	mov	r5, r0
 800a256:	460c      	mov	r4, r1
 800a258:	b913      	cbnz	r3, 800a260 <_fflush_r+0x10>
 800a25a:	2500      	movs	r5, #0
 800a25c:	4628      	mov	r0, r5
 800a25e:	bd38      	pop	{r3, r4, r5, pc}
 800a260:	b118      	cbz	r0, 800a26a <_fflush_r+0x1a>
 800a262:	6983      	ldr	r3, [r0, #24]
 800a264:	b90b      	cbnz	r3, 800a26a <_fflush_r+0x1a>
 800a266:	f000 f887 	bl	800a378 <__sinit>
 800a26a:	4b14      	ldr	r3, [pc, #80]	; (800a2bc <_fflush_r+0x6c>)
 800a26c:	429c      	cmp	r4, r3
 800a26e:	d11b      	bne.n	800a2a8 <_fflush_r+0x58>
 800a270:	686c      	ldr	r4, [r5, #4]
 800a272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d0ef      	beq.n	800a25a <_fflush_r+0xa>
 800a27a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a27c:	07d0      	lsls	r0, r2, #31
 800a27e:	d404      	bmi.n	800a28a <_fflush_r+0x3a>
 800a280:	0599      	lsls	r1, r3, #22
 800a282:	d402      	bmi.n	800a28a <_fflush_r+0x3a>
 800a284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a286:	f000 f915 	bl	800a4b4 <__retarget_lock_acquire_recursive>
 800a28a:	4628      	mov	r0, r5
 800a28c:	4621      	mov	r1, r4
 800a28e:	f7ff ff59 	bl	800a144 <__sflush_r>
 800a292:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a294:	07da      	lsls	r2, r3, #31
 800a296:	4605      	mov	r5, r0
 800a298:	d4e0      	bmi.n	800a25c <_fflush_r+0xc>
 800a29a:	89a3      	ldrh	r3, [r4, #12]
 800a29c:	059b      	lsls	r3, r3, #22
 800a29e:	d4dd      	bmi.n	800a25c <_fflush_r+0xc>
 800a2a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2a2:	f000 f908 	bl	800a4b6 <__retarget_lock_release_recursive>
 800a2a6:	e7d9      	b.n	800a25c <_fflush_r+0xc>
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <_fflush_r+0x70>)
 800a2aa:	429c      	cmp	r4, r3
 800a2ac:	d101      	bne.n	800a2b2 <_fflush_r+0x62>
 800a2ae:	68ac      	ldr	r4, [r5, #8]
 800a2b0:	e7df      	b.n	800a272 <_fflush_r+0x22>
 800a2b2:	4b04      	ldr	r3, [pc, #16]	; (800a2c4 <_fflush_r+0x74>)
 800a2b4:	429c      	cmp	r4, r3
 800a2b6:	bf08      	it	eq
 800a2b8:	68ec      	ldreq	r4, [r5, #12]
 800a2ba:	e7da      	b.n	800a272 <_fflush_r+0x22>
 800a2bc:	0800bc8c 	.word	0x0800bc8c
 800a2c0:	0800bcac 	.word	0x0800bcac
 800a2c4:	0800bc6c 	.word	0x0800bc6c

0800a2c8 <std>:
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	b510      	push	{r4, lr}
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	e9c0 3300 	strd	r3, r3, [r0]
 800a2d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2d6:	6083      	str	r3, [r0, #8]
 800a2d8:	8181      	strh	r1, [r0, #12]
 800a2da:	6643      	str	r3, [r0, #100]	; 0x64
 800a2dc:	81c2      	strh	r2, [r0, #14]
 800a2de:	6183      	str	r3, [r0, #24]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	2208      	movs	r2, #8
 800a2e4:	305c      	adds	r0, #92	; 0x5c
 800a2e6:	f7fb fda7 	bl	8005e38 <memset>
 800a2ea:	4b05      	ldr	r3, [pc, #20]	; (800a300 <std+0x38>)
 800a2ec:	6263      	str	r3, [r4, #36]	; 0x24
 800a2ee:	4b05      	ldr	r3, [pc, #20]	; (800a304 <std+0x3c>)
 800a2f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2f2:	4b05      	ldr	r3, [pc, #20]	; (800a308 <std+0x40>)
 800a2f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2f6:	4b05      	ldr	r3, [pc, #20]	; (800a30c <std+0x44>)
 800a2f8:	6224      	str	r4, [r4, #32]
 800a2fa:	6323      	str	r3, [r4, #48]	; 0x30
 800a2fc:	bd10      	pop	{r4, pc}
 800a2fe:	bf00      	nop
 800a300:	0800a619 	.word	0x0800a619
 800a304:	0800a63b 	.word	0x0800a63b
 800a308:	0800a673 	.word	0x0800a673
 800a30c:	0800a697 	.word	0x0800a697

0800a310 <_cleanup_r>:
 800a310:	4901      	ldr	r1, [pc, #4]	; (800a318 <_cleanup_r+0x8>)
 800a312:	f000 b8af 	b.w	800a474 <_fwalk_reent>
 800a316:	bf00      	nop
 800a318:	0800a251 	.word	0x0800a251

0800a31c <__sfmoreglue>:
 800a31c:	b570      	push	{r4, r5, r6, lr}
 800a31e:	1e4a      	subs	r2, r1, #1
 800a320:	2568      	movs	r5, #104	; 0x68
 800a322:	4355      	muls	r5, r2
 800a324:	460e      	mov	r6, r1
 800a326:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a32a:	f7ff fa7f 	bl	800982c <_malloc_r>
 800a32e:	4604      	mov	r4, r0
 800a330:	b140      	cbz	r0, 800a344 <__sfmoreglue+0x28>
 800a332:	2100      	movs	r1, #0
 800a334:	e9c0 1600 	strd	r1, r6, [r0]
 800a338:	300c      	adds	r0, #12
 800a33a:	60a0      	str	r0, [r4, #8]
 800a33c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a340:	f7fb fd7a 	bl	8005e38 <memset>
 800a344:	4620      	mov	r0, r4
 800a346:	bd70      	pop	{r4, r5, r6, pc}

0800a348 <__sfp_lock_acquire>:
 800a348:	4801      	ldr	r0, [pc, #4]	; (800a350 <__sfp_lock_acquire+0x8>)
 800a34a:	f000 b8b3 	b.w	800a4b4 <__retarget_lock_acquire_recursive>
 800a34e:	bf00      	nop
 800a350:	200004e4 	.word	0x200004e4

0800a354 <__sfp_lock_release>:
 800a354:	4801      	ldr	r0, [pc, #4]	; (800a35c <__sfp_lock_release+0x8>)
 800a356:	f000 b8ae 	b.w	800a4b6 <__retarget_lock_release_recursive>
 800a35a:	bf00      	nop
 800a35c:	200004e4 	.word	0x200004e4

0800a360 <__sinit_lock_acquire>:
 800a360:	4801      	ldr	r0, [pc, #4]	; (800a368 <__sinit_lock_acquire+0x8>)
 800a362:	f000 b8a7 	b.w	800a4b4 <__retarget_lock_acquire_recursive>
 800a366:	bf00      	nop
 800a368:	200004df 	.word	0x200004df

0800a36c <__sinit_lock_release>:
 800a36c:	4801      	ldr	r0, [pc, #4]	; (800a374 <__sinit_lock_release+0x8>)
 800a36e:	f000 b8a2 	b.w	800a4b6 <__retarget_lock_release_recursive>
 800a372:	bf00      	nop
 800a374:	200004df 	.word	0x200004df

0800a378 <__sinit>:
 800a378:	b510      	push	{r4, lr}
 800a37a:	4604      	mov	r4, r0
 800a37c:	f7ff fff0 	bl	800a360 <__sinit_lock_acquire>
 800a380:	69a3      	ldr	r3, [r4, #24]
 800a382:	b11b      	cbz	r3, 800a38c <__sinit+0x14>
 800a384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a388:	f7ff bff0 	b.w	800a36c <__sinit_lock_release>
 800a38c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a390:	6523      	str	r3, [r4, #80]	; 0x50
 800a392:	4b13      	ldr	r3, [pc, #76]	; (800a3e0 <__sinit+0x68>)
 800a394:	4a13      	ldr	r2, [pc, #76]	; (800a3e4 <__sinit+0x6c>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	62a2      	str	r2, [r4, #40]	; 0x28
 800a39a:	42a3      	cmp	r3, r4
 800a39c:	bf04      	itt	eq
 800a39e:	2301      	moveq	r3, #1
 800a3a0:	61a3      	streq	r3, [r4, #24]
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	f000 f820 	bl	800a3e8 <__sfp>
 800a3a8:	6060      	str	r0, [r4, #4]
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	f000 f81c 	bl	800a3e8 <__sfp>
 800a3b0:	60a0      	str	r0, [r4, #8]
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	f000 f818 	bl	800a3e8 <__sfp>
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	60e0      	str	r0, [r4, #12]
 800a3bc:	2104      	movs	r1, #4
 800a3be:	6860      	ldr	r0, [r4, #4]
 800a3c0:	f7ff ff82 	bl	800a2c8 <std>
 800a3c4:	68a0      	ldr	r0, [r4, #8]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	2109      	movs	r1, #9
 800a3ca:	f7ff ff7d 	bl	800a2c8 <std>
 800a3ce:	68e0      	ldr	r0, [r4, #12]
 800a3d0:	2202      	movs	r2, #2
 800a3d2:	2112      	movs	r1, #18
 800a3d4:	f7ff ff78 	bl	800a2c8 <std>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	61a3      	str	r3, [r4, #24]
 800a3dc:	e7d2      	b.n	800a384 <__sinit+0xc>
 800a3de:	bf00      	nop
 800a3e0:	0800b814 	.word	0x0800b814
 800a3e4:	0800a311 	.word	0x0800a311

0800a3e8 <__sfp>:
 800a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ea:	4607      	mov	r7, r0
 800a3ec:	f7ff ffac 	bl	800a348 <__sfp_lock_acquire>
 800a3f0:	4b1e      	ldr	r3, [pc, #120]	; (800a46c <__sfp+0x84>)
 800a3f2:	681e      	ldr	r6, [r3, #0]
 800a3f4:	69b3      	ldr	r3, [r6, #24]
 800a3f6:	b913      	cbnz	r3, 800a3fe <__sfp+0x16>
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f7ff ffbd 	bl	800a378 <__sinit>
 800a3fe:	3648      	adds	r6, #72	; 0x48
 800a400:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a404:	3b01      	subs	r3, #1
 800a406:	d503      	bpl.n	800a410 <__sfp+0x28>
 800a408:	6833      	ldr	r3, [r6, #0]
 800a40a:	b30b      	cbz	r3, 800a450 <__sfp+0x68>
 800a40c:	6836      	ldr	r6, [r6, #0]
 800a40e:	e7f7      	b.n	800a400 <__sfp+0x18>
 800a410:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a414:	b9d5      	cbnz	r5, 800a44c <__sfp+0x64>
 800a416:	4b16      	ldr	r3, [pc, #88]	; (800a470 <__sfp+0x88>)
 800a418:	60e3      	str	r3, [r4, #12]
 800a41a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a41e:	6665      	str	r5, [r4, #100]	; 0x64
 800a420:	f000 f847 	bl	800a4b2 <__retarget_lock_init_recursive>
 800a424:	f7ff ff96 	bl	800a354 <__sfp_lock_release>
 800a428:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a42c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a430:	6025      	str	r5, [r4, #0]
 800a432:	61a5      	str	r5, [r4, #24]
 800a434:	2208      	movs	r2, #8
 800a436:	4629      	mov	r1, r5
 800a438:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a43c:	f7fb fcfc 	bl	8005e38 <memset>
 800a440:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a444:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a448:	4620      	mov	r0, r4
 800a44a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a44c:	3468      	adds	r4, #104	; 0x68
 800a44e:	e7d9      	b.n	800a404 <__sfp+0x1c>
 800a450:	2104      	movs	r1, #4
 800a452:	4638      	mov	r0, r7
 800a454:	f7ff ff62 	bl	800a31c <__sfmoreglue>
 800a458:	4604      	mov	r4, r0
 800a45a:	6030      	str	r0, [r6, #0]
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d1d5      	bne.n	800a40c <__sfp+0x24>
 800a460:	f7ff ff78 	bl	800a354 <__sfp_lock_release>
 800a464:	230c      	movs	r3, #12
 800a466:	603b      	str	r3, [r7, #0]
 800a468:	e7ee      	b.n	800a448 <__sfp+0x60>
 800a46a:	bf00      	nop
 800a46c:	0800b814 	.word	0x0800b814
 800a470:	ffff0001 	.word	0xffff0001

0800a474 <_fwalk_reent>:
 800a474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a478:	4606      	mov	r6, r0
 800a47a:	4688      	mov	r8, r1
 800a47c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a480:	2700      	movs	r7, #0
 800a482:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a486:	f1b9 0901 	subs.w	r9, r9, #1
 800a48a:	d505      	bpl.n	800a498 <_fwalk_reent+0x24>
 800a48c:	6824      	ldr	r4, [r4, #0]
 800a48e:	2c00      	cmp	r4, #0
 800a490:	d1f7      	bne.n	800a482 <_fwalk_reent+0xe>
 800a492:	4638      	mov	r0, r7
 800a494:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a498:	89ab      	ldrh	r3, [r5, #12]
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d907      	bls.n	800a4ae <_fwalk_reent+0x3a>
 800a49e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	d003      	beq.n	800a4ae <_fwalk_reent+0x3a>
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4630      	mov	r0, r6
 800a4aa:	47c0      	blx	r8
 800a4ac:	4307      	orrs	r7, r0
 800a4ae:	3568      	adds	r5, #104	; 0x68
 800a4b0:	e7e9      	b.n	800a486 <_fwalk_reent+0x12>

0800a4b2 <__retarget_lock_init_recursive>:
 800a4b2:	4770      	bx	lr

0800a4b4 <__retarget_lock_acquire_recursive>:
 800a4b4:	4770      	bx	lr

0800a4b6 <__retarget_lock_release_recursive>:
 800a4b6:	4770      	bx	lr

0800a4b8 <__swhatbuf_r>:
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	460e      	mov	r6, r1
 800a4bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c0:	2900      	cmp	r1, #0
 800a4c2:	b096      	sub	sp, #88	; 0x58
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	461d      	mov	r5, r3
 800a4c8:	da07      	bge.n	800a4da <__swhatbuf_r+0x22>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	602b      	str	r3, [r5, #0]
 800a4ce:	89b3      	ldrh	r3, [r6, #12]
 800a4d0:	061a      	lsls	r2, r3, #24
 800a4d2:	d410      	bmi.n	800a4f6 <__swhatbuf_r+0x3e>
 800a4d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4d8:	e00e      	b.n	800a4f8 <__swhatbuf_r+0x40>
 800a4da:	466a      	mov	r2, sp
 800a4dc:	f000 f902 	bl	800a6e4 <_fstat_r>
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	dbf2      	blt.n	800a4ca <__swhatbuf_r+0x12>
 800a4e4:	9a01      	ldr	r2, [sp, #4]
 800a4e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a4ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a4ee:	425a      	negs	r2, r3
 800a4f0:	415a      	adcs	r2, r3
 800a4f2:	602a      	str	r2, [r5, #0]
 800a4f4:	e7ee      	b.n	800a4d4 <__swhatbuf_r+0x1c>
 800a4f6:	2340      	movs	r3, #64	; 0x40
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	6023      	str	r3, [r4, #0]
 800a4fc:	b016      	add	sp, #88	; 0x58
 800a4fe:	bd70      	pop	{r4, r5, r6, pc}

0800a500 <__smakebuf_r>:
 800a500:	898b      	ldrh	r3, [r1, #12]
 800a502:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a504:	079d      	lsls	r5, r3, #30
 800a506:	4606      	mov	r6, r0
 800a508:	460c      	mov	r4, r1
 800a50a:	d507      	bpl.n	800a51c <__smakebuf_r+0x1c>
 800a50c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	6123      	str	r3, [r4, #16]
 800a514:	2301      	movs	r3, #1
 800a516:	6163      	str	r3, [r4, #20]
 800a518:	b002      	add	sp, #8
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	ab01      	add	r3, sp, #4
 800a51e:	466a      	mov	r2, sp
 800a520:	f7ff ffca 	bl	800a4b8 <__swhatbuf_r>
 800a524:	9900      	ldr	r1, [sp, #0]
 800a526:	4605      	mov	r5, r0
 800a528:	4630      	mov	r0, r6
 800a52a:	f7ff f97f 	bl	800982c <_malloc_r>
 800a52e:	b948      	cbnz	r0, 800a544 <__smakebuf_r+0x44>
 800a530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a534:	059a      	lsls	r2, r3, #22
 800a536:	d4ef      	bmi.n	800a518 <__smakebuf_r+0x18>
 800a538:	f023 0303 	bic.w	r3, r3, #3
 800a53c:	f043 0302 	orr.w	r3, r3, #2
 800a540:	81a3      	strh	r3, [r4, #12]
 800a542:	e7e3      	b.n	800a50c <__smakebuf_r+0xc>
 800a544:	4b0d      	ldr	r3, [pc, #52]	; (800a57c <__smakebuf_r+0x7c>)
 800a546:	62b3      	str	r3, [r6, #40]	; 0x28
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	6020      	str	r0, [r4, #0]
 800a54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a550:	81a3      	strh	r3, [r4, #12]
 800a552:	9b00      	ldr	r3, [sp, #0]
 800a554:	6163      	str	r3, [r4, #20]
 800a556:	9b01      	ldr	r3, [sp, #4]
 800a558:	6120      	str	r0, [r4, #16]
 800a55a:	b15b      	cbz	r3, 800a574 <__smakebuf_r+0x74>
 800a55c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a560:	4630      	mov	r0, r6
 800a562:	f000 f8d1 	bl	800a708 <_isatty_r>
 800a566:	b128      	cbz	r0, 800a574 <__smakebuf_r+0x74>
 800a568:	89a3      	ldrh	r3, [r4, #12]
 800a56a:	f023 0303 	bic.w	r3, r3, #3
 800a56e:	f043 0301 	orr.w	r3, r3, #1
 800a572:	81a3      	strh	r3, [r4, #12]
 800a574:	89a0      	ldrh	r0, [r4, #12]
 800a576:	4305      	orrs	r5, r0
 800a578:	81a5      	strh	r5, [r4, #12]
 800a57a:	e7cd      	b.n	800a518 <__smakebuf_r+0x18>
 800a57c:	0800a311 	.word	0x0800a311

0800a580 <_malloc_usable_size_r>:
 800a580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a584:	1f18      	subs	r0, r3, #4
 800a586:	2b00      	cmp	r3, #0
 800a588:	bfbc      	itt	lt
 800a58a:	580b      	ldrlt	r3, [r1, r0]
 800a58c:	18c0      	addlt	r0, r0, r3
 800a58e:	4770      	bx	lr

0800a590 <_raise_r>:
 800a590:	291f      	cmp	r1, #31
 800a592:	b538      	push	{r3, r4, r5, lr}
 800a594:	4604      	mov	r4, r0
 800a596:	460d      	mov	r5, r1
 800a598:	d904      	bls.n	800a5a4 <_raise_r+0x14>
 800a59a:	2316      	movs	r3, #22
 800a59c:	6003      	str	r3, [r0, #0]
 800a59e:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a2:	bd38      	pop	{r3, r4, r5, pc}
 800a5a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a5a6:	b112      	cbz	r2, 800a5ae <_raise_r+0x1e>
 800a5a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5ac:	b94b      	cbnz	r3, 800a5c2 <_raise_r+0x32>
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f000 f830 	bl	800a614 <_getpid_r>
 800a5b4:	462a      	mov	r2, r5
 800a5b6:	4601      	mov	r1, r0
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5be:	f000 b817 	b.w	800a5f0 <_kill_r>
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d00a      	beq.n	800a5dc <_raise_r+0x4c>
 800a5c6:	1c59      	adds	r1, r3, #1
 800a5c8:	d103      	bne.n	800a5d2 <_raise_r+0x42>
 800a5ca:	2316      	movs	r3, #22
 800a5cc:	6003      	str	r3, [r0, #0]
 800a5ce:	2001      	movs	r0, #1
 800a5d0:	e7e7      	b.n	800a5a2 <_raise_r+0x12>
 800a5d2:	2400      	movs	r4, #0
 800a5d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a5d8:	4628      	mov	r0, r5
 800a5da:	4798      	blx	r3
 800a5dc:	2000      	movs	r0, #0
 800a5de:	e7e0      	b.n	800a5a2 <_raise_r+0x12>

0800a5e0 <raise>:
 800a5e0:	4b02      	ldr	r3, [pc, #8]	; (800a5ec <raise+0xc>)
 800a5e2:	4601      	mov	r1, r0
 800a5e4:	6818      	ldr	r0, [r3, #0]
 800a5e6:	f7ff bfd3 	b.w	800a590 <_raise_r>
 800a5ea:	bf00      	nop
 800a5ec:	200000bc 	.word	0x200000bc

0800a5f0 <_kill_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	4d07      	ldr	r5, [pc, #28]	; (800a610 <_kill_r+0x20>)
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	4608      	mov	r0, r1
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	f7f8 fa47 	bl	8002a90 <_kill>
 800a602:	1c43      	adds	r3, r0, #1
 800a604:	d102      	bne.n	800a60c <_kill_r+0x1c>
 800a606:	682b      	ldr	r3, [r5, #0]
 800a608:	b103      	cbz	r3, 800a60c <_kill_r+0x1c>
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	bd38      	pop	{r3, r4, r5, pc}
 800a60e:	bf00      	nop
 800a610:	200004d8 	.word	0x200004d8

0800a614 <_getpid_r>:
 800a614:	f7f8 ba34 	b.w	8002a80 <_getpid>

0800a618 <__sread>:
 800a618:	b510      	push	{r4, lr}
 800a61a:	460c      	mov	r4, r1
 800a61c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a620:	f000 f894 	bl	800a74c <_read_r>
 800a624:	2800      	cmp	r0, #0
 800a626:	bfab      	itete	ge
 800a628:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a62a:	89a3      	ldrhlt	r3, [r4, #12]
 800a62c:	181b      	addge	r3, r3, r0
 800a62e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a632:	bfac      	ite	ge
 800a634:	6563      	strge	r3, [r4, #84]	; 0x54
 800a636:	81a3      	strhlt	r3, [r4, #12]
 800a638:	bd10      	pop	{r4, pc}

0800a63a <__swrite>:
 800a63a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a63e:	461f      	mov	r7, r3
 800a640:	898b      	ldrh	r3, [r1, #12]
 800a642:	05db      	lsls	r3, r3, #23
 800a644:	4605      	mov	r5, r0
 800a646:	460c      	mov	r4, r1
 800a648:	4616      	mov	r6, r2
 800a64a:	d505      	bpl.n	800a658 <__swrite+0x1e>
 800a64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a650:	2302      	movs	r3, #2
 800a652:	2200      	movs	r2, #0
 800a654:	f000 f868 	bl	800a728 <_lseek_r>
 800a658:	89a3      	ldrh	r3, [r4, #12]
 800a65a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a65e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a662:	81a3      	strh	r3, [r4, #12]
 800a664:	4632      	mov	r2, r6
 800a666:	463b      	mov	r3, r7
 800a668:	4628      	mov	r0, r5
 800a66a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a66e:	f000 b817 	b.w	800a6a0 <_write_r>

0800a672 <__sseek>:
 800a672:	b510      	push	{r4, lr}
 800a674:	460c      	mov	r4, r1
 800a676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a67a:	f000 f855 	bl	800a728 <_lseek_r>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	89a3      	ldrh	r3, [r4, #12]
 800a682:	bf15      	itete	ne
 800a684:	6560      	strne	r0, [r4, #84]	; 0x54
 800a686:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a68a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a68e:	81a3      	strheq	r3, [r4, #12]
 800a690:	bf18      	it	ne
 800a692:	81a3      	strhne	r3, [r4, #12]
 800a694:	bd10      	pop	{r4, pc}

0800a696 <__sclose>:
 800a696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a69a:	f000 b813 	b.w	800a6c4 <_close_r>
	...

0800a6a0 <_write_r>:
 800a6a0:	b538      	push	{r3, r4, r5, lr}
 800a6a2:	4d07      	ldr	r5, [pc, #28]	; (800a6c0 <_write_r+0x20>)
 800a6a4:	4604      	mov	r4, r0
 800a6a6:	4608      	mov	r0, r1
 800a6a8:	4611      	mov	r1, r2
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	602a      	str	r2, [r5, #0]
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	f7f8 fa25 	bl	8002afe <_write>
 800a6b4:	1c43      	adds	r3, r0, #1
 800a6b6:	d102      	bne.n	800a6be <_write_r+0x1e>
 800a6b8:	682b      	ldr	r3, [r5, #0]
 800a6ba:	b103      	cbz	r3, 800a6be <_write_r+0x1e>
 800a6bc:	6023      	str	r3, [r4, #0]
 800a6be:	bd38      	pop	{r3, r4, r5, pc}
 800a6c0:	200004d8 	.word	0x200004d8

0800a6c4 <_close_r>:
 800a6c4:	b538      	push	{r3, r4, r5, lr}
 800a6c6:	4d06      	ldr	r5, [pc, #24]	; (800a6e0 <_close_r+0x1c>)
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	4604      	mov	r4, r0
 800a6cc:	4608      	mov	r0, r1
 800a6ce:	602b      	str	r3, [r5, #0]
 800a6d0:	f7f8 fa31 	bl	8002b36 <_close>
 800a6d4:	1c43      	adds	r3, r0, #1
 800a6d6:	d102      	bne.n	800a6de <_close_r+0x1a>
 800a6d8:	682b      	ldr	r3, [r5, #0]
 800a6da:	b103      	cbz	r3, 800a6de <_close_r+0x1a>
 800a6dc:	6023      	str	r3, [r4, #0]
 800a6de:	bd38      	pop	{r3, r4, r5, pc}
 800a6e0:	200004d8 	.word	0x200004d8

0800a6e4 <_fstat_r>:
 800a6e4:	b538      	push	{r3, r4, r5, lr}
 800a6e6:	4d07      	ldr	r5, [pc, #28]	; (800a704 <_fstat_r+0x20>)
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	4608      	mov	r0, r1
 800a6ee:	4611      	mov	r1, r2
 800a6f0:	602b      	str	r3, [r5, #0]
 800a6f2:	f7f8 fa2c 	bl	8002b4e <_fstat>
 800a6f6:	1c43      	adds	r3, r0, #1
 800a6f8:	d102      	bne.n	800a700 <_fstat_r+0x1c>
 800a6fa:	682b      	ldr	r3, [r5, #0]
 800a6fc:	b103      	cbz	r3, 800a700 <_fstat_r+0x1c>
 800a6fe:	6023      	str	r3, [r4, #0]
 800a700:	bd38      	pop	{r3, r4, r5, pc}
 800a702:	bf00      	nop
 800a704:	200004d8 	.word	0x200004d8

0800a708 <_isatty_r>:
 800a708:	b538      	push	{r3, r4, r5, lr}
 800a70a:	4d06      	ldr	r5, [pc, #24]	; (800a724 <_isatty_r+0x1c>)
 800a70c:	2300      	movs	r3, #0
 800a70e:	4604      	mov	r4, r0
 800a710:	4608      	mov	r0, r1
 800a712:	602b      	str	r3, [r5, #0]
 800a714:	f7f8 fa2b 	bl	8002b6e <_isatty>
 800a718:	1c43      	adds	r3, r0, #1
 800a71a:	d102      	bne.n	800a722 <_isatty_r+0x1a>
 800a71c:	682b      	ldr	r3, [r5, #0]
 800a71e:	b103      	cbz	r3, 800a722 <_isatty_r+0x1a>
 800a720:	6023      	str	r3, [r4, #0]
 800a722:	bd38      	pop	{r3, r4, r5, pc}
 800a724:	200004d8 	.word	0x200004d8

0800a728 <_lseek_r>:
 800a728:	b538      	push	{r3, r4, r5, lr}
 800a72a:	4d07      	ldr	r5, [pc, #28]	; (800a748 <_lseek_r+0x20>)
 800a72c:	4604      	mov	r4, r0
 800a72e:	4608      	mov	r0, r1
 800a730:	4611      	mov	r1, r2
 800a732:	2200      	movs	r2, #0
 800a734:	602a      	str	r2, [r5, #0]
 800a736:	461a      	mov	r2, r3
 800a738:	f7f8 fa24 	bl	8002b84 <_lseek>
 800a73c:	1c43      	adds	r3, r0, #1
 800a73e:	d102      	bne.n	800a746 <_lseek_r+0x1e>
 800a740:	682b      	ldr	r3, [r5, #0]
 800a742:	b103      	cbz	r3, 800a746 <_lseek_r+0x1e>
 800a744:	6023      	str	r3, [r4, #0]
 800a746:	bd38      	pop	{r3, r4, r5, pc}
 800a748:	200004d8 	.word	0x200004d8

0800a74c <_read_r>:
 800a74c:	b538      	push	{r3, r4, r5, lr}
 800a74e:	4d07      	ldr	r5, [pc, #28]	; (800a76c <_read_r+0x20>)
 800a750:	4604      	mov	r4, r0
 800a752:	4608      	mov	r0, r1
 800a754:	4611      	mov	r1, r2
 800a756:	2200      	movs	r2, #0
 800a758:	602a      	str	r2, [r5, #0]
 800a75a:	461a      	mov	r2, r3
 800a75c:	f7f8 f9b2 	bl	8002ac4 <_read>
 800a760:	1c43      	adds	r3, r0, #1
 800a762:	d102      	bne.n	800a76a <_read_r+0x1e>
 800a764:	682b      	ldr	r3, [r5, #0]
 800a766:	b103      	cbz	r3, 800a76a <_read_r+0x1e>
 800a768:	6023      	str	r3, [r4, #0]
 800a76a:	bd38      	pop	{r3, r4, r5, pc}
 800a76c:	200004d8 	.word	0x200004d8

0800a770 <pow>:
 800a770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a774:	ec59 8b10 	vmov	r8, r9, d0
 800a778:	ec57 6b11 	vmov	r6, r7, d1
 800a77c:	f000 f8a8 	bl	800a8d0 <__ieee754_pow>
 800a780:	4b4e      	ldr	r3, [pc, #312]	; (800a8bc <pow+0x14c>)
 800a782:	f993 3000 	ldrsb.w	r3, [r3]
 800a786:	3301      	adds	r3, #1
 800a788:	ec55 4b10 	vmov	r4, r5, d0
 800a78c:	d015      	beq.n	800a7ba <pow+0x4a>
 800a78e:	4632      	mov	r2, r6
 800a790:	463b      	mov	r3, r7
 800a792:	4630      	mov	r0, r6
 800a794:	4639      	mov	r1, r7
 800a796:	f7f6 f9c9 	bl	8000b2c <__aeabi_dcmpun>
 800a79a:	b970      	cbnz	r0, 800a7ba <pow+0x4a>
 800a79c:	4642      	mov	r2, r8
 800a79e:	464b      	mov	r3, r9
 800a7a0:	4640      	mov	r0, r8
 800a7a2:	4649      	mov	r1, r9
 800a7a4:	f7f6 f9c2 	bl	8000b2c <__aeabi_dcmpun>
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	b148      	cbz	r0, 800a7c2 <pow+0x52>
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	4639      	mov	r1, r7
 800a7b2:	f7f6 f989 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d17d      	bne.n	800a8b6 <pow+0x146>
 800a7ba:	ec45 4b10 	vmov	d0, r4, r5
 800a7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7c2:	4640      	mov	r0, r8
 800a7c4:	4649      	mov	r1, r9
 800a7c6:	f7f6 f97f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7ca:	b1e0      	cbz	r0, 800a806 <pow+0x96>
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	4639      	mov	r1, r7
 800a7d4:	f7f6 f978 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d16c      	bne.n	800a8b6 <pow+0x146>
 800a7dc:	ec47 6b10 	vmov	d0, r6, r7
 800a7e0:	f000 fe55 	bl	800b48e <finite>
 800a7e4:	2800      	cmp	r0, #0
 800a7e6:	d0e8      	beq.n	800a7ba <pow+0x4a>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	4639      	mov	r1, r7
 800a7f0:	f7f6 f974 	bl	8000adc <__aeabi_dcmplt>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d0e0      	beq.n	800a7ba <pow+0x4a>
 800a7f8:	f7fb faf4 	bl	8005de4 <__errno>
 800a7fc:	2321      	movs	r3, #33	; 0x21
 800a7fe:	6003      	str	r3, [r0, #0]
 800a800:	2400      	movs	r4, #0
 800a802:	4d2f      	ldr	r5, [pc, #188]	; (800a8c0 <pow+0x150>)
 800a804:	e7d9      	b.n	800a7ba <pow+0x4a>
 800a806:	ec45 4b10 	vmov	d0, r4, r5
 800a80a:	f000 fe40 	bl	800b48e <finite>
 800a80e:	bbb8      	cbnz	r0, 800a880 <pow+0x110>
 800a810:	ec49 8b10 	vmov	d0, r8, r9
 800a814:	f000 fe3b 	bl	800b48e <finite>
 800a818:	b390      	cbz	r0, 800a880 <pow+0x110>
 800a81a:	ec47 6b10 	vmov	d0, r6, r7
 800a81e:	f000 fe36 	bl	800b48e <finite>
 800a822:	b368      	cbz	r0, 800a880 <pow+0x110>
 800a824:	4622      	mov	r2, r4
 800a826:	462b      	mov	r3, r5
 800a828:	4620      	mov	r0, r4
 800a82a:	4629      	mov	r1, r5
 800a82c:	f7f6 f97e 	bl	8000b2c <__aeabi_dcmpun>
 800a830:	b160      	cbz	r0, 800a84c <pow+0xdc>
 800a832:	f7fb fad7 	bl	8005de4 <__errno>
 800a836:	2321      	movs	r3, #33	; 0x21
 800a838:	6003      	str	r3, [r0, #0]
 800a83a:	2200      	movs	r2, #0
 800a83c:	2300      	movs	r3, #0
 800a83e:	4610      	mov	r0, r2
 800a840:	4619      	mov	r1, r3
 800a842:	f7f6 f803 	bl	800084c <__aeabi_ddiv>
 800a846:	4604      	mov	r4, r0
 800a848:	460d      	mov	r5, r1
 800a84a:	e7b6      	b.n	800a7ba <pow+0x4a>
 800a84c:	f7fb faca 	bl	8005de4 <__errno>
 800a850:	2322      	movs	r3, #34	; 0x22
 800a852:	6003      	str	r3, [r0, #0]
 800a854:	2200      	movs	r2, #0
 800a856:	2300      	movs	r3, #0
 800a858:	4640      	mov	r0, r8
 800a85a:	4649      	mov	r1, r9
 800a85c:	f7f6 f93e 	bl	8000adc <__aeabi_dcmplt>
 800a860:	2400      	movs	r4, #0
 800a862:	b158      	cbz	r0, 800a87c <pow+0x10c>
 800a864:	ec47 6b10 	vmov	d0, r6, r7
 800a868:	f000 fe1c 	bl	800b4a4 <rint>
 800a86c:	4632      	mov	r2, r6
 800a86e:	ec51 0b10 	vmov	r0, r1, d0
 800a872:	463b      	mov	r3, r7
 800a874:	f7f6 f928 	bl	8000ac8 <__aeabi_dcmpeq>
 800a878:	2800      	cmp	r0, #0
 800a87a:	d0c2      	beq.n	800a802 <pow+0x92>
 800a87c:	4d11      	ldr	r5, [pc, #68]	; (800a8c4 <pow+0x154>)
 800a87e:	e79c      	b.n	800a7ba <pow+0x4a>
 800a880:	2200      	movs	r2, #0
 800a882:	2300      	movs	r3, #0
 800a884:	4620      	mov	r0, r4
 800a886:	4629      	mov	r1, r5
 800a888:	f7f6 f91e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d094      	beq.n	800a7ba <pow+0x4a>
 800a890:	ec49 8b10 	vmov	d0, r8, r9
 800a894:	f000 fdfb 	bl	800b48e <finite>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d08e      	beq.n	800a7ba <pow+0x4a>
 800a89c:	ec47 6b10 	vmov	d0, r6, r7
 800a8a0:	f000 fdf5 	bl	800b48e <finite>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	d088      	beq.n	800a7ba <pow+0x4a>
 800a8a8:	f7fb fa9c 	bl	8005de4 <__errno>
 800a8ac:	2322      	movs	r3, #34	; 0x22
 800a8ae:	6003      	str	r3, [r0, #0]
 800a8b0:	2400      	movs	r4, #0
 800a8b2:	2500      	movs	r5, #0
 800a8b4:	e781      	b.n	800a7ba <pow+0x4a>
 800a8b6:	4d04      	ldr	r5, [pc, #16]	; (800a8c8 <pow+0x158>)
 800a8b8:	2400      	movs	r4, #0
 800a8ba:	e77e      	b.n	800a7ba <pow+0x4a>
 800a8bc:	20000290 	.word	0x20000290
 800a8c0:	fff00000 	.word	0xfff00000
 800a8c4:	7ff00000 	.word	0x7ff00000
 800a8c8:	3ff00000 	.word	0x3ff00000
 800a8cc:	00000000 	.word	0x00000000

0800a8d0 <__ieee754_pow>:
 800a8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d4:	ed2d 8b06 	vpush	{d8-d10}
 800a8d8:	b08d      	sub	sp, #52	; 0x34
 800a8da:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a8de:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800a8e2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800a8e6:	ea56 0100 	orrs.w	r1, r6, r0
 800a8ea:	ec53 2b10 	vmov	r2, r3, d0
 800a8ee:	f000 84d1 	beq.w	800b294 <__ieee754_pow+0x9c4>
 800a8f2:	497f      	ldr	r1, [pc, #508]	; (800aaf0 <__ieee754_pow+0x220>)
 800a8f4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800a8f8:	428c      	cmp	r4, r1
 800a8fa:	ee10 8a10 	vmov	r8, s0
 800a8fe:	4699      	mov	r9, r3
 800a900:	dc09      	bgt.n	800a916 <__ieee754_pow+0x46>
 800a902:	d103      	bne.n	800a90c <__ieee754_pow+0x3c>
 800a904:	b97a      	cbnz	r2, 800a926 <__ieee754_pow+0x56>
 800a906:	42a6      	cmp	r6, r4
 800a908:	dd02      	ble.n	800a910 <__ieee754_pow+0x40>
 800a90a:	e00c      	b.n	800a926 <__ieee754_pow+0x56>
 800a90c:	428e      	cmp	r6, r1
 800a90e:	dc02      	bgt.n	800a916 <__ieee754_pow+0x46>
 800a910:	428e      	cmp	r6, r1
 800a912:	d110      	bne.n	800a936 <__ieee754_pow+0x66>
 800a914:	b178      	cbz	r0, 800a936 <__ieee754_pow+0x66>
 800a916:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a91a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a91e:	ea54 0308 	orrs.w	r3, r4, r8
 800a922:	f000 84b7 	beq.w	800b294 <__ieee754_pow+0x9c4>
 800a926:	4873      	ldr	r0, [pc, #460]	; (800aaf4 <__ieee754_pow+0x224>)
 800a928:	b00d      	add	sp, #52	; 0x34
 800a92a:	ecbd 8b06 	vpop	{d8-d10}
 800a92e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a932:	f7ff b931 	b.w	8009b98 <nan>
 800a936:	f1b9 0f00 	cmp.w	r9, #0
 800a93a:	da36      	bge.n	800a9aa <__ieee754_pow+0xda>
 800a93c:	496e      	ldr	r1, [pc, #440]	; (800aaf8 <__ieee754_pow+0x228>)
 800a93e:	428e      	cmp	r6, r1
 800a940:	dc51      	bgt.n	800a9e6 <__ieee754_pow+0x116>
 800a942:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800a946:	428e      	cmp	r6, r1
 800a948:	f340 84af 	ble.w	800b2aa <__ieee754_pow+0x9da>
 800a94c:	1531      	asrs	r1, r6, #20
 800a94e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a952:	2914      	cmp	r1, #20
 800a954:	dd0f      	ble.n	800a976 <__ieee754_pow+0xa6>
 800a956:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800a95a:	fa20 fc01 	lsr.w	ip, r0, r1
 800a95e:	fa0c f101 	lsl.w	r1, ip, r1
 800a962:	4281      	cmp	r1, r0
 800a964:	f040 84a1 	bne.w	800b2aa <__ieee754_pow+0x9da>
 800a968:	f00c 0c01 	and.w	ip, ip, #1
 800a96c:	f1cc 0102 	rsb	r1, ip, #2
 800a970:	9100      	str	r1, [sp, #0]
 800a972:	b180      	cbz	r0, 800a996 <__ieee754_pow+0xc6>
 800a974:	e059      	b.n	800aa2a <__ieee754_pow+0x15a>
 800a976:	2800      	cmp	r0, #0
 800a978:	d155      	bne.n	800aa26 <__ieee754_pow+0x156>
 800a97a:	f1c1 0114 	rsb	r1, r1, #20
 800a97e:	fa46 fc01 	asr.w	ip, r6, r1
 800a982:	fa0c f101 	lsl.w	r1, ip, r1
 800a986:	42b1      	cmp	r1, r6
 800a988:	f040 848c 	bne.w	800b2a4 <__ieee754_pow+0x9d4>
 800a98c:	f00c 0c01 	and.w	ip, ip, #1
 800a990:	f1cc 0102 	rsb	r1, ip, #2
 800a994:	9100      	str	r1, [sp, #0]
 800a996:	4959      	ldr	r1, [pc, #356]	; (800aafc <__ieee754_pow+0x22c>)
 800a998:	428e      	cmp	r6, r1
 800a99a:	d12d      	bne.n	800a9f8 <__ieee754_pow+0x128>
 800a99c:	2f00      	cmp	r7, #0
 800a99e:	da79      	bge.n	800aa94 <__ieee754_pow+0x1c4>
 800a9a0:	4956      	ldr	r1, [pc, #344]	; (800aafc <__ieee754_pow+0x22c>)
 800a9a2:	2000      	movs	r0, #0
 800a9a4:	f7f5 ff52 	bl	800084c <__aeabi_ddiv>
 800a9a8:	e016      	b.n	800a9d8 <__ieee754_pow+0x108>
 800a9aa:	2100      	movs	r1, #0
 800a9ac:	9100      	str	r1, [sp, #0]
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	d13b      	bne.n	800aa2a <__ieee754_pow+0x15a>
 800a9b2:	494f      	ldr	r1, [pc, #316]	; (800aaf0 <__ieee754_pow+0x220>)
 800a9b4:	428e      	cmp	r6, r1
 800a9b6:	d1ee      	bne.n	800a996 <__ieee754_pow+0xc6>
 800a9b8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a9bc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a9c0:	ea53 0308 	orrs.w	r3, r3, r8
 800a9c4:	f000 8466 	beq.w	800b294 <__ieee754_pow+0x9c4>
 800a9c8:	4b4d      	ldr	r3, [pc, #308]	; (800ab00 <__ieee754_pow+0x230>)
 800a9ca:	429c      	cmp	r4, r3
 800a9cc:	dd0d      	ble.n	800a9ea <__ieee754_pow+0x11a>
 800a9ce:	2f00      	cmp	r7, #0
 800a9d0:	f280 8464 	bge.w	800b29c <__ieee754_pow+0x9cc>
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	2100      	movs	r1, #0
 800a9d8:	ec41 0b10 	vmov	d0, r0, r1
 800a9dc:	b00d      	add	sp, #52	; 0x34
 800a9de:	ecbd 8b06 	vpop	{d8-d10}
 800a9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e6:	2102      	movs	r1, #2
 800a9e8:	e7e0      	b.n	800a9ac <__ieee754_pow+0xdc>
 800a9ea:	2f00      	cmp	r7, #0
 800a9ec:	daf2      	bge.n	800a9d4 <__ieee754_pow+0x104>
 800a9ee:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800a9f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a9f6:	e7ef      	b.n	800a9d8 <__ieee754_pow+0x108>
 800a9f8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800a9fc:	d104      	bne.n	800aa08 <__ieee754_pow+0x138>
 800a9fe:	4610      	mov	r0, r2
 800aa00:	4619      	mov	r1, r3
 800aa02:	f7f5 fdf9 	bl	80005f8 <__aeabi_dmul>
 800aa06:	e7e7      	b.n	800a9d8 <__ieee754_pow+0x108>
 800aa08:	493e      	ldr	r1, [pc, #248]	; (800ab04 <__ieee754_pow+0x234>)
 800aa0a:	428f      	cmp	r7, r1
 800aa0c:	d10d      	bne.n	800aa2a <__ieee754_pow+0x15a>
 800aa0e:	f1b9 0f00 	cmp.w	r9, #0
 800aa12:	db0a      	blt.n	800aa2a <__ieee754_pow+0x15a>
 800aa14:	ec43 2b10 	vmov	d0, r2, r3
 800aa18:	b00d      	add	sp, #52	; 0x34
 800aa1a:	ecbd 8b06 	vpop	{d8-d10}
 800aa1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa22:	f000 bc77 	b.w	800b314 <__ieee754_sqrt>
 800aa26:	2100      	movs	r1, #0
 800aa28:	9100      	str	r1, [sp, #0]
 800aa2a:	ec43 2b10 	vmov	d0, r2, r3
 800aa2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa32:	f000 fd23 	bl	800b47c <fabs>
 800aa36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa3a:	ec51 0b10 	vmov	r0, r1, d0
 800aa3e:	f1b8 0f00 	cmp.w	r8, #0
 800aa42:	d12a      	bne.n	800aa9a <__ieee754_pow+0x1ca>
 800aa44:	b12c      	cbz	r4, 800aa52 <__ieee754_pow+0x182>
 800aa46:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800aafc <__ieee754_pow+0x22c>
 800aa4a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800aa4e:	45e6      	cmp	lr, ip
 800aa50:	d123      	bne.n	800aa9a <__ieee754_pow+0x1ca>
 800aa52:	2f00      	cmp	r7, #0
 800aa54:	da05      	bge.n	800aa62 <__ieee754_pow+0x192>
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	2000      	movs	r0, #0
 800aa5c:	4927      	ldr	r1, [pc, #156]	; (800aafc <__ieee754_pow+0x22c>)
 800aa5e:	f7f5 fef5 	bl	800084c <__aeabi_ddiv>
 800aa62:	f1b9 0f00 	cmp.w	r9, #0
 800aa66:	dab7      	bge.n	800a9d8 <__ieee754_pow+0x108>
 800aa68:	9b00      	ldr	r3, [sp, #0]
 800aa6a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800aa6e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800aa72:	4323      	orrs	r3, r4
 800aa74:	d108      	bne.n	800aa88 <__ieee754_pow+0x1b8>
 800aa76:	4602      	mov	r2, r0
 800aa78:	460b      	mov	r3, r1
 800aa7a:	4610      	mov	r0, r2
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	f7f5 fc03 	bl	8000288 <__aeabi_dsub>
 800aa82:	4602      	mov	r2, r0
 800aa84:	460b      	mov	r3, r1
 800aa86:	e78d      	b.n	800a9a4 <__ieee754_pow+0xd4>
 800aa88:	9b00      	ldr	r3, [sp, #0]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d1a4      	bne.n	800a9d8 <__ieee754_pow+0x108>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa94:	4610      	mov	r0, r2
 800aa96:	4619      	mov	r1, r3
 800aa98:	e79e      	b.n	800a9d8 <__ieee754_pow+0x108>
 800aa9a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800aa9e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800aaa2:	950a      	str	r5, [sp, #40]	; 0x28
 800aaa4:	9d00      	ldr	r5, [sp, #0]
 800aaa6:	46ac      	mov	ip, r5
 800aaa8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800aaaa:	ea5c 0505 	orrs.w	r5, ip, r5
 800aaae:	d0e4      	beq.n	800aa7a <__ieee754_pow+0x1aa>
 800aab0:	4b15      	ldr	r3, [pc, #84]	; (800ab08 <__ieee754_pow+0x238>)
 800aab2:	429e      	cmp	r6, r3
 800aab4:	f340 80fc 	ble.w	800acb0 <__ieee754_pow+0x3e0>
 800aab8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800aabc:	429e      	cmp	r6, r3
 800aabe:	4b10      	ldr	r3, [pc, #64]	; (800ab00 <__ieee754_pow+0x230>)
 800aac0:	dd07      	ble.n	800aad2 <__ieee754_pow+0x202>
 800aac2:	429c      	cmp	r4, r3
 800aac4:	dc0a      	bgt.n	800aadc <__ieee754_pow+0x20c>
 800aac6:	2f00      	cmp	r7, #0
 800aac8:	da84      	bge.n	800a9d4 <__ieee754_pow+0x104>
 800aaca:	a307      	add	r3, pc, #28	; (adr r3, 800aae8 <__ieee754_pow+0x218>)
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	e795      	b.n	800a9fe <__ieee754_pow+0x12e>
 800aad2:	429c      	cmp	r4, r3
 800aad4:	dbf7      	blt.n	800aac6 <__ieee754_pow+0x1f6>
 800aad6:	4b09      	ldr	r3, [pc, #36]	; (800aafc <__ieee754_pow+0x22c>)
 800aad8:	429c      	cmp	r4, r3
 800aada:	dd17      	ble.n	800ab0c <__ieee754_pow+0x23c>
 800aadc:	2f00      	cmp	r7, #0
 800aade:	dcf4      	bgt.n	800aaca <__ieee754_pow+0x1fa>
 800aae0:	e778      	b.n	800a9d4 <__ieee754_pow+0x104>
 800aae2:	bf00      	nop
 800aae4:	f3af 8000 	nop.w
 800aae8:	8800759c 	.word	0x8800759c
 800aaec:	7e37e43c 	.word	0x7e37e43c
 800aaf0:	7ff00000 	.word	0x7ff00000
 800aaf4:	0800bc68 	.word	0x0800bc68
 800aaf8:	433fffff 	.word	0x433fffff
 800aafc:	3ff00000 	.word	0x3ff00000
 800ab00:	3fefffff 	.word	0x3fefffff
 800ab04:	3fe00000 	.word	0x3fe00000
 800ab08:	41e00000 	.word	0x41e00000
 800ab0c:	4b64      	ldr	r3, [pc, #400]	; (800aca0 <__ieee754_pow+0x3d0>)
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f7f5 fbba 	bl	8000288 <__aeabi_dsub>
 800ab14:	a356      	add	r3, pc, #344	; (adr r3, 800ac70 <__ieee754_pow+0x3a0>)
 800ab16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	460d      	mov	r5, r1
 800ab1e:	f7f5 fd6b 	bl	80005f8 <__aeabi_dmul>
 800ab22:	a355      	add	r3, pc, #340	; (adr r3, 800ac78 <__ieee754_pow+0x3a8>)
 800ab24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab28:	4606      	mov	r6, r0
 800ab2a:	460f      	mov	r7, r1
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	4629      	mov	r1, r5
 800ab30:	f7f5 fd62 	bl	80005f8 <__aeabi_dmul>
 800ab34:	4b5b      	ldr	r3, [pc, #364]	; (800aca4 <__ieee754_pow+0x3d4>)
 800ab36:	4682      	mov	sl, r0
 800ab38:	468b      	mov	fp, r1
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	4629      	mov	r1, r5
 800ab40:	f7f5 fd5a 	bl	80005f8 <__aeabi_dmul>
 800ab44:	4602      	mov	r2, r0
 800ab46:	460b      	mov	r3, r1
 800ab48:	a14d      	add	r1, pc, #308	; (adr r1, 800ac80 <__ieee754_pow+0x3b0>)
 800ab4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab4e:	f7f5 fb9b 	bl	8000288 <__aeabi_dsub>
 800ab52:	4622      	mov	r2, r4
 800ab54:	462b      	mov	r3, r5
 800ab56:	f7f5 fd4f 	bl	80005f8 <__aeabi_dmul>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	2000      	movs	r0, #0
 800ab60:	4951      	ldr	r1, [pc, #324]	; (800aca8 <__ieee754_pow+0x3d8>)
 800ab62:	f7f5 fb91 	bl	8000288 <__aeabi_dsub>
 800ab66:	4622      	mov	r2, r4
 800ab68:	4680      	mov	r8, r0
 800ab6a:	4689      	mov	r9, r1
 800ab6c:	462b      	mov	r3, r5
 800ab6e:	4620      	mov	r0, r4
 800ab70:	4629      	mov	r1, r5
 800ab72:	f7f5 fd41 	bl	80005f8 <__aeabi_dmul>
 800ab76:	4602      	mov	r2, r0
 800ab78:	460b      	mov	r3, r1
 800ab7a:	4640      	mov	r0, r8
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	f7f5 fd3b 	bl	80005f8 <__aeabi_dmul>
 800ab82:	a341      	add	r3, pc, #260	; (adr r3, 800ac88 <__ieee754_pow+0x3b8>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	f7f5 fd36 	bl	80005f8 <__aeabi_dmul>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4650      	mov	r0, sl
 800ab92:	4659      	mov	r1, fp
 800ab94:	f7f5 fb78 	bl	8000288 <__aeabi_dsub>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4680      	mov	r8, r0
 800ab9e:	4689      	mov	r9, r1
 800aba0:	4630      	mov	r0, r6
 800aba2:	4639      	mov	r1, r7
 800aba4:	f7f5 fb72 	bl	800028c <__adddf3>
 800aba8:	2400      	movs	r4, #0
 800abaa:	4632      	mov	r2, r6
 800abac:	463b      	mov	r3, r7
 800abae:	4620      	mov	r0, r4
 800abb0:	460d      	mov	r5, r1
 800abb2:	f7f5 fb69 	bl	8000288 <__aeabi_dsub>
 800abb6:	4602      	mov	r2, r0
 800abb8:	460b      	mov	r3, r1
 800abba:	4640      	mov	r0, r8
 800abbc:	4649      	mov	r1, r9
 800abbe:	f7f5 fb63 	bl	8000288 <__aeabi_dsub>
 800abc2:	9b00      	ldr	r3, [sp, #0]
 800abc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abc6:	3b01      	subs	r3, #1
 800abc8:	4313      	orrs	r3, r2
 800abca:	4682      	mov	sl, r0
 800abcc:	468b      	mov	fp, r1
 800abce:	f040 81f1 	bne.w	800afb4 <__ieee754_pow+0x6e4>
 800abd2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800ac90 <__ieee754_pow+0x3c0>
 800abd6:	eeb0 8a47 	vmov.f32	s16, s14
 800abda:	eef0 8a67 	vmov.f32	s17, s15
 800abde:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800abe2:	2600      	movs	r6, #0
 800abe4:	4632      	mov	r2, r6
 800abe6:	463b      	mov	r3, r7
 800abe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abec:	f7f5 fb4c 	bl	8000288 <__aeabi_dsub>
 800abf0:	4622      	mov	r2, r4
 800abf2:	462b      	mov	r3, r5
 800abf4:	f7f5 fd00 	bl	80005f8 <__aeabi_dmul>
 800abf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abfc:	4680      	mov	r8, r0
 800abfe:	4689      	mov	r9, r1
 800ac00:	4650      	mov	r0, sl
 800ac02:	4659      	mov	r1, fp
 800ac04:	f7f5 fcf8 	bl	80005f8 <__aeabi_dmul>
 800ac08:	4602      	mov	r2, r0
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	4640      	mov	r0, r8
 800ac0e:	4649      	mov	r1, r9
 800ac10:	f7f5 fb3c 	bl	800028c <__adddf3>
 800ac14:	4632      	mov	r2, r6
 800ac16:	463b      	mov	r3, r7
 800ac18:	4680      	mov	r8, r0
 800ac1a:	4689      	mov	r9, r1
 800ac1c:	4620      	mov	r0, r4
 800ac1e:	4629      	mov	r1, r5
 800ac20:	f7f5 fcea 	bl	80005f8 <__aeabi_dmul>
 800ac24:	460b      	mov	r3, r1
 800ac26:	4604      	mov	r4, r0
 800ac28:	460d      	mov	r5, r1
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	4649      	mov	r1, r9
 800ac2e:	4640      	mov	r0, r8
 800ac30:	f7f5 fb2c 	bl	800028c <__adddf3>
 800ac34:	4b1d      	ldr	r3, [pc, #116]	; (800acac <__ieee754_pow+0x3dc>)
 800ac36:	4299      	cmp	r1, r3
 800ac38:	ec45 4b19 	vmov	d9, r4, r5
 800ac3c:	4606      	mov	r6, r0
 800ac3e:	460f      	mov	r7, r1
 800ac40:	468b      	mov	fp, r1
 800ac42:	f340 82fe 	ble.w	800b242 <__ieee754_pow+0x972>
 800ac46:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ac4a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ac4e:	4303      	orrs	r3, r0
 800ac50:	f000 81f0 	beq.w	800b034 <__ieee754_pow+0x764>
 800ac54:	a310      	add	r3, pc, #64	; (adr r3, 800ac98 <__ieee754_pow+0x3c8>)
 800ac56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5a:	ec51 0b18 	vmov	r0, r1, d8
 800ac5e:	f7f5 fccb 	bl	80005f8 <__aeabi_dmul>
 800ac62:	a30d      	add	r3, pc, #52	; (adr r3, 800ac98 <__ieee754_pow+0x3c8>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	e6cb      	b.n	800aa02 <__ieee754_pow+0x132>
 800ac6a:	bf00      	nop
 800ac6c:	f3af 8000 	nop.w
 800ac70:	60000000 	.word	0x60000000
 800ac74:	3ff71547 	.word	0x3ff71547
 800ac78:	f85ddf44 	.word	0xf85ddf44
 800ac7c:	3e54ae0b 	.word	0x3e54ae0b
 800ac80:	55555555 	.word	0x55555555
 800ac84:	3fd55555 	.word	0x3fd55555
 800ac88:	652b82fe 	.word	0x652b82fe
 800ac8c:	3ff71547 	.word	0x3ff71547
 800ac90:	00000000 	.word	0x00000000
 800ac94:	bff00000 	.word	0xbff00000
 800ac98:	8800759c 	.word	0x8800759c
 800ac9c:	7e37e43c 	.word	0x7e37e43c
 800aca0:	3ff00000 	.word	0x3ff00000
 800aca4:	3fd00000 	.word	0x3fd00000
 800aca8:	3fe00000 	.word	0x3fe00000
 800acac:	408fffff 	.word	0x408fffff
 800acb0:	4bd7      	ldr	r3, [pc, #860]	; (800b010 <__ieee754_pow+0x740>)
 800acb2:	ea03 0309 	and.w	r3, r3, r9
 800acb6:	2200      	movs	r2, #0
 800acb8:	b92b      	cbnz	r3, 800acc6 <__ieee754_pow+0x3f6>
 800acba:	4bd6      	ldr	r3, [pc, #856]	; (800b014 <__ieee754_pow+0x744>)
 800acbc:	f7f5 fc9c 	bl	80005f8 <__aeabi_dmul>
 800acc0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800acc4:	460c      	mov	r4, r1
 800acc6:	1523      	asrs	r3, r4, #20
 800acc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800accc:	4413      	add	r3, r2
 800acce:	9309      	str	r3, [sp, #36]	; 0x24
 800acd0:	4bd1      	ldr	r3, [pc, #836]	; (800b018 <__ieee754_pow+0x748>)
 800acd2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800acd6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800acda:	429c      	cmp	r4, r3
 800acdc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ace0:	dd08      	ble.n	800acf4 <__ieee754_pow+0x424>
 800ace2:	4bce      	ldr	r3, [pc, #824]	; (800b01c <__ieee754_pow+0x74c>)
 800ace4:	429c      	cmp	r4, r3
 800ace6:	f340 8163 	ble.w	800afb0 <__ieee754_pow+0x6e0>
 800acea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acec:	3301      	adds	r3, #1
 800acee:	9309      	str	r3, [sp, #36]	; 0x24
 800acf0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800acf4:	2400      	movs	r4, #0
 800acf6:	00e3      	lsls	r3, r4, #3
 800acf8:	930b      	str	r3, [sp, #44]	; 0x2c
 800acfa:	4bc9      	ldr	r3, [pc, #804]	; (800b020 <__ieee754_pow+0x750>)
 800acfc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad00:	ed93 7b00 	vldr	d7, [r3]
 800ad04:	4629      	mov	r1, r5
 800ad06:	ec53 2b17 	vmov	r2, r3, d7
 800ad0a:	eeb0 8a47 	vmov.f32	s16, s14
 800ad0e:	eef0 8a67 	vmov.f32	s17, s15
 800ad12:	4682      	mov	sl, r0
 800ad14:	f7f5 fab8 	bl	8000288 <__aeabi_dsub>
 800ad18:	4652      	mov	r2, sl
 800ad1a:	4606      	mov	r6, r0
 800ad1c:	460f      	mov	r7, r1
 800ad1e:	462b      	mov	r3, r5
 800ad20:	ec51 0b18 	vmov	r0, r1, d8
 800ad24:	f7f5 fab2 	bl	800028c <__adddf3>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	460b      	mov	r3, r1
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	49bd      	ldr	r1, [pc, #756]	; (800b024 <__ieee754_pow+0x754>)
 800ad30:	f7f5 fd8c 	bl	800084c <__aeabi_ddiv>
 800ad34:	ec41 0b19 	vmov	d9, r0, r1
 800ad38:	4602      	mov	r2, r0
 800ad3a:	460b      	mov	r3, r1
 800ad3c:	4630      	mov	r0, r6
 800ad3e:	4639      	mov	r1, r7
 800ad40:	f7f5 fc5a 	bl	80005f8 <__aeabi_dmul>
 800ad44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad50:	2300      	movs	r3, #0
 800ad52:	9304      	str	r3, [sp, #16]
 800ad54:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800ad58:	46ab      	mov	fp, r5
 800ad5a:	106d      	asrs	r5, r5, #1
 800ad5c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ad60:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ad64:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ad68:	2200      	movs	r2, #0
 800ad6a:	4640      	mov	r0, r8
 800ad6c:	4649      	mov	r1, r9
 800ad6e:	4614      	mov	r4, r2
 800ad70:	461d      	mov	r5, r3
 800ad72:	f7f5 fc41 	bl	80005f8 <__aeabi_dmul>
 800ad76:	4602      	mov	r2, r0
 800ad78:	460b      	mov	r3, r1
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	f7f5 fa83 	bl	8000288 <__aeabi_dsub>
 800ad82:	ec53 2b18 	vmov	r2, r3, d8
 800ad86:	4606      	mov	r6, r0
 800ad88:	460f      	mov	r7, r1
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	f7f5 fa7b 	bl	8000288 <__aeabi_dsub>
 800ad92:	4602      	mov	r2, r0
 800ad94:	460b      	mov	r3, r1
 800ad96:	4650      	mov	r0, sl
 800ad98:	4659      	mov	r1, fp
 800ad9a:	f7f5 fa75 	bl	8000288 <__aeabi_dsub>
 800ad9e:	4642      	mov	r2, r8
 800ada0:	464b      	mov	r3, r9
 800ada2:	f7f5 fc29 	bl	80005f8 <__aeabi_dmul>
 800ada6:	4602      	mov	r2, r0
 800ada8:	460b      	mov	r3, r1
 800adaa:	4630      	mov	r0, r6
 800adac:	4639      	mov	r1, r7
 800adae:	f7f5 fa6b 	bl	8000288 <__aeabi_dsub>
 800adb2:	ec53 2b19 	vmov	r2, r3, d9
 800adb6:	f7f5 fc1f 	bl	80005f8 <__aeabi_dmul>
 800adba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adbe:	ec41 0b18 	vmov	d8, r0, r1
 800adc2:	4610      	mov	r0, r2
 800adc4:	4619      	mov	r1, r3
 800adc6:	f7f5 fc17 	bl	80005f8 <__aeabi_dmul>
 800adca:	a37d      	add	r3, pc, #500	; (adr r3, 800afc0 <__ieee754_pow+0x6f0>)
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	4604      	mov	r4, r0
 800add2:	460d      	mov	r5, r1
 800add4:	f7f5 fc10 	bl	80005f8 <__aeabi_dmul>
 800add8:	a37b      	add	r3, pc, #492	; (adr r3, 800afc8 <__ieee754_pow+0x6f8>)
 800adda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adde:	f7f5 fa55 	bl	800028c <__adddf3>
 800ade2:	4622      	mov	r2, r4
 800ade4:	462b      	mov	r3, r5
 800ade6:	f7f5 fc07 	bl	80005f8 <__aeabi_dmul>
 800adea:	a379      	add	r3, pc, #484	; (adr r3, 800afd0 <__ieee754_pow+0x700>)
 800adec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf0:	f7f5 fa4c 	bl	800028c <__adddf3>
 800adf4:	4622      	mov	r2, r4
 800adf6:	462b      	mov	r3, r5
 800adf8:	f7f5 fbfe 	bl	80005f8 <__aeabi_dmul>
 800adfc:	a376      	add	r3, pc, #472	; (adr r3, 800afd8 <__ieee754_pow+0x708>)
 800adfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae02:	f7f5 fa43 	bl	800028c <__adddf3>
 800ae06:	4622      	mov	r2, r4
 800ae08:	462b      	mov	r3, r5
 800ae0a:	f7f5 fbf5 	bl	80005f8 <__aeabi_dmul>
 800ae0e:	a374      	add	r3, pc, #464	; (adr r3, 800afe0 <__ieee754_pow+0x710>)
 800ae10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae14:	f7f5 fa3a 	bl	800028c <__adddf3>
 800ae18:	4622      	mov	r2, r4
 800ae1a:	462b      	mov	r3, r5
 800ae1c:	f7f5 fbec 	bl	80005f8 <__aeabi_dmul>
 800ae20:	a371      	add	r3, pc, #452	; (adr r3, 800afe8 <__ieee754_pow+0x718>)
 800ae22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae26:	f7f5 fa31 	bl	800028c <__adddf3>
 800ae2a:	4622      	mov	r2, r4
 800ae2c:	4606      	mov	r6, r0
 800ae2e:	460f      	mov	r7, r1
 800ae30:	462b      	mov	r3, r5
 800ae32:	4620      	mov	r0, r4
 800ae34:	4629      	mov	r1, r5
 800ae36:	f7f5 fbdf 	bl	80005f8 <__aeabi_dmul>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	4630      	mov	r0, r6
 800ae40:	4639      	mov	r1, r7
 800ae42:	f7f5 fbd9 	bl	80005f8 <__aeabi_dmul>
 800ae46:	4642      	mov	r2, r8
 800ae48:	4604      	mov	r4, r0
 800ae4a:	460d      	mov	r5, r1
 800ae4c:	464b      	mov	r3, r9
 800ae4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae52:	f7f5 fa1b 	bl	800028c <__adddf3>
 800ae56:	ec53 2b18 	vmov	r2, r3, d8
 800ae5a:	f7f5 fbcd 	bl	80005f8 <__aeabi_dmul>
 800ae5e:	4622      	mov	r2, r4
 800ae60:	462b      	mov	r3, r5
 800ae62:	f7f5 fa13 	bl	800028c <__adddf3>
 800ae66:	4642      	mov	r2, r8
 800ae68:	4682      	mov	sl, r0
 800ae6a:	468b      	mov	fp, r1
 800ae6c:	464b      	mov	r3, r9
 800ae6e:	4640      	mov	r0, r8
 800ae70:	4649      	mov	r1, r9
 800ae72:	f7f5 fbc1 	bl	80005f8 <__aeabi_dmul>
 800ae76:	4b6c      	ldr	r3, [pc, #432]	; (800b028 <__ieee754_pow+0x758>)
 800ae78:	2200      	movs	r2, #0
 800ae7a:	4606      	mov	r6, r0
 800ae7c:	460f      	mov	r7, r1
 800ae7e:	f7f5 fa05 	bl	800028c <__adddf3>
 800ae82:	4652      	mov	r2, sl
 800ae84:	465b      	mov	r3, fp
 800ae86:	f7f5 fa01 	bl	800028c <__adddf3>
 800ae8a:	9c04      	ldr	r4, [sp, #16]
 800ae8c:	460d      	mov	r5, r1
 800ae8e:	4622      	mov	r2, r4
 800ae90:	460b      	mov	r3, r1
 800ae92:	4640      	mov	r0, r8
 800ae94:	4649      	mov	r1, r9
 800ae96:	f7f5 fbaf 	bl	80005f8 <__aeabi_dmul>
 800ae9a:	4b63      	ldr	r3, [pc, #396]	; (800b028 <__ieee754_pow+0x758>)
 800ae9c:	4680      	mov	r8, r0
 800ae9e:	4689      	mov	r9, r1
 800aea0:	2200      	movs	r2, #0
 800aea2:	4620      	mov	r0, r4
 800aea4:	4629      	mov	r1, r5
 800aea6:	f7f5 f9ef 	bl	8000288 <__aeabi_dsub>
 800aeaa:	4632      	mov	r2, r6
 800aeac:	463b      	mov	r3, r7
 800aeae:	f7f5 f9eb 	bl	8000288 <__aeabi_dsub>
 800aeb2:	4602      	mov	r2, r0
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	4650      	mov	r0, sl
 800aeb8:	4659      	mov	r1, fp
 800aeba:	f7f5 f9e5 	bl	8000288 <__aeabi_dsub>
 800aebe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aec2:	f7f5 fb99 	bl	80005f8 <__aeabi_dmul>
 800aec6:	4622      	mov	r2, r4
 800aec8:	4606      	mov	r6, r0
 800aeca:	460f      	mov	r7, r1
 800aecc:	462b      	mov	r3, r5
 800aece:	ec51 0b18 	vmov	r0, r1, d8
 800aed2:	f7f5 fb91 	bl	80005f8 <__aeabi_dmul>
 800aed6:	4602      	mov	r2, r0
 800aed8:	460b      	mov	r3, r1
 800aeda:	4630      	mov	r0, r6
 800aedc:	4639      	mov	r1, r7
 800aede:	f7f5 f9d5 	bl	800028c <__adddf3>
 800aee2:	4606      	mov	r6, r0
 800aee4:	460f      	mov	r7, r1
 800aee6:	4602      	mov	r2, r0
 800aee8:	460b      	mov	r3, r1
 800aeea:	4640      	mov	r0, r8
 800aeec:	4649      	mov	r1, r9
 800aeee:	f7f5 f9cd 	bl	800028c <__adddf3>
 800aef2:	9c04      	ldr	r4, [sp, #16]
 800aef4:	a33e      	add	r3, pc, #248	; (adr r3, 800aff0 <__ieee754_pow+0x720>)
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	4620      	mov	r0, r4
 800aefc:	460d      	mov	r5, r1
 800aefe:	f7f5 fb7b 	bl	80005f8 <__aeabi_dmul>
 800af02:	4642      	mov	r2, r8
 800af04:	ec41 0b18 	vmov	d8, r0, r1
 800af08:	464b      	mov	r3, r9
 800af0a:	4620      	mov	r0, r4
 800af0c:	4629      	mov	r1, r5
 800af0e:	f7f5 f9bb 	bl	8000288 <__aeabi_dsub>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	4630      	mov	r0, r6
 800af18:	4639      	mov	r1, r7
 800af1a:	f7f5 f9b5 	bl	8000288 <__aeabi_dsub>
 800af1e:	a336      	add	r3, pc, #216	; (adr r3, 800aff8 <__ieee754_pow+0x728>)
 800af20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af24:	f7f5 fb68 	bl	80005f8 <__aeabi_dmul>
 800af28:	a335      	add	r3, pc, #212	; (adr r3, 800b000 <__ieee754_pow+0x730>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	4606      	mov	r6, r0
 800af30:	460f      	mov	r7, r1
 800af32:	4620      	mov	r0, r4
 800af34:	4629      	mov	r1, r5
 800af36:	f7f5 fb5f 	bl	80005f8 <__aeabi_dmul>
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	4630      	mov	r0, r6
 800af40:	4639      	mov	r1, r7
 800af42:	f7f5 f9a3 	bl	800028c <__adddf3>
 800af46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af48:	4b38      	ldr	r3, [pc, #224]	; (800b02c <__ieee754_pow+0x75c>)
 800af4a:	4413      	add	r3, r2
 800af4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af50:	f7f5 f99c 	bl	800028c <__adddf3>
 800af54:	4682      	mov	sl, r0
 800af56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af58:	468b      	mov	fp, r1
 800af5a:	f7f5 fae3 	bl	8000524 <__aeabi_i2d>
 800af5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af60:	4b33      	ldr	r3, [pc, #204]	; (800b030 <__ieee754_pow+0x760>)
 800af62:	4413      	add	r3, r2
 800af64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af68:	4606      	mov	r6, r0
 800af6a:	460f      	mov	r7, r1
 800af6c:	4652      	mov	r2, sl
 800af6e:	465b      	mov	r3, fp
 800af70:	ec51 0b18 	vmov	r0, r1, d8
 800af74:	f7f5 f98a 	bl	800028c <__adddf3>
 800af78:	4642      	mov	r2, r8
 800af7a:	464b      	mov	r3, r9
 800af7c:	f7f5 f986 	bl	800028c <__adddf3>
 800af80:	4632      	mov	r2, r6
 800af82:	463b      	mov	r3, r7
 800af84:	f7f5 f982 	bl	800028c <__adddf3>
 800af88:	9c04      	ldr	r4, [sp, #16]
 800af8a:	4632      	mov	r2, r6
 800af8c:	463b      	mov	r3, r7
 800af8e:	4620      	mov	r0, r4
 800af90:	460d      	mov	r5, r1
 800af92:	f7f5 f979 	bl	8000288 <__aeabi_dsub>
 800af96:	4642      	mov	r2, r8
 800af98:	464b      	mov	r3, r9
 800af9a:	f7f5 f975 	bl	8000288 <__aeabi_dsub>
 800af9e:	ec53 2b18 	vmov	r2, r3, d8
 800afa2:	f7f5 f971 	bl	8000288 <__aeabi_dsub>
 800afa6:	4602      	mov	r2, r0
 800afa8:	460b      	mov	r3, r1
 800afaa:	4650      	mov	r0, sl
 800afac:	4659      	mov	r1, fp
 800afae:	e606      	b.n	800abbe <__ieee754_pow+0x2ee>
 800afb0:	2401      	movs	r4, #1
 800afb2:	e6a0      	b.n	800acf6 <__ieee754_pow+0x426>
 800afb4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800b008 <__ieee754_pow+0x738>
 800afb8:	e60d      	b.n	800abd6 <__ieee754_pow+0x306>
 800afba:	bf00      	nop
 800afbc:	f3af 8000 	nop.w
 800afc0:	4a454eef 	.word	0x4a454eef
 800afc4:	3fca7e28 	.word	0x3fca7e28
 800afc8:	93c9db65 	.word	0x93c9db65
 800afcc:	3fcd864a 	.word	0x3fcd864a
 800afd0:	a91d4101 	.word	0xa91d4101
 800afd4:	3fd17460 	.word	0x3fd17460
 800afd8:	518f264d 	.word	0x518f264d
 800afdc:	3fd55555 	.word	0x3fd55555
 800afe0:	db6fabff 	.word	0xdb6fabff
 800afe4:	3fdb6db6 	.word	0x3fdb6db6
 800afe8:	33333303 	.word	0x33333303
 800afec:	3fe33333 	.word	0x3fe33333
 800aff0:	e0000000 	.word	0xe0000000
 800aff4:	3feec709 	.word	0x3feec709
 800aff8:	dc3a03fd 	.word	0xdc3a03fd
 800affc:	3feec709 	.word	0x3feec709
 800b000:	145b01f5 	.word	0x145b01f5
 800b004:	be3e2fe0 	.word	0xbe3e2fe0
 800b008:	00000000 	.word	0x00000000
 800b00c:	3ff00000 	.word	0x3ff00000
 800b010:	7ff00000 	.word	0x7ff00000
 800b014:	43400000 	.word	0x43400000
 800b018:	0003988e 	.word	0x0003988e
 800b01c:	000bb679 	.word	0x000bb679
 800b020:	0800bcd0 	.word	0x0800bcd0
 800b024:	3ff00000 	.word	0x3ff00000
 800b028:	40080000 	.word	0x40080000
 800b02c:	0800bcf0 	.word	0x0800bcf0
 800b030:	0800bce0 	.word	0x0800bce0
 800b034:	a3b5      	add	r3, pc, #724	; (adr r3, 800b30c <__ieee754_pow+0xa3c>)
 800b036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03a:	4640      	mov	r0, r8
 800b03c:	4649      	mov	r1, r9
 800b03e:	f7f5 f925 	bl	800028c <__adddf3>
 800b042:	4622      	mov	r2, r4
 800b044:	ec41 0b1a 	vmov	d10, r0, r1
 800b048:	462b      	mov	r3, r5
 800b04a:	4630      	mov	r0, r6
 800b04c:	4639      	mov	r1, r7
 800b04e:	f7f5 f91b 	bl	8000288 <__aeabi_dsub>
 800b052:	4602      	mov	r2, r0
 800b054:	460b      	mov	r3, r1
 800b056:	ec51 0b1a 	vmov	r0, r1, d10
 800b05a:	f7f5 fd5d 	bl	8000b18 <__aeabi_dcmpgt>
 800b05e:	2800      	cmp	r0, #0
 800b060:	f47f adf8 	bne.w	800ac54 <__ieee754_pow+0x384>
 800b064:	4aa4      	ldr	r2, [pc, #656]	; (800b2f8 <__ieee754_pow+0xa28>)
 800b066:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b06a:	4293      	cmp	r3, r2
 800b06c:	f340 810b 	ble.w	800b286 <__ieee754_pow+0x9b6>
 800b070:	151b      	asrs	r3, r3, #20
 800b072:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b076:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b07a:	fa4a f303 	asr.w	r3, sl, r3
 800b07e:	445b      	add	r3, fp
 800b080:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b084:	4e9d      	ldr	r6, [pc, #628]	; (800b2fc <__ieee754_pow+0xa2c>)
 800b086:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b08a:	4116      	asrs	r6, r2
 800b08c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b090:	2000      	movs	r0, #0
 800b092:	ea23 0106 	bic.w	r1, r3, r6
 800b096:	f1c2 0214 	rsb	r2, r2, #20
 800b09a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b09e:	fa4a fa02 	asr.w	sl, sl, r2
 800b0a2:	f1bb 0f00 	cmp.w	fp, #0
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	460b      	mov	r3, r1
 800b0aa:	4620      	mov	r0, r4
 800b0ac:	4629      	mov	r1, r5
 800b0ae:	bfb8      	it	lt
 800b0b0:	f1ca 0a00 	rsblt	sl, sl, #0
 800b0b4:	f7f5 f8e8 	bl	8000288 <__aeabi_dsub>
 800b0b8:	ec41 0b19 	vmov	d9, r0, r1
 800b0bc:	4642      	mov	r2, r8
 800b0be:	464b      	mov	r3, r9
 800b0c0:	ec51 0b19 	vmov	r0, r1, d9
 800b0c4:	f7f5 f8e2 	bl	800028c <__adddf3>
 800b0c8:	2400      	movs	r4, #0
 800b0ca:	a379      	add	r3, pc, #484	; (adr r3, 800b2b0 <__ieee754_pow+0x9e0>)
 800b0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	460d      	mov	r5, r1
 800b0d4:	f7f5 fa90 	bl	80005f8 <__aeabi_dmul>
 800b0d8:	ec53 2b19 	vmov	r2, r3, d9
 800b0dc:	4606      	mov	r6, r0
 800b0de:	460f      	mov	r7, r1
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	4629      	mov	r1, r5
 800b0e4:	f7f5 f8d0 	bl	8000288 <__aeabi_dsub>
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	4640      	mov	r0, r8
 800b0ee:	4649      	mov	r1, r9
 800b0f0:	f7f5 f8ca 	bl	8000288 <__aeabi_dsub>
 800b0f4:	a370      	add	r3, pc, #448	; (adr r3, 800b2b8 <__ieee754_pow+0x9e8>)
 800b0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fa:	f7f5 fa7d 	bl	80005f8 <__aeabi_dmul>
 800b0fe:	a370      	add	r3, pc, #448	; (adr r3, 800b2c0 <__ieee754_pow+0x9f0>)
 800b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b104:	4680      	mov	r8, r0
 800b106:	4689      	mov	r9, r1
 800b108:	4620      	mov	r0, r4
 800b10a:	4629      	mov	r1, r5
 800b10c:	f7f5 fa74 	bl	80005f8 <__aeabi_dmul>
 800b110:	4602      	mov	r2, r0
 800b112:	460b      	mov	r3, r1
 800b114:	4640      	mov	r0, r8
 800b116:	4649      	mov	r1, r9
 800b118:	f7f5 f8b8 	bl	800028c <__adddf3>
 800b11c:	4604      	mov	r4, r0
 800b11e:	460d      	mov	r5, r1
 800b120:	4602      	mov	r2, r0
 800b122:	460b      	mov	r3, r1
 800b124:	4630      	mov	r0, r6
 800b126:	4639      	mov	r1, r7
 800b128:	f7f5 f8b0 	bl	800028c <__adddf3>
 800b12c:	4632      	mov	r2, r6
 800b12e:	463b      	mov	r3, r7
 800b130:	4680      	mov	r8, r0
 800b132:	4689      	mov	r9, r1
 800b134:	f7f5 f8a8 	bl	8000288 <__aeabi_dsub>
 800b138:	4602      	mov	r2, r0
 800b13a:	460b      	mov	r3, r1
 800b13c:	4620      	mov	r0, r4
 800b13e:	4629      	mov	r1, r5
 800b140:	f7f5 f8a2 	bl	8000288 <__aeabi_dsub>
 800b144:	4642      	mov	r2, r8
 800b146:	4606      	mov	r6, r0
 800b148:	460f      	mov	r7, r1
 800b14a:	464b      	mov	r3, r9
 800b14c:	4640      	mov	r0, r8
 800b14e:	4649      	mov	r1, r9
 800b150:	f7f5 fa52 	bl	80005f8 <__aeabi_dmul>
 800b154:	a35c      	add	r3, pc, #368	; (adr r3, 800b2c8 <__ieee754_pow+0x9f8>)
 800b156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15a:	4604      	mov	r4, r0
 800b15c:	460d      	mov	r5, r1
 800b15e:	f7f5 fa4b 	bl	80005f8 <__aeabi_dmul>
 800b162:	a35b      	add	r3, pc, #364	; (adr r3, 800b2d0 <__ieee754_pow+0xa00>)
 800b164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b168:	f7f5 f88e 	bl	8000288 <__aeabi_dsub>
 800b16c:	4622      	mov	r2, r4
 800b16e:	462b      	mov	r3, r5
 800b170:	f7f5 fa42 	bl	80005f8 <__aeabi_dmul>
 800b174:	a358      	add	r3, pc, #352	; (adr r3, 800b2d8 <__ieee754_pow+0xa08>)
 800b176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17a:	f7f5 f887 	bl	800028c <__adddf3>
 800b17e:	4622      	mov	r2, r4
 800b180:	462b      	mov	r3, r5
 800b182:	f7f5 fa39 	bl	80005f8 <__aeabi_dmul>
 800b186:	a356      	add	r3, pc, #344	; (adr r3, 800b2e0 <__ieee754_pow+0xa10>)
 800b188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18c:	f7f5 f87c 	bl	8000288 <__aeabi_dsub>
 800b190:	4622      	mov	r2, r4
 800b192:	462b      	mov	r3, r5
 800b194:	f7f5 fa30 	bl	80005f8 <__aeabi_dmul>
 800b198:	a353      	add	r3, pc, #332	; (adr r3, 800b2e8 <__ieee754_pow+0xa18>)
 800b19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19e:	f7f5 f875 	bl	800028c <__adddf3>
 800b1a2:	4622      	mov	r2, r4
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	f7f5 fa27 	bl	80005f8 <__aeabi_dmul>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	4640      	mov	r0, r8
 800b1b0:	4649      	mov	r1, r9
 800b1b2:	f7f5 f869 	bl	8000288 <__aeabi_dsub>
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	4640      	mov	r0, r8
 800b1c0:	4649      	mov	r1, r9
 800b1c2:	f7f5 fa19 	bl	80005f8 <__aeabi_dmul>
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	ec41 0b19 	vmov	d9, r0, r1
 800b1cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	f7f5 f858 	bl	8000288 <__aeabi_dsub>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	460b      	mov	r3, r1
 800b1dc:	ec51 0b19 	vmov	r0, r1, d9
 800b1e0:	f7f5 fb34 	bl	800084c <__aeabi_ddiv>
 800b1e4:	4632      	mov	r2, r6
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	460d      	mov	r5, r1
 800b1ea:	463b      	mov	r3, r7
 800b1ec:	4640      	mov	r0, r8
 800b1ee:	4649      	mov	r1, r9
 800b1f0:	f7f5 fa02 	bl	80005f8 <__aeabi_dmul>
 800b1f4:	4632      	mov	r2, r6
 800b1f6:	463b      	mov	r3, r7
 800b1f8:	f7f5 f848 	bl	800028c <__adddf3>
 800b1fc:	4602      	mov	r2, r0
 800b1fe:	460b      	mov	r3, r1
 800b200:	4620      	mov	r0, r4
 800b202:	4629      	mov	r1, r5
 800b204:	f7f5 f840 	bl	8000288 <__aeabi_dsub>
 800b208:	4642      	mov	r2, r8
 800b20a:	464b      	mov	r3, r9
 800b20c:	f7f5 f83c 	bl	8000288 <__aeabi_dsub>
 800b210:	460b      	mov	r3, r1
 800b212:	4602      	mov	r2, r0
 800b214:	493a      	ldr	r1, [pc, #232]	; (800b300 <__ieee754_pow+0xa30>)
 800b216:	2000      	movs	r0, #0
 800b218:	f7f5 f836 	bl	8000288 <__aeabi_dsub>
 800b21c:	e9cd 0100 	strd	r0, r1, [sp]
 800b220:	9b01      	ldr	r3, [sp, #4]
 800b222:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b226:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b22a:	da2f      	bge.n	800b28c <__ieee754_pow+0x9bc>
 800b22c:	4650      	mov	r0, sl
 800b22e:	ed9d 0b00 	vldr	d0, [sp]
 800b232:	f000 f9c1 	bl	800b5b8 <scalbn>
 800b236:	ec51 0b10 	vmov	r0, r1, d0
 800b23a:	ec53 2b18 	vmov	r2, r3, d8
 800b23e:	f7ff bbe0 	b.w	800aa02 <__ieee754_pow+0x132>
 800b242:	4b30      	ldr	r3, [pc, #192]	; (800b304 <__ieee754_pow+0xa34>)
 800b244:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b248:	429e      	cmp	r6, r3
 800b24a:	f77f af0b 	ble.w	800b064 <__ieee754_pow+0x794>
 800b24e:	4b2e      	ldr	r3, [pc, #184]	; (800b308 <__ieee754_pow+0xa38>)
 800b250:	440b      	add	r3, r1
 800b252:	4303      	orrs	r3, r0
 800b254:	d00b      	beq.n	800b26e <__ieee754_pow+0x99e>
 800b256:	a326      	add	r3, pc, #152	; (adr r3, 800b2f0 <__ieee754_pow+0xa20>)
 800b258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25c:	ec51 0b18 	vmov	r0, r1, d8
 800b260:	f7f5 f9ca 	bl	80005f8 <__aeabi_dmul>
 800b264:	a322      	add	r3, pc, #136	; (adr r3, 800b2f0 <__ieee754_pow+0xa20>)
 800b266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26a:	f7ff bbca 	b.w	800aa02 <__ieee754_pow+0x132>
 800b26e:	4622      	mov	r2, r4
 800b270:	462b      	mov	r3, r5
 800b272:	f7f5 f809 	bl	8000288 <__aeabi_dsub>
 800b276:	4642      	mov	r2, r8
 800b278:	464b      	mov	r3, r9
 800b27a:	f7f5 fc43 	bl	8000b04 <__aeabi_dcmpge>
 800b27e:	2800      	cmp	r0, #0
 800b280:	f43f aef0 	beq.w	800b064 <__ieee754_pow+0x794>
 800b284:	e7e7      	b.n	800b256 <__ieee754_pow+0x986>
 800b286:	f04f 0a00 	mov.w	sl, #0
 800b28a:	e717      	b.n	800b0bc <__ieee754_pow+0x7ec>
 800b28c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b290:	4619      	mov	r1, r3
 800b292:	e7d2      	b.n	800b23a <__ieee754_pow+0x96a>
 800b294:	491a      	ldr	r1, [pc, #104]	; (800b300 <__ieee754_pow+0xa30>)
 800b296:	2000      	movs	r0, #0
 800b298:	f7ff bb9e 	b.w	800a9d8 <__ieee754_pow+0x108>
 800b29c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2a0:	f7ff bb9a 	b.w	800a9d8 <__ieee754_pow+0x108>
 800b2a4:	9000      	str	r0, [sp, #0]
 800b2a6:	f7ff bb76 	b.w	800a996 <__ieee754_pow+0xc6>
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	f7ff bb60 	b.w	800a970 <__ieee754_pow+0xa0>
 800b2b0:	00000000 	.word	0x00000000
 800b2b4:	3fe62e43 	.word	0x3fe62e43
 800b2b8:	fefa39ef 	.word	0xfefa39ef
 800b2bc:	3fe62e42 	.word	0x3fe62e42
 800b2c0:	0ca86c39 	.word	0x0ca86c39
 800b2c4:	be205c61 	.word	0xbe205c61
 800b2c8:	72bea4d0 	.word	0x72bea4d0
 800b2cc:	3e663769 	.word	0x3e663769
 800b2d0:	c5d26bf1 	.word	0xc5d26bf1
 800b2d4:	3ebbbd41 	.word	0x3ebbbd41
 800b2d8:	af25de2c 	.word	0xaf25de2c
 800b2dc:	3f11566a 	.word	0x3f11566a
 800b2e0:	16bebd93 	.word	0x16bebd93
 800b2e4:	3f66c16c 	.word	0x3f66c16c
 800b2e8:	5555553e 	.word	0x5555553e
 800b2ec:	3fc55555 	.word	0x3fc55555
 800b2f0:	c2f8f359 	.word	0xc2f8f359
 800b2f4:	01a56e1f 	.word	0x01a56e1f
 800b2f8:	3fe00000 	.word	0x3fe00000
 800b2fc:	000fffff 	.word	0x000fffff
 800b300:	3ff00000 	.word	0x3ff00000
 800b304:	4090cbff 	.word	0x4090cbff
 800b308:	3f6f3400 	.word	0x3f6f3400
 800b30c:	652b82fe 	.word	0x652b82fe
 800b310:	3c971547 	.word	0x3c971547

0800b314 <__ieee754_sqrt>:
 800b314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b318:	ec55 4b10 	vmov	r4, r5, d0
 800b31c:	4e56      	ldr	r6, [pc, #344]	; (800b478 <__ieee754_sqrt+0x164>)
 800b31e:	43ae      	bics	r6, r5
 800b320:	ee10 0a10 	vmov	r0, s0
 800b324:	ee10 3a10 	vmov	r3, s0
 800b328:	4629      	mov	r1, r5
 800b32a:	462a      	mov	r2, r5
 800b32c:	d110      	bne.n	800b350 <__ieee754_sqrt+0x3c>
 800b32e:	ee10 2a10 	vmov	r2, s0
 800b332:	462b      	mov	r3, r5
 800b334:	f7f5 f960 	bl	80005f8 <__aeabi_dmul>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	4620      	mov	r0, r4
 800b33e:	4629      	mov	r1, r5
 800b340:	f7f4 ffa4 	bl	800028c <__adddf3>
 800b344:	4604      	mov	r4, r0
 800b346:	460d      	mov	r5, r1
 800b348:	ec45 4b10 	vmov	d0, r4, r5
 800b34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b350:	2d00      	cmp	r5, #0
 800b352:	dc10      	bgt.n	800b376 <__ieee754_sqrt+0x62>
 800b354:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b358:	4330      	orrs	r0, r6
 800b35a:	d0f5      	beq.n	800b348 <__ieee754_sqrt+0x34>
 800b35c:	b15d      	cbz	r5, 800b376 <__ieee754_sqrt+0x62>
 800b35e:	ee10 2a10 	vmov	r2, s0
 800b362:	462b      	mov	r3, r5
 800b364:	ee10 0a10 	vmov	r0, s0
 800b368:	f7f4 ff8e 	bl	8000288 <__aeabi_dsub>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	f7f5 fa6c 	bl	800084c <__aeabi_ddiv>
 800b374:	e7e6      	b.n	800b344 <__ieee754_sqrt+0x30>
 800b376:	1509      	asrs	r1, r1, #20
 800b378:	d076      	beq.n	800b468 <__ieee754_sqrt+0x154>
 800b37a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b37e:	07ce      	lsls	r6, r1, #31
 800b380:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800b384:	bf5e      	ittt	pl
 800b386:	0fda      	lsrpl	r2, r3, #31
 800b388:	005b      	lslpl	r3, r3, #1
 800b38a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800b38e:	0fda      	lsrs	r2, r3, #31
 800b390:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800b394:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b398:	2000      	movs	r0, #0
 800b39a:	106d      	asrs	r5, r5, #1
 800b39c:	005b      	lsls	r3, r3, #1
 800b39e:	f04f 0e16 	mov.w	lr, #22
 800b3a2:	4684      	mov	ip, r0
 800b3a4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b3a8:	eb0c 0401 	add.w	r4, ip, r1
 800b3ac:	4294      	cmp	r4, r2
 800b3ae:	bfde      	ittt	le
 800b3b0:	1b12      	suble	r2, r2, r4
 800b3b2:	eb04 0c01 	addle.w	ip, r4, r1
 800b3b6:	1840      	addle	r0, r0, r1
 800b3b8:	0052      	lsls	r2, r2, #1
 800b3ba:	f1be 0e01 	subs.w	lr, lr, #1
 800b3be:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b3c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b3c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b3ca:	d1ed      	bne.n	800b3a8 <__ieee754_sqrt+0x94>
 800b3cc:	4671      	mov	r1, lr
 800b3ce:	2720      	movs	r7, #32
 800b3d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b3d4:	4562      	cmp	r2, ip
 800b3d6:	eb04 060e 	add.w	r6, r4, lr
 800b3da:	dc02      	bgt.n	800b3e2 <__ieee754_sqrt+0xce>
 800b3dc:	d113      	bne.n	800b406 <__ieee754_sqrt+0xf2>
 800b3de:	429e      	cmp	r6, r3
 800b3e0:	d811      	bhi.n	800b406 <__ieee754_sqrt+0xf2>
 800b3e2:	2e00      	cmp	r6, #0
 800b3e4:	eb06 0e04 	add.w	lr, r6, r4
 800b3e8:	da43      	bge.n	800b472 <__ieee754_sqrt+0x15e>
 800b3ea:	f1be 0f00 	cmp.w	lr, #0
 800b3ee:	db40      	blt.n	800b472 <__ieee754_sqrt+0x15e>
 800b3f0:	f10c 0801 	add.w	r8, ip, #1
 800b3f4:	eba2 020c 	sub.w	r2, r2, ip
 800b3f8:	429e      	cmp	r6, r3
 800b3fa:	bf88      	it	hi
 800b3fc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b400:	1b9b      	subs	r3, r3, r6
 800b402:	4421      	add	r1, r4
 800b404:	46c4      	mov	ip, r8
 800b406:	0052      	lsls	r2, r2, #1
 800b408:	3f01      	subs	r7, #1
 800b40a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b40e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b412:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b416:	d1dd      	bne.n	800b3d4 <__ieee754_sqrt+0xc0>
 800b418:	4313      	orrs	r3, r2
 800b41a:	d006      	beq.n	800b42a <__ieee754_sqrt+0x116>
 800b41c:	1c4c      	adds	r4, r1, #1
 800b41e:	bf13      	iteet	ne
 800b420:	3101      	addne	r1, #1
 800b422:	3001      	addeq	r0, #1
 800b424:	4639      	moveq	r1, r7
 800b426:	f021 0101 	bicne.w	r1, r1, #1
 800b42a:	1043      	asrs	r3, r0, #1
 800b42c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b430:	0849      	lsrs	r1, r1, #1
 800b432:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b436:	07c2      	lsls	r2, r0, #31
 800b438:	bf48      	it	mi
 800b43a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800b43e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800b442:	460c      	mov	r4, r1
 800b444:	463d      	mov	r5, r7
 800b446:	e77f      	b.n	800b348 <__ieee754_sqrt+0x34>
 800b448:	0ada      	lsrs	r2, r3, #11
 800b44a:	3815      	subs	r0, #21
 800b44c:	055b      	lsls	r3, r3, #21
 800b44e:	2a00      	cmp	r2, #0
 800b450:	d0fa      	beq.n	800b448 <__ieee754_sqrt+0x134>
 800b452:	02d7      	lsls	r7, r2, #11
 800b454:	d50a      	bpl.n	800b46c <__ieee754_sqrt+0x158>
 800b456:	f1c1 0420 	rsb	r4, r1, #32
 800b45a:	fa23 f404 	lsr.w	r4, r3, r4
 800b45e:	1e4d      	subs	r5, r1, #1
 800b460:	408b      	lsls	r3, r1
 800b462:	4322      	orrs	r2, r4
 800b464:	1b41      	subs	r1, r0, r5
 800b466:	e788      	b.n	800b37a <__ieee754_sqrt+0x66>
 800b468:	4608      	mov	r0, r1
 800b46a:	e7f0      	b.n	800b44e <__ieee754_sqrt+0x13a>
 800b46c:	0052      	lsls	r2, r2, #1
 800b46e:	3101      	adds	r1, #1
 800b470:	e7ef      	b.n	800b452 <__ieee754_sqrt+0x13e>
 800b472:	46e0      	mov	r8, ip
 800b474:	e7be      	b.n	800b3f4 <__ieee754_sqrt+0xe0>
 800b476:	bf00      	nop
 800b478:	7ff00000 	.word	0x7ff00000

0800b47c <fabs>:
 800b47c:	ec51 0b10 	vmov	r0, r1, d0
 800b480:	ee10 2a10 	vmov	r2, s0
 800b484:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b488:	ec43 2b10 	vmov	d0, r2, r3
 800b48c:	4770      	bx	lr

0800b48e <finite>:
 800b48e:	b082      	sub	sp, #8
 800b490:	ed8d 0b00 	vstr	d0, [sp]
 800b494:	9801      	ldr	r0, [sp, #4]
 800b496:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b49a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b49e:	0fc0      	lsrs	r0, r0, #31
 800b4a0:	b002      	add	sp, #8
 800b4a2:	4770      	bx	lr

0800b4a4 <rint>:
 800b4a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4a6:	ec51 0b10 	vmov	r0, r1, d0
 800b4aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b4ae:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b4b2:	2e13      	cmp	r6, #19
 800b4b4:	ee10 4a10 	vmov	r4, s0
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800b4be:	dc58      	bgt.n	800b572 <rint+0xce>
 800b4c0:	2e00      	cmp	r6, #0
 800b4c2:	da2b      	bge.n	800b51c <rint+0x78>
 800b4c4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b4c8:	4302      	orrs	r2, r0
 800b4ca:	d023      	beq.n	800b514 <rint+0x70>
 800b4cc:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b4d0:	4302      	orrs	r2, r0
 800b4d2:	4254      	negs	r4, r2
 800b4d4:	4314      	orrs	r4, r2
 800b4d6:	0c4b      	lsrs	r3, r1, #17
 800b4d8:	0b24      	lsrs	r4, r4, #12
 800b4da:	045b      	lsls	r3, r3, #17
 800b4dc:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800b4e0:	ea44 0103 	orr.w	r1, r4, r3
 800b4e4:	4b32      	ldr	r3, [pc, #200]	; (800b5b0 <rint+0x10c>)
 800b4e6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b4ea:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	4639      	mov	r1, r7
 800b4f6:	f7f4 fec9 	bl	800028c <__adddf3>
 800b4fa:	e9cd 0100 	strd	r0, r1, [sp]
 800b4fe:	463b      	mov	r3, r7
 800b500:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b504:	4632      	mov	r2, r6
 800b506:	f7f4 febf 	bl	8000288 <__aeabi_dsub>
 800b50a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b50e:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800b512:	4639      	mov	r1, r7
 800b514:	ec41 0b10 	vmov	d0, r0, r1
 800b518:	b003      	add	sp, #12
 800b51a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b51c:	4a25      	ldr	r2, [pc, #148]	; (800b5b4 <rint+0x110>)
 800b51e:	4132      	asrs	r2, r6
 800b520:	ea01 0702 	and.w	r7, r1, r2
 800b524:	4307      	orrs	r7, r0
 800b526:	d0f5      	beq.n	800b514 <rint+0x70>
 800b528:	0851      	lsrs	r1, r2, #1
 800b52a:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800b52e:	4314      	orrs	r4, r2
 800b530:	d00c      	beq.n	800b54c <rint+0xa8>
 800b532:	ea23 0201 	bic.w	r2, r3, r1
 800b536:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b53a:	2e13      	cmp	r6, #19
 800b53c:	fa43 f606 	asr.w	r6, r3, r6
 800b540:	bf0c      	ite	eq
 800b542:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800b546:	2400      	movne	r4, #0
 800b548:	ea42 0306 	orr.w	r3, r2, r6
 800b54c:	4918      	ldr	r1, [pc, #96]	; (800b5b0 <rint+0x10c>)
 800b54e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800b552:	4622      	mov	r2, r4
 800b554:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b558:	4620      	mov	r0, r4
 800b55a:	4629      	mov	r1, r5
 800b55c:	f7f4 fe96 	bl	800028c <__adddf3>
 800b560:	e9cd 0100 	strd	r0, r1, [sp]
 800b564:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b568:	4622      	mov	r2, r4
 800b56a:	462b      	mov	r3, r5
 800b56c:	f7f4 fe8c 	bl	8000288 <__aeabi_dsub>
 800b570:	e7d0      	b.n	800b514 <rint+0x70>
 800b572:	2e33      	cmp	r6, #51	; 0x33
 800b574:	dd07      	ble.n	800b586 <rint+0xe2>
 800b576:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b57a:	d1cb      	bne.n	800b514 <rint+0x70>
 800b57c:	ee10 2a10 	vmov	r2, s0
 800b580:	f7f4 fe84 	bl	800028c <__adddf3>
 800b584:	e7c6      	b.n	800b514 <rint+0x70>
 800b586:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800b58a:	f04f 36ff 	mov.w	r6, #4294967295
 800b58e:	40d6      	lsrs	r6, r2
 800b590:	4230      	tst	r0, r6
 800b592:	d0bf      	beq.n	800b514 <rint+0x70>
 800b594:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800b598:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800b59c:	bf1f      	itttt	ne
 800b59e:	ea24 0101 	bicne.w	r1, r4, r1
 800b5a2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800b5a6:	fa44 f202 	asrne.w	r2, r4, r2
 800b5aa:	ea41 0402 	orrne.w	r4, r1, r2
 800b5ae:	e7cd      	b.n	800b54c <rint+0xa8>
 800b5b0:	0800bd00 	.word	0x0800bd00
 800b5b4:	000fffff 	.word	0x000fffff

0800b5b8 <scalbn>:
 800b5b8:	b570      	push	{r4, r5, r6, lr}
 800b5ba:	ec55 4b10 	vmov	r4, r5, d0
 800b5be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	462b      	mov	r3, r5
 800b5c6:	b99a      	cbnz	r2, 800b5f0 <scalbn+0x38>
 800b5c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b5cc:	4323      	orrs	r3, r4
 800b5ce:	d036      	beq.n	800b63e <scalbn+0x86>
 800b5d0:	4b39      	ldr	r3, [pc, #228]	; (800b6b8 <scalbn+0x100>)
 800b5d2:	4629      	mov	r1, r5
 800b5d4:	ee10 0a10 	vmov	r0, s0
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f7f5 f80d 	bl	80005f8 <__aeabi_dmul>
 800b5de:	4b37      	ldr	r3, [pc, #220]	; (800b6bc <scalbn+0x104>)
 800b5e0:	429e      	cmp	r6, r3
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	460d      	mov	r5, r1
 800b5e6:	da10      	bge.n	800b60a <scalbn+0x52>
 800b5e8:	a32b      	add	r3, pc, #172	; (adr r3, 800b698 <scalbn+0xe0>)
 800b5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ee:	e03a      	b.n	800b666 <scalbn+0xae>
 800b5f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b5f4:	428a      	cmp	r2, r1
 800b5f6:	d10c      	bne.n	800b612 <scalbn+0x5a>
 800b5f8:	ee10 2a10 	vmov	r2, s0
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	4629      	mov	r1, r5
 800b600:	f7f4 fe44 	bl	800028c <__adddf3>
 800b604:	4604      	mov	r4, r0
 800b606:	460d      	mov	r5, r1
 800b608:	e019      	b.n	800b63e <scalbn+0x86>
 800b60a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b60e:	460b      	mov	r3, r1
 800b610:	3a36      	subs	r2, #54	; 0x36
 800b612:	4432      	add	r2, r6
 800b614:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b618:	428a      	cmp	r2, r1
 800b61a:	dd08      	ble.n	800b62e <scalbn+0x76>
 800b61c:	2d00      	cmp	r5, #0
 800b61e:	a120      	add	r1, pc, #128	; (adr r1, 800b6a0 <scalbn+0xe8>)
 800b620:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b624:	da1c      	bge.n	800b660 <scalbn+0xa8>
 800b626:	a120      	add	r1, pc, #128	; (adr r1, 800b6a8 <scalbn+0xf0>)
 800b628:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b62c:	e018      	b.n	800b660 <scalbn+0xa8>
 800b62e:	2a00      	cmp	r2, #0
 800b630:	dd08      	ble.n	800b644 <scalbn+0x8c>
 800b632:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b636:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b63a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b63e:	ec45 4b10 	vmov	d0, r4, r5
 800b642:	bd70      	pop	{r4, r5, r6, pc}
 800b644:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b648:	da19      	bge.n	800b67e <scalbn+0xc6>
 800b64a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b64e:	429e      	cmp	r6, r3
 800b650:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b654:	dd0a      	ble.n	800b66c <scalbn+0xb4>
 800b656:	a112      	add	r1, pc, #72	; (adr r1, 800b6a0 <scalbn+0xe8>)
 800b658:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d1e2      	bne.n	800b626 <scalbn+0x6e>
 800b660:	a30f      	add	r3, pc, #60	; (adr r3, 800b6a0 <scalbn+0xe8>)
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	f7f4 ffc7 	bl	80005f8 <__aeabi_dmul>
 800b66a:	e7cb      	b.n	800b604 <scalbn+0x4c>
 800b66c:	a10a      	add	r1, pc, #40	; (adr r1, 800b698 <scalbn+0xe0>)
 800b66e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d0b8      	beq.n	800b5e8 <scalbn+0x30>
 800b676:	a10e      	add	r1, pc, #56	; (adr r1, 800b6b0 <scalbn+0xf8>)
 800b678:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b67c:	e7b4      	b.n	800b5e8 <scalbn+0x30>
 800b67e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b682:	3236      	adds	r2, #54	; 0x36
 800b684:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b688:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b68c:	4620      	mov	r0, r4
 800b68e:	4b0c      	ldr	r3, [pc, #48]	; (800b6c0 <scalbn+0x108>)
 800b690:	2200      	movs	r2, #0
 800b692:	e7e8      	b.n	800b666 <scalbn+0xae>
 800b694:	f3af 8000 	nop.w
 800b698:	c2f8f359 	.word	0xc2f8f359
 800b69c:	01a56e1f 	.word	0x01a56e1f
 800b6a0:	8800759c 	.word	0x8800759c
 800b6a4:	7e37e43c 	.word	0x7e37e43c
 800b6a8:	8800759c 	.word	0x8800759c
 800b6ac:	fe37e43c 	.word	0xfe37e43c
 800b6b0:	c2f8f359 	.word	0xc2f8f359
 800b6b4:	81a56e1f 	.word	0x81a56e1f
 800b6b8:	43500000 	.word	0x43500000
 800b6bc:	ffff3cb0 	.word	0xffff3cb0
 800b6c0:	3c900000 	.word	0x3c900000

0800b6c4 <_init>:
 800b6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c6:	bf00      	nop
 800b6c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ca:	bc08      	pop	{r3}
 800b6cc:	469e      	mov	lr, r3
 800b6ce:	4770      	bx	lr

0800b6d0 <_fini>:
 800b6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d2:	bf00      	nop
 800b6d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6d6:	bc08      	pop	{r3}
 800b6d8:	469e      	mov	lr, r3
 800b6da:	4770      	bx	lr
