{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, aarch64-linux-gnu-gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$500": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$383": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$384": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$385": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$386": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$387": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$388": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$389": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$390": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$391": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$392": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$419": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$420": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$421": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$422": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$423": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$424": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$425": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$426": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$427": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$428": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$431": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$501": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$510": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$511": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$512": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$513": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$514": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$515": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$516": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$517": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$518": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$519": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$520": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$521": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$522": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$523": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$524": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$525": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$526": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$527": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$528": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$529": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$530": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$531": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$532": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$533": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$534": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$535": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$536": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$537": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$538": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$539": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$540": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$541": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$542": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$543": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$544": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$545": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$546": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$547": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$548": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$549": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$550": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$551": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$552": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$553": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$554": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$555": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$556": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$557": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$558": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$559": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$560": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$561": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$562": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$563": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$564": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$565": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$393": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$394": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$395": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$396": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$397": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$398": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$399": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$400": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$401": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$402": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$403": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$404": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$405": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$406": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$407": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$408": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$409": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$410": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$411": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$412": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$413": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$414": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$415": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$416": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$417": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$418": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:4.1-423.10"
      },
      "ports": {
        "clock": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "spi_clock": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "cs_n": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "mosi": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "miso": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "sr_pwm": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10 ]
        },
        "sr_fault": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14 ]
        },
        "sr_direction": {
          "direction": "output",
          "bits": [ 15, 16, 17, 18 ]
        },
        "sr_enable": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22 ]
        },
        "sr_brake": {
          "direction": "output",
          "bits": [ 23, 24, 25, 26 ]
        },
        "scl": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30 ]
        },
        "sda": {
          "direction": "output",
          "bits": [ 31, 32, 33, 34 ]
        },
        "sd_uart": {
          "direction": "output",
          "bits": [ 35, 36, 37, 38 ]
        },
        "servo_pwm": {
          "direction": "output",
          "bits": [ 39, 40, 41, 42 ]
        },
        "tang_config": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "status_fault": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "status_pi": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "status_ps4": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "status_debug": {
          "direction": "output",
          "bits": [ 47 ]
        }
      },
      "cells": {
        "miso_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 48 ],
            "O": [ 6 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.angle_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 50 ],
            "Q": [ 51 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.angle_update_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 52 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.clock_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 49 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 53 ],
            "COUT": [ 54 ],
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I3": [ 55 ],
            "SUM": [ 57 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 58 ],
            "COUT": [ 53 ],
            "I0": [ 55 ],
            "I1": [ 59 ],
            "I3": [ 55 ],
            "SUM": [ 60 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 58 ],
            "I0": [ 55 ],
            "I1": [ 61 ],
            "I3": [ 55 ],
            "SUM": [ 62 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 63 ],
            "Q": [ 56 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 64 ],
            "Q": [ 59 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 64 ],
            "I0": [ 59 ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 67 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 70 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 72 ],
            "O": [ 66 ],
            "S0": [ 73 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 75 ],
            "O": [ 71 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 74 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 75 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 78 ],
            "O": [ 72 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 78 ],
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 50 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 82 ],
            "COUT": [ 83 ],
            "I0": [ 59 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 73 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 84 ],
            "Q": [ 61 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 84 ],
            "I0": [ 61 ],
            "I1": [ 65 ],
            "I2": [ 85 ],
            "I3": [ 86 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 86 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 87 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 89 ],
            "O": [ 85 ],
            "S0": [ 90 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 92 ],
            "O": [ 88 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 91 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 92 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "O": [ 89 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 94 ],
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 50 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 95 ],
            "COUT": [ 82 ],
            "I0": [ 61 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 90 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 95 ],
            "I0": [ 96 ],
            "I1": [ 52 ],
            "I3": [ 55 ],
            "SUM": [ 97 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 50 ],
            "I0": [ 69 ],
            "I1": [ 68 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 98 ],
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 50 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I3_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 98 ],
            "O": [ 100 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I3_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 99 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 100 ],
            "O": [ 102 ],
            "S0": [ 97 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "O": [ 101 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 103 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 104 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 105 ],
            "Q": [ 96 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 105 ],
            "I0": [ 96 ],
            "I1": [ 65 ],
            "I2": [ 102 ],
            "I3": [ 106 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 63 ],
            "I0": [ 56 ],
            "I1": [ 65 ],
            "I2": [ 107 ],
            "I3": [ 108 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 106 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 109 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "O": [ 65 ],
            "S0": [ 80 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "O": [ 110 ],
            "S0": [ 81 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 68 ],
            "I1": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 113 ],
            "I0": [ 68 ],
            "I1": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 115 ],
            "O": [ 111 ],
            "S0": [ 81 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 114 ],
            "I0": [ 68 ],
            "I1": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 115 ],
            "I0": [ 79 ],
            "I1": [ 68 ],
            "I2": [ 69 ],
            "I3": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 108 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 116 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 117 ],
            "COUT": [ 118 ],
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I3": [ 52 ],
            "SUM": [ 116 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 119 ],
            "COUT": [ 117 ],
            "I0": [ 55 ],
            "I1": [ 59 ],
            "I3": [ 52 ],
            "SUM": [ 70 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 120 ],
            "COUT": [ 119 ],
            "I0": [ 55 ],
            "I1": [ 61 ],
            "I3": [ 52 ],
            "SUM": [ 87 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 120 ],
            "I0": [ 52 ],
            "I1": [ 96 ],
            "I3": [ 52 ],
            "SUM": [ 109 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 122 ],
            "O": [ 107 ],
            "S0": [ 123 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "O": [ 121 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 124 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 125 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 127 ],
            "O": [ 122 ],
            "S0": [ 76 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 126 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 127 ],
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 50 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 83 ],
            "COUT": [ 128 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 123 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 96 ],
            "I1": [ 61 ],
            "I2": [ 59 ],
            "I3": [ 56 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 130 ],
            "I0": [ 59 ],
            "I1": [ 56 ],
            "I2": [ 68 ],
            "I3": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.ns_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 131 ],
            "I0": [ 59 ],
            "I1": [ 56 ],
            "I2": [ 68 ],
            "I3": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 132 ],
            "COUT": [ 133 ],
            "I0": [ 55 ],
            "I1": [ 134 ],
            "I3": [ 52 ],
            "SUM": [ 135 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 136 ],
            "COUT": [ 132 ],
            "I0": [ 55 ],
            "I1": [ 137 ],
            "I3": [ 52 ],
            "SUM": [ 138 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 133 ],
            "COUT": [ 139 ],
            "I0": [ 55 ],
            "I1": [ 140 ],
            "I3": [ 52 ],
            "SUM": [ 141 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 142 ],
            "I0": [ 52 ],
            "I1": [ 143 ],
            "I3": [ 52 ],
            "SUM": [ 144 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 145 ],
            "COUT": [ 136 ],
            "I0": [ 55 ],
            "I1": [ 146 ],
            "I3": [ 52 ],
            "SUM": [ 147 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 148 ],
            "COUT": [ 145 ],
            "I0": [ 55 ],
            "I1": [ 149 ],
            "I3": [ 52 ],
            "SUM": [ 150 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 151 ],
            "COUT": [ 148 ],
            "I0": [ 55 ],
            "I1": [ 152 ],
            "I3": [ 52 ],
            "SUM": [ 153 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 154 ],
            "COUT": [ 151 ],
            "I0": [ 55 ],
            "I1": [ 155 ],
            "I3": [ 52 ],
            "SUM": [ 156 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 157 ],
            "COUT": [ 154 ],
            "I0": [ 55 ],
            "I1": [ 158 ],
            "I3": [ 52 ],
            "SUM": [ 159 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 160 ],
            "COUT": [ 157 ],
            "I0": [ 55 ],
            "I1": [ 161 ],
            "I3": [ 52 ],
            "SUM": [ 162 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 142 ],
            "COUT": [ 160 ],
            "I0": [ 55 ],
            "I1": [ 163 ],
            "I3": [ 52 ],
            "SUM": [ 164 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 139 ],
            "COUT": [ 165 ],
            "I0": [ 55 ],
            "I1": [ 166 ],
            "I3": [ 52 ],
            "SUM": [ 167 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 168 ],
            "Q": [ 166 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 170 ],
            "Q": [ 140 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 171 ],
            "Q": [ 163 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 171 ],
            "I0": [ 164 ],
            "I1": [ 163 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 173 ],
            "Q": [ 143 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 144 ],
            "I1": [ 143 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 170 ],
            "I0": [ 141 ],
            "I1": [ 140 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 174 ],
            "Q": [ 134 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 174 ],
            "I0": [ 135 ],
            "I1": [ 134 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 175 ],
            "Q": [ 137 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 175 ],
            "I0": [ 138 ],
            "I1": [ 137 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 176 ],
            "Q": [ 146 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 147 ],
            "I1": [ 146 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 177 ],
            "Q": [ 149 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 177 ],
            "I0": [ 150 ],
            "I1": [ 149 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 178 ],
            "Q": [ 152 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 178 ],
            "I0": [ 153 ],
            "I1": [ 152 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 179 ],
            "Q": [ 155 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 179 ],
            "I0": [ 156 ],
            "I1": [ 155 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 180 ],
            "Q": [ 158 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 180 ],
            "I0": [ 159 ],
            "I1": [ 158 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 69 ],
            "CLK": [ 49 ],
            "D": [ 181 ],
            "Q": [ 161 ],
            "RESET": [ 169 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 181 ],
            "I0": [ 162 ],
            "I1": [ 161 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 168 ],
            "I0": [ 167 ],
            "I1": [ 166 ],
            "I2": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 169 ],
            "I0": [ 76 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 129 ],
            "O": [ 79 ],
            "S0": [ 54 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 182 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 161 ],
            "I1": [ 158 ],
            "I2": [ 163 ],
            "I3": [ 143 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 80 ],
            "I0": [ 155 ],
            "I1": [ 152 ],
            "I2": [ 149 ],
            "I3": [ 146 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 76 ],
            "I0": [ 137 ],
            "I1": [ 134 ],
            "I2": [ 140 ],
            "I3": [ 166 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 130 ],
            "Q": [ 68 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 131 ],
            "Q": [ 69 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_direction_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 55 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 49 ],
            "D": [ 184 ],
            "Q": [ 185 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 69 ],
            "I1": [ 68 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 184 ],
            "I0": [ 172 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 186 ],
            "I0": [ 187 ],
            "I1": [ 188 ],
            "I2": [ 189 ],
            "I3": [ 185 ]
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 189 ],
            "I0": [ 190 ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 193 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 195 ],
            "Q": [ 196 ],
            "RESET": [ 197 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_1": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 198 ],
            "Q": [ 199 ],
            "RESET": [ 197 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_2": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 200 ],
            "Q": [ 201 ],
            "RESET": [ 197 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 202 ],
            "COUT": [ 203 ],
            "I0": [ 55 ],
            "I1": [ 196 ],
            "I3": [ 52 ],
            "SUM": [ 195 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 204 ],
            "COUT": [ 202 ],
            "I0": [ 55 ],
            "I1": [ 199 ],
            "I3": [ 52 ],
            "SUM": [ 198 ]
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 204 ],
            "I0": [ 52 ],
            "I1": [ 201 ],
            "I3": [ 52 ],
            "SUM": [ 200 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 205 ],
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 51 ],
            "I3": [ 208 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 206 ],
            "I0": [ 209 ],
            "I1": [ 210 ],
            "I2": [ 211 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 209 ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 214 ],
            "O": [ 208 ],
            "S0": [ 211 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 213 ],
            "I0": [ 207 ],
            "I1": [ 215 ],
            "I2": [ 209 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 214 ],
            "I0": [ 207 ],
            "I1": [ 215 ],
            "I2": [ 209 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 216 ],
            "I1": [ 217 ],
            "O": [ 218 ],
            "S0": [ 211 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "O": [ 221 ],
            "S0": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 219 ],
            "I0": [ 215 ],
            "I1": [ 211 ],
            "I2": [ 209 ],
            "I3": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 220 ],
            "I0": [ 215 ],
            "I1": [ 211 ],
            "I2": [ 209 ],
            "I3": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 223 ],
            "O": [ 224 ],
            "S0": [ 209 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 215 ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 223 ],
            "I0": [ 215 ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 215 ],
            "I1": [ 207 ],
            "I2": [ 209 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 215 ],
            "I0": [ 196 ],
            "I1": [ 199 ],
            "I2": [ 201 ]
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 217 ],
            "I0": [ 209 ],
            "I1": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 218 ],
            "Q": [ 211 ]
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q_1": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 221 ],
            "Q": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q_2": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 224 ],
            "Q": [ 209 ]
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q_3": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 194 ],
            "D": [ 205 ],
            "Q": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q_CLK_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 225 ],
            "I1": [ 226 ]
          }
        },
        "pwm_ctrl0.i2c.scl_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 227 ],
            "I0": [ 206 ],
            "I1": [ 225 ],
            "I2": [ 212 ],
            "I3": [ 226 ]
          }
        },
        "pwm_ctrl0.i2c.sda_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 229 ],
            "I1": [ 230 ],
            "I2": [ 231 ],
            "I3": [ 197 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 232 ],
            "Q": [ 226 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 233 ],
            "Q": [ 225 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 233 ],
            "I0": [ 225 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 225 ],
            "I1": [ 226 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 234 ],
            "I0": [ 232 ],
            "I1": [ 209 ],
            "I2": [ 211 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 235 ],
            "O": [ 231 ],
            "S0": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 209 ],
            "I1": [ 211 ],
            "I2": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 212 ],
            "I1": [ 236 ],
            "I2": [ 225 ],
            "I3": [ 226 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111000111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 197 ],
            "I0": [ 209 ],
            "I1": [ 211 ],
            "I2": [ 207 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_O_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 236 ],
            "I0": [ 211 ],
            "I1": [ 207 ]
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 237 ],
            "Q": [ 229 ]
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 239 ],
            "O": [ 237 ],
            "S0": [ 209 ]
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 240 ],
            "I1": [ 196 ],
            "I2": [ 201 ],
            "I3": [ 199 ]
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 211 ],
            "I1": [ 207 ],
            "I2": [ 209 ],
            "I3": [ 210 ]
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 240 ],
            "I1": [ 196 ],
            "I2": [ 201 ],
            "I3": [ 199 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 241 ],
            "Q": [ 242 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 243 ],
            "I1": [ 244 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 246 ],
            "I1": [ 247 ],
            "I2": [ 248 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 250 ],
            "I1": [ 251 ],
            "I2": [ 252 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "O": [ 255 ],
            "S0": [ 256 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 258 ],
            "O": [ 259 ],
            "S0": [ 260 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 257 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 261 ],
            "I1": [ 262 ],
            "I2": [ 263 ],
            "I3": [ 264 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 253 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 254 ],
            "I0": [ 265 ],
            "I1": [ 266 ],
            "I2": [ 267 ],
            "I3": [ 268 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 269 ],
            "COUT": [ 256 ],
            "I0": [ 55 ],
            "I1": [ 268 ],
            "I3": [ 55 ],
            "SUM": [ 270 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 271 ],
            "COUT": [ 269 ],
            "I0": [ 55 ],
            "I1": [ 266 ],
            "I3": [ 55 ],
            "SUM": [ 272 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 271 ],
            "I0": [ 55 ],
            "I1": [ 265 ],
            "I3": [ 55 ],
            "SUM": [ 273 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 274 ],
            "I0": [ 275 ],
            "I1": [ 276 ],
            "I2": [ 242 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 278 ],
            "O": [ 279 ],
            "S0": [ 280 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 281 ],
            "I1": [ 276 ],
            "I2": [ 282 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 281 ],
            "I1": [ 276 ],
            "I2": [ 282 ],
            "I3": [ 283 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 284 ],
            "Q": [ 268 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 285 ],
            "Q": [ 266 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 285 ],
            "I0": [ 286 ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 244 ],
            "I1": [ 266 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 290 ],
            "I1": [ 291 ],
            "O": [ 288 ],
            "S0": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 294 ],
            "O": [ 290 ],
            "S0": [ 266 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 293 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 294 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 296 ],
            "O": [ 291 ],
            "S0": [ 266 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 295 ],
            "I0": [ 297 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 300 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 297 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 300 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 301 ],
            "COUT": [ 302 ],
            "I0": [ 266 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 287 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 302 ],
            "COUT": [ 303 ],
            "I0": [ 268 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 304 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 305 ],
            "COUT": [ 301 ],
            "I0": [ 265 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 306 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 305 ],
            "I0": [ 267 ],
            "I1": [ 52 ],
            "I3": [ 55 ],
            "SUM": [ 307 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 308 ],
            "I0": [ 52 ],
            "I1": [ 267 ],
            "I3": [ 52 ],
            "SUM": [ 309 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 244 ],
            "I1": [ 243 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 244 ],
            "I1": [ 243 ],
            "I2": [ 267 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 311 ],
            "I0": [ 249 ],
            "I1": [ 245 ],
            "I2": [ 259 ],
            "I3": [ 312 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 314 ],
            "O": [ 289 ],
            "S0": [ 312 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 315 ],
            "I1": [ 316 ],
            "O": [ 313 ],
            "S0": [ 259 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 318 ],
            "O": [ 314 ],
            "S0": [ 259 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 317 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 318 ],
            "I0": [ 255 ],
            "I1": [ 241 ],
            "I2": [ 249 ],
            "I3": [ 245 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 308 ],
            "COUT": [ 319 ],
            "I0": [ 55 ],
            "I1": [ 265 ],
            "I3": [ 52 ],
            "SUM": [ 320 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 321 ],
            "COUT": [ 322 ],
            "I0": [ 55 ],
            "I1": [ 268 ],
            "I3": [ 52 ],
            "SUM": [ 323 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 323 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 300 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 323 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 300 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 319 ],
            "COUT": [ 321 ],
            "I0": [ 55 ],
            "I1": [ 266 ],
            "I3": [ 52 ],
            "SUM": [ 297 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 261 ],
            "I1": [ 250 ],
            "I2": [ 260 ],
            "I3": [ 312 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 299 ],
            "I0": [ 246 ],
            "I1": [ 251 ],
            "I2": [ 252 ],
            "I3": [ 247 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 262 ],
            "I1": [ 248 ],
            "I2": [ 263 ],
            "I3": [ 264 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 326 ],
            "I0": [ 244 ],
            "I1": [ 243 ],
            "I2": [ 265 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 327 ],
            "Q": [ 265 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 328 ],
            "I1": [ 329 ],
            "O": [ 327 ],
            "S0": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 331 ],
            "O": [ 328 ],
            "S0": [ 326 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 306 ],
            "I1": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 306 ],
            "I1": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "O": [ 329 ],
            "S0": [ 326 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 332 ],
            "I0": [ 320 ],
            "I1": [ 311 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 320 ],
            "I1": [ 311 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 334 ],
            "Q": [ 267 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 336 ],
            "O": [ 334 ],
            "S0": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "O": [ 335 ],
            "S0": [ 310 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 307 ],
            "I1": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 307 ],
            "I1": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "O": [ 336 ],
            "S0": [ 310 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 309 ],
            "I1": [ 311 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 309 ],
            "I1": [ 311 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 342 ],
            "O": [ 284 ],
            "S0": [ 289 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 343 ],
            "I1": [ 344 ],
            "I2": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 244 ],
            "I1": [ 243 ],
            "I2": [ 268 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 345 ],
            "I1": [ 346 ],
            "O": [ 344 ],
            "S0": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 348 ],
            "O": [ 345 ],
            "S0": [ 343 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 324 ],
            "O": [ 346 ],
            "S0": [ 343 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 304 ],
            "I1": [ 344 ],
            "I2": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.ns_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 266 ],
            "I1": [ 268 ],
            "I2": [ 292 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 266 ],
            "I1": [ 268 ],
            "I2": [ 244 ],
            "I3": [ 243 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 351 ],
            "Q": [ 264 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 353 ],
            "Q": [ 263 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 354 ],
            "Q": [ 260 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 355 ],
            "I1": [ 260 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 357 ],
            "Q": [ 312 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 358 ],
            "I1": [ 312 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 359 ],
            "I1": [ 263 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 360 ],
            "Q": [ 248 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 361 ],
            "I1": [ 248 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 362 ],
            "Q": [ 262 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 363 ],
            "I1": [ 262 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 364 ],
            "Q": [ 247 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 364 ],
            "I0": [ 365 ],
            "I1": [ 247 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 366 ],
            "Q": [ 252 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 367 ],
            "I1": [ 252 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 368 ],
            "Q": [ 251 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 369 ],
            "I1": [ 251 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 370 ],
            "Q": [ 246 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 371 ],
            "I1": [ 246 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 372 ],
            "Q": [ 250 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 373 ],
            "I1": [ 250 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 243 ],
            "CLK": [ 49 ],
            "D": [ 374 ],
            "Q": [ 261 ],
            "RESET": [ 352 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 375 ],
            "I1": [ 261 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 376 ],
            "I1": [ 264 ],
            "I2": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 377 ],
            "COUT": [ 378 ],
            "I0": [ 55 ],
            "I1": [ 248 ],
            "I3": [ 52 ],
            "SUM": [ 361 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 379 ],
            "COUT": [ 377 ],
            "I0": [ 55 ],
            "I1": [ 262 ],
            "I3": [ 52 ],
            "SUM": [ 363 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 378 ],
            "COUT": [ 380 ],
            "I0": [ 55 ],
            "I1": [ 263 ],
            "I3": [ 52 ],
            "SUM": [ 359 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 381 ],
            "I0": [ 52 ],
            "I1": [ 312 ],
            "I3": [ 52 ],
            "SUM": [ 358 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 382 ],
            "COUT": [ 379 ],
            "I0": [ 55 ],
            "I1": [ 247 ],
            "I3": [ 52 ],
            "SUM": [ 365 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 383 ],
            "COUT": [ 382 ],
            "I0": [ 55 ],
            "I1": [ 252 ],
            "I3": [ 52 ],
            "SUM": [ 367 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 384 ],
            "COUT": [ 383 ],
            "I0": [ 55 ],
            "I1": [ 251 ],
            "I3": [ 52 ],
            "SUM": [ 369 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 385 ],
            "COUT": [ 384 ],
            "I0": [ 55 ],
            "I1": [ 246 ],
            "I3": [ 52 ],
            "SUM": [ 371 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 386 ],
            "COUT": [ 385 ],
            "I0": [ 55 ],
            "I1": [ 250 ],
            "I3": [ 52 ],
            "SUM": [ 373 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 387 ],
            "COUT": [ 386 ],
            "I0": [ 55 ],
            "I1": [ 261 ],
            "I3": [ 52 ],
            "SUM": [ 375 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 381 ],
            "COUT": [ 387 ],
            "I0": [ 55 ],
            "I1": [ 260 ],
            "I3": [ 52 ],
            "SUM": [ 355 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 380 ],
            "COUT": [ 388 ],
            "I0": [ 55 ],
            "I1": [ 264 ],
            "I3": [ 52 ],
            "SUM": [ 376 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 298 ],
            "I1": [ 299 ],
            "I2": [ 300 ],
            "I3": [ 243 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 350 ],
            "Q": [ 244 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 349 ],
            "Q": [ 243 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 389 ],
            "CLK": [ 49 ],
            "D": [ 390 ],
            "Q": [ 391 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 243 ],
            "I1": [ 244 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 356 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 393 ],
            "I1": [ 394 ],
            "I2": [ 391 ]
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 396 ],
            "I1": [ 397 ],
            "I2": [ 398 ],
            "I3": [ 399 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 401 ],
            "Q": [ 402 ],
            "RESET": [ 403 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_1": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 404 ],
            "Q": [ 405 ],
            "RESET": [ 403 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_2": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 406 ],
            "Q": [ 407 ],
            "RESET": [ 403 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 408 ],
            "COUT": [ 409 ],
            "I0": [ 55 ],
            "I1": [ 402 ],
            "I3": [ 52 ],
            "SUM": [ 401 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 410 ],
            "COUT": [ 408 ],
            "I0": [ 55 ],
            "I1": [ 405 ],
            "I3": [ 52 ],
            "SUM": [ 404 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 410 ],
            "I0": [ 52 ],
            "I1": [ 407 ],
            "I3": [ 52 ],
            "SUM": [ 406 ]
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111000111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 283 ],
            "I1": [ 282 ],
            "I2": [ 276 ],
            "I3": [ 280 ]
          }
        },
        "pwm_ctrl1.i2c.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 281 ],
            "I1": [ 412 ],
            "I2": [ 274 ],
            "I3": [ 279 ]
          }
        },
        "pwm_ctrl1.i2c.ns_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 281 ],
            "I0": [ 405 ],
            "I1": [ 402 ],
            "I2": [ 407 ]
          }
        },
        "pwm_ctrl1.i2c.ns_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 276 ],
            "I1": [ 282 ],
            "I2": [ 280 ],
            "I3": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 414 ],
            "O": [ 415 ],
            "S0": [ 282 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 417 ],
            "O": [ 418 ],
            "S0": [ 280 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 283 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 283 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "O": [ 421 ],
            "S0": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 419 ],
            "I0": [ 281 ],
            "I1": [ 280 ],
            "I2": [ 282 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 281 ],
            "I1": [ 280 ],
            "I2": [ 282 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 281 ],
            "I1": [ 276 ],
            "I2": [ 280 ],
            "I3": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 280 ],
            "I1": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.ps_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 415 ],
            "Q": [ 282 ]
          }
        },
        "pwm_ctrl1.i2c.ps_DFFN_Q_1": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 418 ],
            "Q": [ 280 ]
          }
        },
        "pwm_ctrl1.i2c.ps_DFFN_Q_2": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 421 ],
            "Q": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.ps_DFFN_Q_3": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 400 ],
            "D": [ 411 ],
            "Q": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.scl_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 423 ],
            "I1": [ 424 ],
            "I2": [ 275 ],
            "I3": [ 425 ]
          }
        },
        "pwm_ctrl1.i2c.scl_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 275 ],
            "I0": [ 282 ],
            "I1": [ 280 ],
            "I2": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.sda_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 400 ],
            "I1": [ 423 ],
            "I2": [ 427 ]
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 428 ],
            "Q": [ 425 ]
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 429 ],
            "Q": [ 424 ]
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 424 ]
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 425 ],
            "I1": [ 424 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 430 ],
            "Q": [ 431 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 432 ],
            "I1": [ 433 ],
            "O": [ 430 ],
            "S0": [ 280 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 412 ],
            "I1": [ 402 ],
            "I2": [ 407 ],
            "I3": [ 405 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 433 ],
            "I0": [ 412 ],
            "I1": [ 402 ],
            "I2": [ 407 ],
            "I3": [ 405 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 434 ],
            "I0": [ 431 ],
            "I1": [ 282 ],
            "I2": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 434 ],
            "O": [ 436 ],
            "S0": [ 283 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 282 ],
            "I1": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 436 ],
            "I1": [ 437 ],
            "O": [ 427 ],
            "S0": [ 280 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 425 ],
            "I1": [ 424 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 282 ],
            "I1": [ 280 ],
            "I2": [ 283 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 428 ],
            "I1": [ 431 ],
            "I2": [ 282 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 428 ],
            "I1": [ 431 ],
            "I2": [ 282 ],
            "I3": [ 276 ]
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 438 ],
            "O": [ 437 ],
            "S0": [ 283 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 440 ],
            "Q": [ 441 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 442 ],
            "I0": [ 443 ],
            "I1": [ 444 ],
            "I2": [ 441 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ 446 ],
            "O": [ 447 ],
            "S0": [ 448 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 449 ],
            "I1": [ 444 ],
            "I2": [ 450 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 449 ],
            "I1": [ 444 ],
            "I2": [ 450 ],
            "I3": [ 451 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 452 ],
            "Q": [ 453 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 454 ],
            "Q": [ 455 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "O": [ 454 ],
            "S0": [ 458 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 459 ],
            "I1": [ 460 ],
            "O": [ 456 ],
            "S0": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 464 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 465 ],
            "I3": [ 464 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 467 ],
            "O": [ 457 ],
            "S0": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 464 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 465 ],
            "I3": [ 464 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 468 ],
            "Q": [ 469 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 468 ],
            "I0": [ 470 ],
            "I1": [ 471 ],
            "I2": [ 461 ],
            "I3": [ 472 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 473 ],
            "I1": [ 474 ],
            "O": [ 471 ],
            "S0": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 477 ],
            "O": [ 470 ],
            "S0": [ 478 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "O": [ 476 ],
            "S0": [ 481 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 482 ],
            "I1": [ 483 ],
            "I2": [ 440 ],
            "I3": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 485 ],
            "O": [ 477 ],
            "S0": [ 481 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 487 ],
            "O": [ 472 ],
            "S0": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 489 ],
            "O": [ 486 ],
            "S0": [ 478 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 488 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 489 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 491 ],
            "O": [ 487 ],
            "S0": [ 478 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 490 ],
            "I0": [ 492 ],
            "I1": [ 481 ],
            "I2": [ 475 ],
            "I3": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 491 ],
            "I0": [ 492 ],
            "I1": [ 481 ],
            "I2": [ 475 ],
            "I3": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 494 ],
            "O": [ 473 ],
            "S0": [ 481 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 496 ],
            "O": [ 474 ],
            "S0": [ 481 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 495 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 497 ],
            "Q": [ 498 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 499 ],
            "I1": [ 500 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 502 ],
            "O": [ 499 ],
            "S0": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 504 ],
            "O": [ 501 ],
            "S0": [ 498 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 503 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 504 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 505 ],
            "I1": [ 506 ],
            "O": [ 502 ],
            "S0": [ 498 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 505 ],
            "I0": [ 507 ],
            "I1": [ 481 ],
            "I2": [ 475 ],
            "I3": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 506 ],
            "I0": [ 507 ],
            "I1": [ 481 ],
            "I2": [ 475 ],
            "I3": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 508 ],
            "I1": [ 509 ],
            "O": [ 500 ],
            "S0": [ 510 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 512 ],
            "O": [ 508 ],
            "S0": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 514 ],
            "O": [ 511 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 513 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 514 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 516 ],
            "O": [ 512 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 515 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 516 ],
            "I0": [ 517 ],
            "I1": [ 482 ],
            "I2": [ 481 ],
            "I3": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 518 ],
            "I1": [ 519 ],
            "O": [ 509 ],
            "S0": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 521 ],
            "O": [ 518 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 520 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 521 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 522 ],
            "I1": [ 523 ],
            "O": [ 519 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 522 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 523 ],
            "I0": [ 517 ],
            "I1": [ 482 ],
            "I2": [ 481 ],
            "I3": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 464 ],
            "I3": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 526 ],
            "COUT": [ 527 ],
            "I0": [ 55 ],
            "I1": [ 453 ],
            "I3": [ 52 ],
            "SUM": [ 524 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 528 ],
            "COUT": [ 526 ],
            "I0": [ 55 ],
            "I1": [ 455 ],
            "I3": [ 52 ],
            "SUM": [ 465 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 529 ],
            "COUT": [ 528 ],
            "I0": [ 55 ],
            "I1": [ 469 ],
            "I3": [ 52 ],
            "SUM": [ 492 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_1_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 530 ],
            "I1": [ 531 ],
            "I2": [ 469 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 529 ],
            "I0": [ 52 ],
            "I1": [ 498 ],
            "I3": [ 52 ],
            "SUM": [ 507 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 461 ],
            "I0": [ 530 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 532 ],
            "I1": [ 533 ],
            "I2": [ 534 ],
            "I3": [ 535 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 536 ],
            "I1": [ 537 ],
            "I2": [ 538 ],
            "I3": [ 539 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2_SUM_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 481 ],
            "I0": [ 540 ],
            "I1": [ 541 ],
            "I2": [ 542 ],
            "I3": [ 543 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 544 ],
            "COUT": [ 545 ],
            "I0": [ 455 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 462 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 546 ],
            "COUT": [ 544 ],
            "I0": [ 469 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 547 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 546 ],
            "I0": [ 498 ],
            "I1": [ 52 ],
            "I3": [ 55 ],
            "SUM": [ 517 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 510 ],
            "I0": [ 530 ],
            "I1": [ 498 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 531 ],
            "I1": [ 530 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "O": [ 482 ],
            "S0": [ 550 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 548 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 549 ],
            "I0": [ 469 ],
            "I1": [ 455 ],
            "I2": [ 498 ],
            "I3": [ 453 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 551 ],
            "COUT": [ 550 ],
            "I0": [ 55 ],
            "I1": [ 453 ],
            "I3": [ 55 ],
            "SUM": [ 552 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 553 ],
            "COUT": [ 551 ],
            "I0": [ 55 ],
            "I1": [ 455 ],
            "I3": [ 55 ],
            "SUM": [ 554 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 553 ],
            "I0": [ 55 ],
            "I1": [ 469 ],
            "I3": [ 55 ],
            "SUM": [ 555 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 482 ],
            "I1": [ 547 ],
            "I2": [ 483 ],
            "I3": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 463 ],
            "I0": [ 482 ],
            "I1": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 530 ],
            "I1": [ 531 ],
            "I2": [ 455 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 481 ],
            "I1": [ 475 ],
            "I2": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 557 ],
            "O": [ 525 ],
            "S0": [ 558 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 560 ],
            "O": [ 556 ],
            "S0": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "O": [ 559 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 561 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 562 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 564 ],
            "O": [ 560 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 563 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 564 ],
            "I0": [ 565 ],
            "I1": [ 482 ],
            "I2": [ 481 ],
            "I3": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 567 ],
            "O": [ 557 ],
            "S0": [ 440 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 568 ],
            "I1": [ 569 ],
            "O": [ 566 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 568 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 569 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 571 ],
            "O": [ 567 ],
            "S0": [ 483 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 570 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 571 ],
            "I0": [ 565 ],
            "I1": [ 482 ],
            "I2": [ 481 ],
            "I3": [ 475 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 545 ],
            "COUT": [ 572 ],
            "I0": [ 453 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 565 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 558 ],
            "I0": [ 530 ],
            "I1": [ 531 ],
            "I2": [ 453 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.ns_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 455 ],
            "I1": [ 453 ],
            "I2": [ 461 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 574 ],
            "I0": [ 455 ],
            "I1": [ 453 ],
            "I2": [ 530 ],
            "I3": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 575 ],
            "COUT": [ 576 ],
            "I0": [ 55 ],
            "I1": [ 541 ],
            "I3": [ 52 ],
            "SUM": [ 577 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 578 ],
            "COUT": [ 575 ],
            "I0": [ 55 ],
            "I1": [ 540 ],
            "I3": [ 52 ],
            "SUM": [ 579 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 576 ],
            "COUT": [ 580 ],
            "I0": [ 55 ],
            "I1": [ 542 ],
            "I3": [ 52 ],
            "SUM": [ 581 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 582 ],
            "I0": [ 52 ],
            "I1": [ 535 ],
            "I3": [ 52 ],
            "SUM": [ 583 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 584 ],
            "COUT": [ 578 ],
            "I0": [ 55 ],
            "I1": [ 539 ],
            "I3": [ 52 ],
            "SUM": [ 585 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 586 ],
            "COUT": [ 584 ],
            "I0": [ 55 ],
            "I1": [ 538 ],
            "I3": [ 52 ],
            "SUM": [ 587 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 588 ],
            "COUT": [ 586 ],
            "I0": [ 55 ],
            "I1": [ 537 ],
            "I3": [ 52 ],
            "SUM": [ 589 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 590 ],
            "COUT": [ 588 ],
            "I0": [ 55 ],
            "I1": [ 536 ],
            "I3": [ 52 ],
            "SUM": [ 591 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 592 ],
            "COUT": [ 590 ],
            "I0": [ 55 ],
            "I1": [ 533 ],
            "I3": [ 52 ],
            "SUM": [ 593 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 594 ],
            "COUT": [ 592 ],
            "I0": [ 55 ],
            "I1": [ 532 ],
            "I3": [ 52 ],
            "SUM": [ 595 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 582 ],
            "COUT": [ 594 ],
            "I0": [ 55 ],
            "I1": [ 534 ],
            "I3": [ 52 ],
            "SUM": [ 596 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 580 ],
            "COUT": [ 597 ],
            "I0": [ 55 ],
            "I1": [ 543 ],
            "I3": [ 52 ],
            "SUM": [ 598 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 599 ],
            "Q": [ 543 ],
            "RESET": [ 600 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 601 ],
            "Q": [ 542 ],
            "RESET": [ 602 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 603 ],
            "Q": [ 534 ],
            "RESET": [ 604 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 596 ],
            "I1": [ 534 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_10_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 606 ],
            "Q": [ 535 ],
            "RESET": [ 607 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 606 ],
            "I0": [ 583 ],
            "I1": [ 535 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_11_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 581 ],
            "I1": [ 542 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_1_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 608 ],
            "Q": [ 541 ],
            "RESET": [ 609 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 577 ],
            "I1": [ 541 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_2_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 609 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 610 ],
            "Q": [ 540 ],
            "RESET": [ 611 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 579 ],
            "I1": [ 540 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_3_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 612 ],
            "Q": [ 539 ],
            "RESET": [ 613 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 612 ],
            "I0": [ 585 ],
            "I1": [ 539 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_4_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 614 ],
            "Q": [ 538 ],
            "RESET": [ 615 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 587 ],
            "I1": [ 538 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_5_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 616 ],
            "Q": [ 537 ],
            "RESET": [ 617 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 589 ],
            "I1": [ 537 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_6_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 618 ],
            "Q": [ 536 ],
            "RESET": [ 619 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 618 ],
            "I0": [ 591 ],
            "I1": [ 536 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_7_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 620 ],
            "Q": [ 533 ],
            "RESET": [ 621 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 593 ],
            "I1": [ 533 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_8_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 49 ],
            "D": [ 622 ],
            "Q": [ 532 ],
            "RESET": [ 623 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 595 ],
            "I1": [ 532 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_9_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 599 ],
            "I0": [ 598 ],
            "I1": [ 543 ],
            "I2": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 464 ],
            "I1": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 574 ],
            "Q": [ 530 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 573 ],
            "Q": [ 531 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 624 ],
            "CLK": [ 49 ],
            "D": [ 625 ],
            "Q": [ 626 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 624 ],
            "I0": [ 531 ],
            "I1": [ 530 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 625 ],
            "I0": [ 605 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 628 ],
            "I1": [ 629 ],
            "I2": [ 630 ],
            "I3": [ 626 ]
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 631 ],
            "I1": [ 632 ],
            "I2": [ 633 ],
            "I3": [ 634 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 636 ],
            "Q": [ 637 ],
            "RESET": [ 638 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_1": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 639 ],
            "Q": [ 640 ],
            "RESET": [ 638 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_2": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 641 ],
            "Q": [ 642 ],
            "RESET": [ 638 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 643 ],
            "COUT": [ 644 ],
            "I0": [ 55 ],
            "I1": [ 637 ],
            "I3": [ 52 ],
            "SUM": [ 636 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 645 ],
            "COUT": [ 643 ],
            "I0": [ 55 ],
            "I1": [ 640 ],
            "I3": [ 52 ],
            "SUM": [ 639 ]
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 645 ],
            "I0": [ 52 ],
            "I1": [ 642 ],
            "I3": [ 52 ],
            "SUM": [ 641 ]
          }
        },
        "pwm_ctrl2.i2c.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 449 ],
            "I1": [ 647 ],
            "I2": [ 442 ],
            "I3": [ 447 ]
          }
        },
        "pwm_ctrl2.i2c.ns_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 449 ],
            "I0": [ 640 ],
            "I1": [ 637 ],
            "I2": [ 642 ]
          }
        },
        "pwm_ctrl2.i2c.ns_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 647 ],
            "I0": [ 450 ],
            "I1": [ 444 ],
            "I2": [ 448 ],
            "I3": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 648 ],
            "I1": [ 649 ],
            "O": [ 650 ],
            "S0": [ 450 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 651 ],
            "I1": [ 652 ],
            "O": [ 653 ],
            "S0": [ 444 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 450 ],
            "I1": [ 448 ],
            "I2": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 652 ],
            "I0": [ 450 ],
            "I1": [ 449 ],
            "I2": [ 448 ],
            "I3": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 655 ],
            "O": [ 656 ],
            "S0": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 654 ],
            "I0": [ 449 ],
            "I1": [ 448 ],
            "I2": [ 450 ],
            "I3": [ 444 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 449 ],
            "I1": [ 448 ],
            "I2": [ 450 ],
            "I3": [ 444 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 648 ],
            "I0": [ 449 ],
            "I1": [ 444 ],
            "I2": [ 448 ],
            "I3": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 448 ],
            "I1": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ps_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 650 ],
            "Q": [ 450 ]
          }
        },
        "pwm_ctrl2.i2c.ps_DFFN_Q_1": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 653 ],
            "Q": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.ps_DFFN_Q_2": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 656 ],
            "Q": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.ps_DFFN_Q_3": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 635 ],
            "D": [ 646 ],
            "Q": [ 444 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 657 ],
            "I0": [ 658 ],
            "I1": [ 443 ],
            "I2": [ 659 ],
            "I3": [ 660 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 443 ],
            "I0": [ 450 ],
            "I1": [ 448 ],
            "I2": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111000111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 638 ],
            "I0": [ 451 ],
            "I1": [ 450 ],
            "I2": [ 444 ],
            "I3": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "O": [ 660 ],
            "S0": [ 444 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 664 ],
            "O": [ 661 ],
            "S0": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 663 ],
            "I0": [ 450 ],
            "I1": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 665 ],
            "I1": [ 450 ],
            "I2": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 666 ],
            "I1": [ 667 ],
            "O": [ 662 ],
            "S0": [ 451 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 666 ],
            "I0": [ 635 ],
            "I1": [ 665 ],
            "I2": [ 450 ],
            "I3": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 450 ],
            "I1": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.sda_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 669 ],
            "I1": [ 660 ],
            "I2": [ 638 ]
          }
        },
        "pwm_ctrl2.i2c.substate_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 665 ],
            "Q": [ 659 ]
          }
        },
        "pwm_ctrl2.i2c.substate_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 670 ],
            "Q": [ 658 ]
          }
        },
        "pwm_ctrl2.i2c.substate_DFF_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 670 ],
            "I0": [ 658 ]
          }
        },
        "pwm_ctrl2.i2c.substate_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 659 ],
            "I1": [ 658 ]
          }
        },
        "pwm_ctrl2.i2c.substate_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 659 ],
            "I1": [ 658 ]
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 671 ],
            "Q": [ 669 ]
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 673 ],
            "O": [ 671 ],
            "S0": [ 448 ]
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 672 ],
            "I0": [ 647 ],
            "I1": [ 637 ],
            "I2": [ 642 ],
            "I3": [ 640 ]
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 673 ],
            "I0": [ 647 ],
            "I1": [ 637 ],
            "I2": [ 642 ],
            "I3": [ 640 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 674 ],
            "Q": [ 675 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 676 ],
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 675 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 680 ],
            "O": [ 681 ],
            "S0": [ 682 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 679 ],
            "I0": [ 683 ],
            "I1": [ 678 ],
            "I2": [ 684 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 680 ],
            "I0": [ 683 ],
            "I1": [ 678 ],
            "I2": [ 684 ],
            "I3": [ 685 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 686 ],
            "COUT": [ 687 ],
            "I0": [ 55 ],
            "I1": [ 688 ],
            "I3": [ 55 ],
            "SUM": [ 689 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 690 ],
            "COUT": [ 686 ],
            "I0": [ 55 ],
            "I1": [ 691 ],
            "I3": [ 55 ],
            "SUM": [ 692 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 690 ],
            "I0": [ 55 ],
            "I1": [ 693 ],
            "I3": [ 55 ],
            "SUM": [ 694 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 695 ],
            "Q": [ 688 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 696 ],
            "Q": [ 691 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 696 ],
            "I0": [ 697 ],
            "I1": [ 698 ],
            "I2": [ 699 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 700 ],
            "Q": [ 693 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 700 ],
            "I0": [ 693 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 703 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 703 ],
            "I0": [ 704 ],
            "I1": [ 705 ],
            "I2": [ 706 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 708 ],
            "O": [ 702 ],
            "S0": [ 709 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 711 ],
            "O": [ 707 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 710 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 711 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ 714 ],
            "O": [ 708 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 714 ],
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 674 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 718 ],
            "COUT": [ 719 ],
            "I0": [ 693 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 709 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 719 ],
            "COUT": [ 720 ],
            "I0": [ 691 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 721 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 718 ],
            "I0": [ 722 ],
            "I1": [ 52 ],
            "I3": [ 55 ],
            "SUM": [ 723 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 674 ],
            "I0": [ 704 ],
            "I1": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 674 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I3_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 724 ],
            "O": [ 726 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I3_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 725 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 726 ],
            "O": [ 728 ],
            "S0": [ 723 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "O": [ 727 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 729 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 730 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 732 ],
            "O": [ 699 ],
            "S0": [ 721 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 734 ],
            "O": [ 731 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 733 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 734 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "O": [ 732 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 735 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 674 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 738 ],
            "O": [ 698 ],
            "S0": [ 739 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 740 ],
            "I1": [ 741 ],
            "O": [ 737 ],
            "S0": [ 691 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 740 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 741 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 743 ],
            "O": [ 738 ],
            "S0": [ 691 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 742 ],
            "I0": [ 744 ],
            "I1": [ 712 ],
            "I2": [ 716 ],
            "I3": [ 717 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 743 ],
            "I0": [ 744 ],
            "I1": [ 712 ],
            "I2": [ 716 ],
            "I3": [ 717 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 745 ],
            "I1": [ 746 ],
            "O": [ 697 ],
            "S0": [ 704 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 747 ],
            "I1": [ 748 ],
            "O": [ 745 ],
            "S0": [ 691 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 749 ],
            "I1": [ 750 ],
            "O": [ 747 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 749 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 750 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 751 ],
            "I1": [ 752 ],
            "O": [ 748 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 751 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 752 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 754 ],
            "O": [ 746 ],
            "S0": [ 691 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 756 ],
            "O": [ 753 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 755 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 756 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 758 ],
            "O": [ 754 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 757 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 758 ],
            "I0": [ 715 ],
            "I1": [ 717 ],
            "I2": [ 712 ],
            "I3": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 759 ],
            "Q": [ 722 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 759 ],
            "I0": [ 722 ],
            "I1": [ 701 ],
            "I2": [ 728 ],
            "I3": [ 760 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 695 ],
            "I0": [ 688 ],
            "I1": [ 701 ],
            "I2": [ 761 ],
            "I3": [ 762 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 760 ],
            "I0": [ 704 ],
            "I1": [ 705 ],
            "I2": [ 763 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 764 ],
            "I1": [ 765 ],
            "O": [ 701 ],
            "S0": [ 717 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 767 ],
            "O": [ 764 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 766 ],
            "I0": [ 704 ],
            "I1": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 767 ],
            "I0": [ 704 ],
            "I1": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 768 ],
            "I1": [ 769 ],
            "O": [ 765 ],
            "S0": [ 716 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 768 ],
            "I0": [ 704 ],
            "I1": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 769 ],
            "I0": [ 715 ],
            "I1": [ 704 ],
            "I2": [ 705 ],
            "I3": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 762 ],
            "I0": [ 704 ],
            "I1": [ 705 ],
            "I2": [ 770 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 771 ],
            "COUT": [ 772 ],
            "I0": [ 55 ],
            "I1": [ 688 ],
            "I3": [ 52 ],
            "SUM": [ 770 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 773 ],
            "COUT": [ 774 ],
            "I0": [ 55 ],
            "I1": [ 693 ],
            "I3": [ 52 ],
            "SUM": [ 706 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 773 ],
            "I0": [ 52 ],
            "I1": [ 722 ],
            "I3": [ 52 ],
            "SUM": [ 763 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 775 ],
            "I1": [ 776 ],
            "O": [ 761 ],
            "S0": [ 777 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 779 ],
            "O": [ 775 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 778 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 779 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 781 ],
            "O": [ 776 ],
            "S0": [ 712 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 780 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 781 ],
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 674 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 720 ],
            "COUT": [ 782 ],
            "I0": [ 688 ],
            "I1": [ 55 ],
            "I3": [ 55 ],
            "SUM": [ 777 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 783 ],
            "I0": [ 693 ],
            "I1": [ 691 ],
            "I2": [ 722 ],
            "I3": [ 688 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 691 ],
            "I1": [ 688 ],
            "I2": [ 739 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 774 ],
            "COUT": [ 771 ],
            "I0": [ 55 ],
            "I1": [ 691 ],
            "I3": [ 52 ],
            "SUM": [ 744 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 739 ],
            "I0": [ 704 ],
            "I1": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 691 ],
            "I1": [ 688 ],
            "I2": [ 704 ],
            "I3": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 786 ],
            "COUT": [ 787 ],
            "I0": [ 55 ],
            "I1": [ 788 ],
            "I3": [ 52 ],
            "SUM": [ 789 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 790 ],
            "COUT": [ 786 ],
            "I0": [ 55 ],
            "I1": [ 791 ],
            "I3": [ 52 ],
            "SUM": [ 792 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 787 ],
            "COUT": [ 793 ],
            "I0": [ 55 ],
            "I1": [ 794 ],
            "I3": [ 52 ],
            "SUM": [ 795 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 796 ],
            "I0": [ 52 ],
            "I1": [ 797 ],
            "I3": [ 52 ],
            "SUM": [ 798 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 799 ],
            "COUT": [ 790 ],
            "I0": [ 55 ],
            "I1": [ 800 ],
            "I3": [ 52 ],
            "SUM": [ 801 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 802 ],
            "COUT": [ 799 ],
            "I0": [ 55 ],
            "I1": [ 803 ],
            "I3": [ 52 ],
            "SUM": [ 804 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 805 ],
            "COUT": [ 802 ],
            "I0": [ 55 ],
            "I1": [ 806 ],
            "I3": [ 52 ],
            "SUM": [ 807 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 808 ],
            "COUT": [ 805 ],
            "I0": [ 55 ],
            "I1": [ 809 ],
            "I3": [ 52 ],
            "SUM": [ 810 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 811 ],
            "COUT": [ 808 ],
            "I0": [ 55 ],
            "I1": [ 812 ],
            "I3": [ 52 ],
            "SUM": [ 813 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 814 ],
            "COUT": [ 811 ],
            "I0": [ 55 ],
            "I1": [ 815 ],
            "I3": [ 52 ],
            "SUM": [ 816 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 796 ],
            "COUT": [ 814 ],
            "I0": [ 55 ],
            "I1": [ 817 ],
            "I3": [ 52 ],
            "SUM": [ 818 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 793 ],
            "COUT": [ 819 ],
            "I0": [ 55 ],
            "I1": [ 820 ],
            "I3": [ 52 ],
            "SUM": [ 821 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 822 ],
            "Q": [ 820 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 824 ],
            "Q": [ 794 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 825 ],
            "Q": [ 817 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 825 ],
            "I0": [ 818 ],
            "I1": [ 817 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 827 ],
            "Q": [ 797 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 827 ],
            "I0": [ 798 ],
            "I1": [ 797 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 824 ],
            "I0": [ 795 ],
            "I1": [ 794 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 828 ],
            "Q": [ 788 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 828 ],
            "I0": [ 789 ],
            "I1": [ 788 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 829 ],
            "Q": [ 791 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 829 ],
            "I0": [ 792 ],
            "I1": [ 791 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 830 ],
            "Q": [ 800 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 801 ],
            "I1": [ 800 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 831 ],
            "Q": [ 803 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 831 ],
            "I0": [ 804 ],
            "I1": [ 803 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 832 ],
            "Q": [ 806 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 807 ],
            "I1": [ 806 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 833 ],
            "Q": [ 809 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 810 ],
            "I1": [ 809 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 834 ],
            "Q": [ 812 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 813 ],
            "I1": [ 812 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 705 ],
            "CLK": [ 49 ],
            "D": [ 835 ],
            "Q": [ 815 ],
            "RESET": [ 823 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 835 ],
            "I0": [ 816 ],
            "I1": [ 815 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 822 ],
            "I0": [ 821 ],
            "I1": [ 820 ],
            "I2": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 823 ],
            "I0": [ 712 ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 836 ],
            "I1": [ 783 ],
            "O": [ 715 ],
            "S0": [ 687 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 55 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 717 ],
            "I0": [ 815 ],
            "I1": [ 812 ],
            "I2": [ 817 ],
            "I3": [ 797 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 809 ],
            "I1": [ 806 ],
            "I2": [ 803 ],
            "I3": [ 800 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 712 ],
            "I0": [ 791 ],
            "I1": [ 788 ],
            "I2": [ 794 ],
            "I3": [ 820 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 785 ],
            "Q": [ 704 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 784 ],
            "Q": [ 705 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 49 ],
            "D": [ 838 ],
            "Q": [ 839 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 705 ],
            "I1": [ 704 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 826 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 841 ],
            "I1": [ 842 ],
            "I2": [ 839 ]
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 844 ],
            "I1": [ 845 ],
            "I2": [ 846 ],
            "I3": [ 847 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 849 ],
            "Q": [ 850 ],
            "RESET": [ 851 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_1": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 852 ],
            "Q": [ 853 ],
            "RESET": [ 851 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_2": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:37.8-37.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 854 ],
            "Q": [ 855 ],
            "RESET": [ 851 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 856 ],
            "COUT": [ 857 ],
            "I0": [ 55 ],
            "I1": [ 850 ],
            "I3": [ 52 ],
            "SUM": [ 849 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 858 ],
            "COUT": [ 856 ],
            "I0": [ 55 ],
            "I1": [ 853 ],
            "I3": [ 52 ],
            "SUM": [ 852 ]
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 858 ],
            "I0": [ 52 ],
            "I1": [ 855 ],
            "I3": [ 52 ],
            "SUM": [ 854 ]
          }
        },
        "pwm_ctrl3.i2c.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 683 ],
            "I1": [ 860 ],
            "I2": [ 676 ],
            "I3": [ 681 ]
          }
        },
        "pwm_ctrl3.i2c.ns_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 683 ],
            "I0": [ 850 ],
            "I1": [ 855 ],
            "I2": [ 853 ]
          }
        },
        "pwm_ctrl3.i2c.ns_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 678 ],
            "I1": [ 684 ],
            "I2": [ 682 ],
            "I3": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 861 ],
            "I1": [ 862 ],
            "O": [ 863 ],
            "S0": [ 684 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 865 ],
            "O": [ 866 ],
            "S0": [ 682 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 685 ],
            "I3": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 685 ],
            "I3": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 867 ],
            "I1": [ 868 ],
            "O": [ 869 ],
            "S0": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 683 ],
            "I1": [ 682 ],
            "I2": [ 684 ],
            "I3": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 683 ],
            "I1": [ 682 ],
            "I2": [ 684 ],
            "I3": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 861 ],
            "I0": [ 683 ],
            "I1": [ 678 ],
            "I2": [ 682 ],
            "I3": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 682 ],
            "I1": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.ps_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 863 ],
            "Q": [ 684 ]
          }
        },
        "pwm_ctrl3.i2c.ps_DFFN_Q_1": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 866 ],
            "Q": [ 682 ]
          }
        },
        "pwm_ctrl3.i2c.ps_DFFN_Q_2": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 869 ],
            "Q": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.ps_DFFN_Q_3": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:75.1-87.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:7.7-7.48"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 848 ],
            "D": [ 859 ],
            "Q": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 870 ],
            "I0": [ 871 ],
            "I1": [ 677 ],
            "I2": [ 872 ],
            "I3": [ 873 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 684 ],
            "I1": [ 682 ],
            "I2": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 874 ],
            "I1": [ 875 ],
            "O": [ 873 ],
            "S0": [ 682 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 876 ],
            "I1": [ 877 ],
            "O": [ 874 ],
            "S0": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 848 ],
            "I1": [ 684 ],
            "I2": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 879 ],
            "O": [ 875 ],
            "S0": [ 685 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 878 ],
            "I0": [ 880 ],
            "I1": [ 684 ],
            "I2": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 879 ],
            "I0": [ 880 ],
            "I1": [ 684 ],
            "I2": [ 678 ]
          }
        },
        "pwm_ctrl3.i2c.sda_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 881 ],
            "I0": [ 882 ],
            "I1": [ 873 ],
            "I2": [ 851 ]
          }
        },
        "pwm_ctrl3.i2c.sda_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111000111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 851 ],
            "I0": [ 685 ],
            "I1": [ 684 ],
            "I2": [ 678 ],
            "I3": [ 682 ]
          }
        },
        "pwm_ctrl3.i2c.substate_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 880 ],
            "Q": [ 872 ]
          }
        },
        "pwm_ctrl3.i2c.substate_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 883 ],
            "Q": [ 871 ]
          }
        },
        "pwm_ctrl3.i2c.substate_DFF_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 871 ]
          }
        },
        "pwm_ctrl3.i2c.substate_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 872 ],
            "I1": [ 871 ]
          }
        },
        "pwm_ctrl3.i2c.substate_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 848 ],
            "I0": [ 872 ],
            "I1": [ 871 ]
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 884 ],
            "Q": [ 882 ]
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 885 ],
            "I1": [ 886 ],
            "O": [ 884 ],
            "S0": [ 682 ]
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 860 ],
            "I1": [ 850 ],
            "I2": [ 855 ],
            "I3": [ 853 ]
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 860 ],
            "I1": [ 850 ],
            "I2": [ 855 ],
            "I3": [ 853 ]
          }
        },
        "rf.brake0_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 889 ]
          }
        },
        "rf.brake0_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 891 ],
            "O": [ 887 ],
            "S0": [ 892 ]
          }
        },
        "rf.brake0_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 895 ],
            "I3": [ 896 ]
          }
        },
        "rf.brake0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 898 ],
            "I1": [ 889 ]
          }
        },
        "rf.brake0_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 897 ],
            "I1": [ 900 ],
            "I2": [ 901 ],
            "I3": [ 902 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 899 ],
            "O": [ 904 ],
            "S0": [ 905 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 907 ],
            "O": [ 908 ],
            "S0": [ 909 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 911 ],
            "O": [ 912 ],
            "S0": [ 913 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 910 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 911 ],
            "I0": [ 914 ],
            "I1": [ 915 ],
            "I2": [ 916 ],
            "I3": [ 917 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 915 ],
            "I0": [ 918 ],
            "I1": [ 919 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 920 ],
            "I1": [ 921 ],
            "O": [ 913 ],
            "S0": [ 922 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 923 ],
            "I1": [ 924 ],
            "I2": [ 925 ],
            "I3": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 928 ],
            "O": [ 922 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 931 ],
            "O": [ 927 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 933 ],
            "O": [ 930 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 935 ],
            "I1": [ 936 ],
            "O": [ 932 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 938 ],
            "I1": [ 939 ],
            "O": [ 933 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 938 ],
            "I0": [ 940 ],
            "I1": [ 941 ],
            "I2": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 939 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 942 ],
            "I1": [ 943 ],
            "O": [ 931 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 945 ],
            "O": [ 942 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 944 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 945 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 947 ],
            "O": [ 943 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 946 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 947 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 949 ],
            "O": [ 928 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 951 ],
            "O": [ 948 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 952 ],
            "I1": [ 953 ],
            "O": [ 950 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 953 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 954 ],
            "I1": [ 955 ],
            "O": [ 951 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 954 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 955 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 957 ],
            "O": [ 949 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 958 ],
            "I1": [ 959 ],
            "O": [ 956 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 958 ],
            "I0": [ 960 ],
            "I1": [ 941 ],
            "I2": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 959 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 962 ],
            "O": [ 957 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 961 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 962 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 963 ],
            "I1": [ 964 ],
            "O": [ 917 ],
            "S0": [ 965 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 967 ],
            "O": [ 963 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 969 ],
            "I1": [ 970 ],
            "I2": [ 971 ],
            "I3": [ 972 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 969 ],
            "I1": [ 970 ],
            "I2": [ 971 ],
            "I3": [ 972 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 974 ],
            "O": [ 964 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 969 ],
            "I1": [ 970 ],
            "I2": [ 971 ],
            "I3": [ 972 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 975 ],
            "I1": [ 976 ],
            "O": [ 916 ],
            "S0": [ 977 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "O": [ 975 ],
            "S0": [ 980 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 981 ],
            "I1": [ 982 ],
            "O": [ 978 ],
            "S0": [ 983 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 984 ],
            "I1": [ 985 ],
            "O": [ 979 ],
            "S0": [ 983 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 984 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 987 ],
            "O": [ 976 ],
            "S0": [ 980 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 988 ],
            "I1": [ 989 ],
            "O": [ 986 ],
            "S0": [ 983 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 988 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 989 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 991 ],
            "O": [ 987 ],
            "S0": [ 983 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 990 ],
            "I0": [ 992 ],
            "I1": [ 993 ],
            "I2": [ 994 ],
            "I3": [ 995 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 991 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 997 ],
            "O": [ 980 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 998 ],
            "I1": [ 999 ],
            "O": [ 977 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1000 ],
            "I1": [ 1001 ],
            "O": [ 998 ],
            "S0": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 1003 ],
            "O": [ 1000 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 1005 ],
            "O": [ 1002 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1004 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1005 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 1007 ],
            "O": [ 1003 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1006 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 1009 ],
            "O": [ 1001 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 1011 ],
            "O": [ 1008 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1011 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "O": [ 1009 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1012 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1013 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "O": [ 999 ],
            "S0": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1017 ],
            "O": [ 1014 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "O": [ 1016 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1018 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1019 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 1021 ],
            "O": [ 1017 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1020 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1021 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1022 ],
            "I1": [ 1023 ],
            "O": [ 1015 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1024 ],
            "I1": [ 1025 ],
            "O": [ 1022 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1024 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1025 ],
            "I0": [ 1026 ],
            "I1": [ 893 ],
            "I2": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1028 ],
            "O": [ 1023 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1027 ],
            "I0": [ 1029 ],
            "I1": [ 893 ],
            "I2": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1028 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 1031 ],
            "O": [ 996 ],
            "S0": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1032 ],
            "I1": [ 1033 ],
            "O": [ 1030 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1035 ],
            "O": [ 1032 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1036 ],
            "I1": [ 1037 ],
            "O": [ 1033 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1037 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "O": [ 1031 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "O": [ 1038 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1040 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1042 ],
            "I1": [ 1043 ],
            "O": [ 1039 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1042 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1044 ],
            "I1": [ 1045 ],
            "O": [ 997 ],
            "S0": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "O": [ 1045 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1048 ],
            "I1": [ 1049 ],
            "O": [ 1046 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1048 ],
            "I0": [ 1050 ],
            "I1": [ 895 ],
            "I2": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1049 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1051 ],
            "I1": [ 1052 ],
            "O": [ 1047 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1052 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1053 ],
            "I1": [ 1054 ],
            "O": [ 1055 ],
            "S0": [ 1056 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1053 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1054 ],
            "I0": [ 1057 ],
            "I1": [ 1058 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1061 ],
            "I1": [ 1062 ],
            "O": [ 1059 ],
            "S0": [ 1063 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1064 ],
            "I1": [ 1065 ],
            "O": [ 1061 ],
            "S0": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1064 ],
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "I2": [ 1069 ],
            "I3": [ 993 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "I2": [ 1069 ],
            "I3": [ 993 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1070 ],
            "I1": [ 1071 ],
            "O": [ 1062 ],
            "S0": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "I2": [ 1069 ],
            "I3": [ 993 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 1073 ],
            "O": [ 1056 ],
            "S0": [ 1074 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1075 ],
            "I1": [ 1076 ],
            "O": [ 1060 ],
            "S0": [ 1077 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1078 ],
            "I1": [ 1079 ],
            "O": [ 1075 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1080 ],
            "I1": [ 1081 ],
            "O": [ 1078 ],
            "S0": [ 1082 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1083 ],
            "I1": [ 1084 ],
            "O": [ 1080 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "O": [ 1081 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1089 ],
            "I1": [ 1090 ],
            "O": [ 1079 ],
            "S0": [ 1082 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 1092 ],
            "O": [ 1089 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1092 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 1094 ],
            "O": [ 1090 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1095 ],
            "I1": [ 1096 ],
            "O": [ 1076 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1097 ],
            "I1": [ 1098 ],
            "O": [ 1095 ],
            "S0": [ 1082 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1099 ],
            "I1": [ 1100 ],
            "O": [ 1097 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1101 ],
            "I1": [ 1102 ],
            "O": [ 1098 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1101 ],
            "I0": [ 1085 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1086 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1103 ],
            "I1": [ 1104 ],
            "O": [ 1096 ],
            "S0": [ 1082 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1105 ],
            "I1": [ 1106 ],
            "O": [ 1103 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1108 ],
            "O": [ 1104 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1107 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1109 ],
            "I1": [ 1110 ],
            "O": [ 1058 ],
            "S0": [ 1111 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1112 ],
            "I1": [ 1113 ],
            "O": [ 1109 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1116 ],
            "O": [ 1112 ],
            "S0": [ 1117 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1118 ],
            "I1": [ 1119 ],
            "O": [ 1115 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1119 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1124 ],
            "I1": [ 1125 ],
            "O": [ 1116 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1126 ],
            "I1": [ 1127 ],
            "O": [ 1113 ],
            "S0": [ 1117 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1128 ],
            "I1": [ 1129 ],
            "O": [ 1126 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1130 ],
            "I1": [ 1131 ],
            "O": [ 1127 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1132 ],
            "I1": [ 1133 ],
            "O": [ 1110 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 1135 ],
            "O": [ 1132 ],
            "S0": [ 1117 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1136 ],
            "I1": [ 1137 ],
            "O": [ 1134 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1137 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1138 ],
            "I1": [ 1139 ],
            "O": [ 1135 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 923 ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 1123 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1140 ],
            "I1": [ 1141 ],
            "O": [ 1133 ],
            "S0": [ 1117 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1142 ],
            "I1": [ 1143 ],
            "O": [ 1140 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1143 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1144 ],
            "I1": [ 1145 ],
            "O": [ 1141 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1144 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1146 ],
            "I1": [ 1147 ],
            "O": [ 1072 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 1150 ],
            "O": [ 1146 ],
            "S0": [ 1151 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1152 ],
            "I1": [ 1153 ],
            "O": [ 1149 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1152 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1153 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 1158 ],
            "O": [ 1150 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1159 ],
            "I1": [ 1160 ],
            "O": [ 1147 ],
            "S0": [ 1151 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "O": [ 1159 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1162 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 1164 ],
            "O": [ 1160 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1166 ],
            "O": [ 1073 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "O": [ 1165 ],
            "S0": [ 1151 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 1170 ],
            "O": [ 1167 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1170 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "O": [ 1168 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1171 ],
            "I0": [ 969 ],
            "I1": [ 1155 ],
            "I2": [ 971 ],
            "I3": [ 1156 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1172 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1174 ],
            "O": [ 1166 ],
            "S0": [ 1151 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "O": [ 1173 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1175 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1176 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1177 ],
            "I1": [ 1178 ],
            "O": [ 1174 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1177 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 1179 ],
            "I1": [ 1180 ],
            "I2": [ 1181 ],
            "I3": [ 1182 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "O": [ 1182 ],
            "S0": [ 1185 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1183 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 923 ],
            "I1": [ 1186 ],
            "I2": [ 1187 ],
            "I3": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 1189 ],
            "O": [ 1185 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1190 ],
            "I1": [ 1191 ],
            "O": [ 1188 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1193 ],
            "O": [ 1190 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 1195 ],
            "O": [ 1192 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1194 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1195 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 1197 ],
            "O": [ 1193 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1197 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1199 ],
            "O": [ 1191 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1200 ],
            "I1": [ 1201 ],
            "O": [ 1198 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1200 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1201 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1202 ],
            "I1": [ 1203 ],
            "O": [ 1199 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1202 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1203 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1204 ],
            "I1": [ 1205 ],
            "O": [ 1189 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1206 ],
            "I1": [ 1207 ],
            "O": [ 1204 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1208 ],
            "I1": [ 1209 ],
            "O": [ 1206 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1208 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1209 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1210 ],
            "I1": [ 1211 ],
            "O": [ 1207 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1212 ],
            "I1": [ 1213 ],
            "O": [ 1205 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1214 ],
            "I1": [ 1215 ],
            "O": [ 1212 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1214 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1216 ],
            "I1": [ 1217 ],
            "O": [ 1213 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 1218 ],
            "I1": [ 934 ],
            "I2": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1217 ],
            "I0": [ 1219 ],
            "I1": [ 934 ],
            "I2": [ 941 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1220 ],
            "I1": [ 1221 ],
            "O": [ 1181 ],
            "S0": [ 1222 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1223 ],
            "I1": [ 1224 ],
            "O": [ 1220 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1223 ],
            "I0": [ 993 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1224 ],
            "I0": [ 993 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1227 ],
            "I1": [ 1228 ],
            "O": [ 1221 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1227 ],
            "I0": [ 993 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1228 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1229 ],
            "I1": [ 1230 ],
            "O": [ 909 ],
            "S0": [ 1231 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1233 ],
            "O": [ 1180 ],
            "S0": [ 1234 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1235 ],
            "I1": [ 1236 ],
            "O": [ 1232 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1238 ],
            "O": [ 1235 ],
            "S0": [ 1239 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 1241 ],
            "O": [ 1237 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1245 ],
            "O": [ 1238 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "O": [ 1236 ],
            "S0": [ 1239 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "O": [ 1246 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1248 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1249 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 1251 ],
            "O": [ 1247 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1250 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1251 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 1253 ],
            "O": [ 1233 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1255 ],
            "O": [ 1252 ],
            "S0": [ 1239 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1256 ],
            "I1": [ 1257 ],
            "O": [ 1254 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1256 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1257 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1258 ],
            "I1": [ 1259 ],
            "O": [ 1255 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1258 ],
            "I0": [ 1242 ],
            "I1": [ 1122 ],
            "I2": [ 1154 ],
            "I3": [ 1243 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1259 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 1261 ],
            "O": [ 1253 ],
            "S0": [ 1239 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1262 ],
            "I1": [ 1263 ],
            "O": [ 1260 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1262 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1263 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 1265 ],
            "O": [ 1261 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1264 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1265 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 1267 ],
            "O": [ 1229 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1268 ],
            "I1": [ 1269 ],
            "O": [ 1266 ],
            "S0": [ 1270 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1271 ],
            "I1": [ 1272 ],
            "O": [ 1268 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1271 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1272 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1275 ],
            "I1": [ 1276 ],
            "O": [ 1269 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1275 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1276 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1277 ],
            "I1": [ 1278 ],
            "O": [ 1267 ],
            "S0": [ 1270 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1279 ],
            "I1": [ 1280 ],
            "O": [ 1277 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1279 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1280 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1281 ],
            "I1": [ 1282 ],
            "O": [ 1278 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1281 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1282 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1283 ],
            "I1": [ 1284 ],
            "O": [ 1230 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1285 ],
            "I1": [ 1286 ],
            "O": [ 1283 ],
            "S0": [ 1270 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 1288 ],
            "O": [ 1285 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1287 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1288 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1289 ],
            "I1": [ 1290 ],
            "O": [ 1286 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1289 ],
            "I0": [ 1067 ],
            "I1": [ 1273 ],
            "I2": [ 969 ],
            "I3": [ 1274 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1291 ],
            "I1": [ 1292 ],
            "O": [ 1284 ],
            "S0": [ 1270 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1293 ],
            "I1": [ 1294 ],
            "O": [ 1291 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1293 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 1296 ],
            "O": [ 1292 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1296 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1297 ],
            "I1": [ 1298 ],
            "O": [ 1299 ],
            "S0": [ 1300 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1301 ],
            "I1": [ 1302 ],
            "O": [ 1303 ],
            "S0": [ 1304 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1305 ],
            "I1": [ 1306 ],
            "O": [ 1301 ],
            "S0": [ 1307 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1305 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1306 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1308 ],
            "I1": [ 1309 ],
            "O": [ 1302 ],
            "S0": [ 1307 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1308 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1309 ],
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 1312 ],
            "I3": [ 1313 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 1315 ],
            "O": [ 1297 ],
            "S0": [ 1316 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1314 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1315 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1317 ],
            "I1": [ 1318 ],
            "O": [ 1298 ],
            "S0": [ 1316 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1317 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1318 ],
            "I0": [ 1319 ],
            "I1": [ 1320 ],
            "I2": [ 1321 ],
            "I3": [ 1322 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1324 ],
            "O": [ 901 ],
            "S0": [ 1325 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 1327 ],
            "O": [ 1323 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1326 ],
            "I0": [ 993 ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 993 ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "O": [ 1324 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 993 ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1319 ],
            "I0": [ 898 ],
            "I1": [ 1332 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 898 ],
            "I1": [ 1333 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1310 ],
            "I0": [ 898 ],
            "I1": [ 1334 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 1066 ],
            "I1": [ 1335 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1336 ],
            "I1": [ 1337 ],
            "O": [ 1307 ],
            "S0": [ 1338 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1339 ],
            "I1": [ 1340 ],
            "O": [ 1312 ],
            "S0": [ 1341 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1342 ],
            "I1": [ 1343 ],
            "O": [ 1339 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 1344 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1345 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1343 ],
            "I0": [ 1344 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1345 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1347 ],
            "O": [ 1340 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1344 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1345 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1347 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "O": [ 1336 ],
            "S0": [ 1122 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1348 ],
            "I0": [ 969 ],
            "I1": [ 1350 ],
            "I2": [ 923 ],
            "I3": [ 1351 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1349 ],
            "I0": [ 969 ],
            "I1": [ 1350 ],
            "I2": [ 923 ],
            "I3": [ 1351 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1352 ],
            "I1": [ 1353 ],
            "O": [ 1337 ],
            "S0": [ 1122 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1352 ],
            "I0": [ 969 ],
            "I1": [ 1350 ],
            "I2": [ 923 ],
            "I3": [ 1351 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1353 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1354 ],
            "I1": [ 1355 ],
            "O": [ 1304 ],
            "S0": [ 1356 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 1358 ],
            "O": [ 1354 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1359 ],
            "I1": [ 1360 ],
            "O": [ 1357 ],
            "S0": [ 1361 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1359 ],
            "I0": [ 1154 ],
            "I1": [ 1362 ],
            "I2": [ 1148 ],
            "I3": [ 1363 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1360 ],
            "I0": [ 1154 ],
            "I1": [ 1362 ],
            "I2": [ 1148 ],
            "I3": [ 1363 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "O": [ 1358 ],
            "S0": [ 1361 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1364 ],
            "I0": [ 1154 ],
            "I1": [ 1362 ],
            "I2": [ 1148 ],
            "I3": [ 1363 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1365 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 1367 ],
            "O": [ 1355 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1368 ],
            "I1": [ 1369 ],
            "O": [ 1366 ],
            "S0": [ 1361 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1368 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 1371 ],
            "O": [ 1367 ],
            "S0": [ 1361 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1372 ],
            "I1": [ 1373 ],
            "O": [ 1356 ],
            "S0": [ 1374 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 1376 ],
            "O": [ 1372 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 1378 ],
            "O": [ 1375 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1377 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1378 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "O": [ 1376 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1379 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1380 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 1382 ],
            "O": [ 1373 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 1384 ],
            "O": [ 1381 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1383 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 1386 ],
            "O": [ 1382 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1385 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1386 ],
            "I0": [ 893 ],
            "I1": [ 941 ],
            "I2": [ 895 ],
            "I3": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1388 ],
            "O": [ 1313 ],
            "S0": [ 1389 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1390 ],
            "I1": [ 1391 ],
            "O": [ 1387 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 1393 ],
            "O": [ 1390 ],
            "S0": [ 1394 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 1396 ],
            "O": [ 1392 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1395 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1399 ],
            "I1": [ 1400 ],
            "O": [ 1393 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1399 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "O": [ 1391 ],
            "S0": [ 1394 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "O": [ 1401 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "O": [ 1402 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1405 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1406 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1407 ],
            "I1": [ 1408 ],
            "O": [ 1388 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1409 ],
            "I1": [ 1410 ],
            "O": [ 1407 ],
            "S0": [ 1394 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "O": [ 1409 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1411 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1412 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "O": [ 1410 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1413 ],
            "I0": [ 1397 ],
            "I1": [ 1067 ],
            "I2": [ 1120 ],
            "I3": [ 1398 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1414 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "O": [ 1408 ],
            "S0": [ 1394 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1417 ],
            "I1": [ 1418 ],
            "O": [ 1415 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1417 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1418 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1419 ],
            "I1": [ 1420 ],
            "O": [ 1416 ],
            "S0": [ 971 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1419 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1420 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 914 ],
            "I0": [ 898 ],
            "I1": [ 1421 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1057 ],
            "I0": [ 898 ],
            "I1": [ 1422 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1423 ],
            "I1": [ 1424 ],
            "O": [ 1300 ],
            "S0": [ 1425 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1426 ],
            "I1": [ 1427 ],
            "O": [ 1316 ],
            "S0": [ 1428 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "O": [ 1426 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1429 ],
            "I0": [ 971 ],
            "I1": [ 1431 ],
            "I2": [ 1432 ],
            "I3": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1430 ],
            "I0": [ 971 ],
            "I1": [ 1431 ],
            "I2": [ 1432 ],
            "I3": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1433 ],
            "I1": [ 1434 ],
            "O": [ 1427 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1433 ],
            "I0": [ 971 ],
            "I1": [ 1431 ],
            "I2": [ 1432 ],
            "I3": [ 1148 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1434 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1436 ],
            "O": [ 1322 ],
            "S0": [ 1437 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "O": [ 1435 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1438 ],
            "I0": [ 1440 ],
            "I1": [ 1067 ],
            "I2": [ 992 ],
            "I3": [ 1441 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1439 ],
            "I0": [ 1440 ],
            "I1": [ 1067 ],
            "I2": [ 992 ],
            "I3": [ 1441 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1442 ],
            "I1": [ 1443 ],
            "O": [ 1436 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1442 ],
            "I0": [ 1440 ],
            "I1": [ 1067 ],
            "I2": [ 992 ],
            "I3": [ 1441 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1443 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "O": [ 1321 ],
            "S0": [ 1446 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1448 ],
            "O": [ 1444 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1447 ],
            "I0": [ 993 ],
            "I1": [ 1449 ],
            "I2": [ 923 ],
            "I3": [ 1450 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1448 ],
            "I0": [ 993 ],
            "I1": [ 1449 ],
            "I2": [ 923 ],
            "I3": [ 1450 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1451 ],
            "I1": [ 1452 ],
            "O": [ 1445 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1451 ],
            "I0": [ 993 ],
            "I1": [ 1449 ],
            "I2": [ 923 ],
            "I3": [ 1450 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1452 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1453 ],
            "I1": [ 1454 ],
            "O": [ 1320 ],
            "S0": [ 1455 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1456 ],
            "I1": [ 1457 ],
            "O": [ 1453 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1456 ],
            "I0": [ 1458 ],
            "I1": [ 1120 ],
            "I2": [ 1459 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1457 ],
            "I0": [ 1458 ],
            "I1": [ 1120 ],
            "I2": [ 1459 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1460 ],
            "I1": [ 1461 ],
            "O": [ 1454 ],
            "S0": [ 926 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1460 ],
            "I0": [ 1458 ],
            "I1": [ 1120 ],
            "I2": [ 1459 ],
            "I3": [ 1066 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1461 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 1463 ],
            "O": [ 1423 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1462 ],
            "I0": [ 969 ],
            "I1": [ 1464 ],
            "I2": [ 1122 ],
            "I3": [ 1465 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1463 ],
            "I0": [ 969 ],
            "I1": [ 1464 ],
            "I2": [ 1122 ],
            "I3": [ 1465 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 1467 ],
            "O": [ 1424 ],
            "S0": [ 1114 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1466 ],
            "I0": [ 969 ],
            "I1": [ 1464 ],
            "I2": [ 1122 ],
            "I3": [ 1465 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1467 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 1469 ],
            "O": [ 898 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1471 ],
            "O": [ 1468 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1470 ],
            "I0": [ 937 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010100011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1471 ],
            "I0": [ 937 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1472 ],
            "I1": [ 1473 ],
            "O": [ 1469 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1472 ],
            "I0": [ 893 ],
            "I1": [ 895 ]
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1473 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1475 ]
          }
        },
        "rf.brake1_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1474 ],
            "I0": [ 918 ],
            "I1": [ 896 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1477 ],
            "O": [ 902 ],
            "S0": [ 1475 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 1479 ],
            "O": [ 1476 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1480 ],
            "I1": [ 1481 ],
            "O": [ 1478 ],
            "S0": [ 1482 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1484 ],
            "O": [ 1480 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1483 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1484 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1487 ],
            "I1": [ 1488 ],
            "O": [ 1481 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1488 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "O": [ 1479 ],
            "S0": [ 1482 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1491 ],
            "I1": [ 1492 ],
            "O": [ 1489 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1491 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1492 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1493 ],
            "I1": [ 1494 ],
            "O": [ 1490 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1494 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1495 ],
            "I1": [ 1496 ],
            "O": [ 1477 ],
            "S0": [ 918 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1497 ],
            "I1": [ 1498 ],
            "O": [ 1495 ],
            "S0": [ 1482 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1499 ],
            "I1": [ 1500 ],
            "O": [ 1497 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1499 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1500 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1502 ],
            "O": [ 1498 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1501 ],
            "I0": [ 1485 ],
            "I1": [ 1066 ],
            "I2": [ 1114 ],
            "I3": [ 1486 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1502 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1503 ],
            "I1": [ 1504 ],
            "O": [ 1496 ],
            "S0": [ 1482 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1505 ],
            "I1": [ 1506 ],
            "O": [ 1503 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1505 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1506 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1507 ],
            "I1": [ 1508 ],
            "O": [ 1504 ],
            "S0": [ 1148 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1507 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1508 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake2_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1486 ]
          }
        },
        "rf.brake2_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1509 ],
            "I0": [ 1114 ],
            "I1": [ 896 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake3_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1511 ]
          }
        },
        "rf.brake3_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1510 ],
            "I0": [ 1067 ],
            "I1": [ 896 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake3_DFFE_Q_CE_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 1512 ],
            "I1": [ 937 ]
          }
        },
        "rf.brake3_DFFE_Q_CE_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 894 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 941 ],
            "I3": [ 929 ]
          }
        },
        "rf.brake4_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1514 ]
          }
        },
        "rf.brake4_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1513 ],
            "I0": [ 992 ],
            "I1": [ 1515 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1517 ],
            "O": [ 905 ],
            "S0": [ 1514 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1519 ],
            "O": [ 1516 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1520 ],
            "I1": [ 1521 ],
            "O": [ 1518 ],
            "S0": [ 1522 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1523 ],
            "I1": [ 1524 ],
            "O": [ 1520 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1523 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1524 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1526 ],
            "I1": [ 1527 ],
            "O": [ 1521 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1526 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1527 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1529 ],
            "O": [ 1519 ],
            "S0": [ 1522 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 1531 ],
            "O": [ 1528 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1530 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1531 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1533 ],
            "O": [ 1529 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1532 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1533 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 1535 ],
            "O": [ 1517 ],
            "S0": [ 992 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 1537 ],
            "O": [ 1534 ],
            "S0": [ 1522 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1538 ],
            "I1": [ 1539 ],
            "O": [ 1536 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1538 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1539 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1540 ],
            "I1": [ 1541 ],
            "O": [ 1537 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1540 ],
            "I0": [ 1067 ],
            "I1": [ 1511 ],
            "I2": [ 969 ],
            "I3": [ 1525 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1541 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1542 ],
            "I1": [ 1543 ],
            "O": [ 1535 ],
            "S0": [ 1522 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1544 ],
            "I1": [ 1545 ],
            "O": [ 1542 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1544 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1545 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1547 ],
            "O": [ 1543 ],
            "S0": [ 1120 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1546 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1547 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake5_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1485 ]
          }
        },
        "rf.brake5_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1548 ],
            "I0": [ 1066 ],
            "I1": [ 1515 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake6_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1522 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1549 ],
            "I0": [ 1120 ],
            "I1": [ 1515 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "O": [ 923 ],
            "S0": [ 941 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1553 ],
            "O": [ 1122 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1554 ],
            "I1": [ 1555 ],
            "O": [ 1552 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1554 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1555 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1556 ],
            "I1": [ 1557 ],
            "O": [ 1553 ],
            "S0": [ 937 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1556 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1557 ],
            "I0": [ 934 ],
            "I1": [ 893 ],
            "I2": [ 895 ],
            "I3": [ 941 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1558 ],
            "I1": [ 1559 ],
            "O": [ 1120 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1560 ],
            "I1": [ 1561 ],
            "O": [ 1558 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1560 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1561 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1562 ],
            "I1": [ 1563 ],
            "O": [ 1559 ],
            "S0": [ 895 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1562 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1563 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 941 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1565 ],
            "O": [ 1114 ],
            "S0": [ 893 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1566 ],
            "I1": [ 1567 ],
            "O": [ 1564 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1566 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1567 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1568 ],
            "I1": [ 1569 ],
            "O": [ 1565 ],
            "S0": [ 929 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1568 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1569 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "O": [ 1550 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1570 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1571 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1572 ],
            "I1": [ 1573 ],
            "O": [ 1551 ],
            "S0": [ 934 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1572 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1573 ],
            "I0": [ 937 ],
            "I1": [ 893 ],
            "I2": [ 895 ],
            "I3": [ 929 ]
          }
        },
        "rf.brake7_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1575 ]
          }
        },
        "rf.brake7_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1574 ],
            "I0": [ 968 ],
            "I1": [ 1515 ],
            "I2": [ 892 ]
          }
        },
        "rf.brake7_DFFE_Q_CE_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1515 ],
            "I0": [ 937 ],
            "I1": [ 941 ],
            "I2": [ 1512 ]
          }
        },
        "rf.brake7_DFFE_Q_CE_LUT3_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1512 ],
            "I0": [ 934 ],
            "I1": [ 893 ],
            "I2": [ 895 ],
            "I3": [ 929 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1576 ],
            "I1": [ 1577 ],
            "O": [ 900 ],
            "S0": [ 1575 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1578 ],
            "I1": [ 1579 ],
            "O": [ 1576 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1580 ],
            "I1": [ 1581 ],
            "O": [ 1578 ],
            "S0": [ 1582 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1584 ],
            "O": [ 1580 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1583 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1584 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1588 ],
            "O": [ 1581 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1587 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1588 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1589 ],
            "I1": [ 1590 ],
            "O": [ 1579 ],
            "S0": [ 1582 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1591 ],
            "I1": [ 1592 ],
            "O": [ 1589 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1591 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1592 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1594 ],
            "O": [ 1590 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1593 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1594 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1596 ],
            "O": [ 1577 ],
            "S0": [ 968 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1598 ],
            "O": [ 1595 ],
            "S0": [ 1582 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1600 ],
            "O": [ 1597 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1599 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1600 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 1602 ],
            "O": [ 1598 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1601 ],
            "I0": [ 923 ],
            "I1": [ 1585 ],
            "I2": [ 1586 ],
            "I3": [ 1122 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1602 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1603 ],
            "I1": [ 1604 ],
            "O": [ 1596 ],
            "S0": [ 1582 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1606 ],
            "O": [ 1603 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1605 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1606 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1607 ],
            "I1": [ 1608 ],
            "O": [ 1604 ],
            "S0": [ 1154 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1607 ],
            "I0": [ 55 ]
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1608 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1610 ]
          }
        },
        "rf.direction0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1611 ],
            "I0": [ 898 ],
            "I1": [ 1610 ]
          }
        },
        "rf.direction0_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1612 ],
            "I0": [ 1611 ],
            "I1": [ 1613 ],
            "I2": [ 1614 ],
            "I3": [ 1615 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1616 ],
            "I1": [ 1612 ],
            "O": [ 1617 ],
            "S0": [ 1618 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1616 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1620 ],
            "O": [ 1613 ],
            "S0": [ 1621 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1623 ],
            "O": [ 1619 ],
            "S0": [ 926 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1624 ],
            "I1": [ 1625 ],
            "O": [ 1622 ],
            "S0": [ 971 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1626 ],
            "I1": [ 1627 ],
            "O": [ 1624 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1626 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1627 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1631 ],
            "I1": [ 1632 ],
            "O": [ 1625 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1631 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1632 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 1634 ],
            "O": [ 1623 ],
            "S0": [ 971 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1635 ],
            "I1": [ 1636 ],
            "O": [ 1633 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1635 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1636 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1638 ],
            "O": [ 1634 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1637 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1638 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1639 ],
            "I1": [ 1640 ],
            "O": [ 1620 ],
            "S0": [ 926 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1641 ],
            "I1": [ 1642 ],
            "O": [ 1639 ],
            "S0": [ 971 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1644 ],
            "O": [ 1641 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1643 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1644 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1646 ],
            "O": [ 1642 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1645 ],
            "I0": [ 923 ],
            "I1": [ 1629 ],
            "I2": [ 1630 ],
            "I3": [ 1122 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1646 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1647 ],
            "I1": [ 1648 ],
            "O": [ 1640 ],
            "S0": [ 971 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1649 ],
            "I1": [ 1650 ],
            "O": [ 1647 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1649 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1650 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1651 ],
            "I1": [ 1652 ],
            "O": [ 1648 ],
            "S0": [ 1628 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1651 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1652 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction1_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1653 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1654 ],
            "I1": [ 1655 ],
            "O": [ 1614 ],
            "S0": [ 1653 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "O": [ 1654 ],
            "S0": [ 918 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1656 ],
            "I0": [ 1658 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1659 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1657 ],
            "I0": [ 1658 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1659 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1660 ],
            "I1": [ 1661 ],
            "O": [ 1655 ],
            "S0": [ 918 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1660 ],
            "I0": [ 1658 ],
            "I1": [ 993 ],
            "I2": [ 968 ],
            "I3": [ 1659 ]
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1661 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1662 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1663 ],
            "I1": [ 1664 ],
            "O": [ 1618 ],
            "S0": [ 1662 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1665 ],
            "I1": [ 1666 ],
            "O": [ 1663 ],
            "S0": [ 1114 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1667 ],
            "I1": [ 1668 ],
            "O": [ 1665 ],
            "S0": [ 1669 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1670 ],
            "I1": [ 1671 ],
            "O": [ 1667 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1670 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1671 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1674 ],
            "I1": [ 1675 ],
            "O": [ 1668 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1674 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1675 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "O": [ 1666 ],
            "S0": [ 1669 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 1679 ],
            "O": [ 1676 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1678 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1679 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "O": [ 1677 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1680 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1681 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1682 ],
            "I1": [ 1683 ],
            "O": [ 1664 ],
            "S0": [ 1114 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 1685 ],
            "O": [ 1682 ],
            "S0": [ 1669 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1686 ],
            "I1": [ 1687 ],
            "O": [ 1684 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1686 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1687 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1688 ],
            "I1": [ 1689 ],
            "O": [ 1685 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1688 ],
            "I0": [ 1672 ],
            "I1": [ 1120 ],
            "I2": [ 1154 ],
            "I3": [ 1673 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1689 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1690 ],
            "I1": [ 1691 ],
            "O": [ 1683 ],
            "S0": [ 1669 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 1693 ],
            "O": [ 1690 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1692 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1693 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 1695 ],
            "O": [ 1691 ],
            "S0": [ 1066 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1694 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1695 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction3_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1696 ]
          }
        },
        "rf.direction4_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1697 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1698 ],
            "I1": [ 1699 ],
            "O": [ 1615 ],
            "S0": [ 1697 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1700 ],
            "I1": [ 1701 ],
            "O": [ 1698 ],
            "S0": [ 992 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1703 ],
            "O": [ 1700 ],
            "S0": [ 1704 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1705 ],
            "I1": [ 1706 ],
            "O": [ 1702 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1705 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1706 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1708 ],
            "I1": [ 1709 ],
            "O": [ 1703 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1708 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1709 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1710 ],
            "I1": [ 1711 ],
            "O": [ 1701 ],
            "S0": [ 1704 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1712 ],
            "I1": [ 1713 ],
            "O": [ 1710 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1712 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1713 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 1715 ],
            "O": [ 1711 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1714 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1715 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1716 ],
            "I1": [ 1717 ],
            "O": [ 1699 ],
            "S0": [ 992 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 1719 ],
            "O": [ 1716 ],
            "S0": [ 1704 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1720 ],
            "I1": [ 1721 ],
            "O": [ 1718 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1720 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1721 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1722 ],
            "I1": [ 1723 ],
            "O": [ 1719 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1722 ],
            "I0": [ 1067 ],
            "I1": [ 1696 ],
            "I2": [ 969 ],
            "I3": [ 1707 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1723 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1725 ],
            "O": [ 1717 ],
            "S0": [ 1704 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1726 ],
            "I1": [ 1727 ],
            "O": [ 1724 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1726 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1727 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1728 ],
            "I1": [ 1729 ],
            "O": [ 1725 ],
            "S0": [ 1148 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1728 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1729 ],
            "I0": [ 55 ]
          }
        },
        "rf.direction5_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1669 ]
          }
        },
        "rf.direction6_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1672 ]
          }
        },
        "rf.direction7_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1659 ]
          }
        },
        "rf.enable0_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1731 ]
          }
        },
        "rf.enable0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1732 ],
            "I0": [ 898 ],
            "I1": [ 1731 ]
          }
        },
        "rf.enable0_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1733 ],
            "I0": [ 1732 ],
            "I1": [ 1734 ],
            "I2": [ 1735 ],
            "I3": [ 1736 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1737 ],
            "I1": [ 1738 ],
            "O": [ 1734 ],
            "S0": [ 1739 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1737 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1740 ],
            "I1": [ 1741 ],
            "O": [ 1739 ],
            "S0": [ 941 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1742 ],
            "I1": [ 1743 ],
            "O": [ 1740 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1744 ],
            "I1": [ 1745 ],
            "O": [ 1742 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1746 ],
            "I1": [ 1747 ],
            "O": [ 1744 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1746 ],
            "I0": [ 1748 ],
            "I1": [ 895 ],
            "I2": [ 934 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1747 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1749 ],
            "I1": [ 1750 ],
            "O": [ 1745 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1749 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1750 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1751 ],
            "I1": [ 1752 ],
            "O": [ 1743 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1753 ],
            "I1": [ 1754 ],
            "O": [ 1751 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1753 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1754 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1755 ],
            "I1": [ 1756 ],
            "O": [ 1752 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1755 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1756 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1758 ],
            "O": [ 1741 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1759 ],
            "I1": [ 1760 ],
            "O": [ 1757 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1761 ],
            "I1": [ 1762 ],
            "O": [ 1759 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1761 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1762 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1763 ],
            "I1": [ 1764 ],
            "O": [ 1760 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1763 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1764 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1765 ],
            "I1": [ 1733 ],
            "O": [ 1766 ],
            "S0": [ 1767 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1765 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1768 ],
            "I1": [ 1769 ],
            "O": [ 1736 ],
            "S0": [ 1770 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1771 ],
            "I1": [ 1772 ],
            "O": [ 1768 ],
            "S0": [ 1148 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1773 ],
            "I1": [ 1774 ],
            "O": [ 1771 ],
            "S0": [ 1066 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1775 ],
            "I1": [ 1776 ],
            "O": [ 1773 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1775 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1776 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1780 ],
            "I1": [ 1781 ],
            "O": [ 1774 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1780 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1781 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1782 ],
            "I1": [ 1783 ],
            "O": [ 1772 ],
            "S0": [ 1066 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1784 ],
            "I1": [ 1785 ],
            "O": [ 1782 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1784 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1785 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1786 ],
            "I1": [ 1787 ],
            "O": [ 1783 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1786 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1787 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1788 ],
            "I1": [ 1789 ],
            "O": [ 1769 ],
            "S0": [ 1148 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1791 ],
            "O": [ 1788 ],
            "S0": [ 1066 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1793 ],
            "O": [ 1790 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1792 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1793 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1794 ],
            "I1": [ 1795 ],
            "O": [ 1791 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1794 ],
            "I0": [ 923 ],
            "I1": [ 1778 ],
            "I2": [ 971 ],
            "I3": [ 1779 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1795 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1796 ],
            "I1": [ 1797 ],
            "O": [ 1789 ],
            "S0": [ 1066 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1798 ],
            "I1": [ 1799 ],
            "O": [ 1796 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1798 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1799 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1801 ],
            "O": [ 1797 ],
            "S0": [ 1777 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1800 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1801 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1802 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1803 ],
            "I1": [ 1804 ],
            "O": [ 1767 ],
            "S0": [ 1802 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1805 ],
            "I1": [ 1806 ],
            "O": [ 1803 ],
            "S0": [ 918 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1808 ],
            "O": [ 1805 ],
            "S0": [ 1809 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1810 ],
            "I1": [ 1811 ],
            "O": [ 1807 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1810 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1811 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1814 ],
            "I1": [ 1815 ],
            "O": [ 1808 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1814 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1815 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1816 ],
            "I1": [ 1817 ],
            "O": [ 1806 ],
            "S0": [ 1809 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1818 ],
            "I1": [ 1819 ],
            "O": [ 1816 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1818 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1819 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1820 ],
            "I1": [ 1821 ],
            "O": [ 1817 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1820 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1821 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1822 ],
            "I1": [ 1823 ],
            "O": [ 1804 ],
            "S0": [ 918 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1824 ],
            "I1": [ 1825 ],
            "O": [ 1822 ],
            "S0": [ 1809 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 1827 ],
            "O": [ 1824 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1826 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1827 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1829 ],
            "O": [ 1825 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1828 ],
            "I0": [ 1812 ],
            "I1": [ 1122 ],
            "I2": [ 1120 ],
            "I3": [ 1813 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1829 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1830 ],
            "I1": [ 1831 ],
            "O": [ 1823 ],
            "S0": [ 1809 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1832 ],
            "I1": [ 1833 ],
            "O": [ 1830 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1832 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1833 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1834 ],
            "I1": [ 1835 ],
            "O": [ 1831 ],
            "S0": [ 992 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1834 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1835 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable2_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1836 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1838 ],
            "O": [ 1735 ],
            "S0": [ 1836 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1839 ],
            "I1": [ 1840 ],
            "O": [ 1837 ],
            "S0": [ 1114 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1839 ],
            "I0": [ 1841 ],
            "I1": [ 993 ],
            "I2": [ 969 ],
            "I3": [ 1842 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1840 ],
            "I0": [ 1841 ],
            "I1": [ 993 ],
            "I2": [ 969 ],
            "I3": [ 1842 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1844 ],
            "O": [ 1838 ],
            "S0": [ 1114 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1843 ],
            "I0": [ 1841 ],
            "I1": [ 993 ],
            "I2": [ 969 ],
            "I3": [ 1842 ]
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1844 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1845 ]
          }
        },
        "rf.enable3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1738 ],
            "I0": [ 1845 ],
            "I1": [ 1067 ],
            "I2": [ 1846 ],
            "I3": [ 926 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1847 ],
            "I1": [ 1848 ],
            "O": [ 1067 ],
            "S0": [ 941 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1850 ],
            "O": [ 993 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1851 ],
            "I1": [ 1852 ],
            "O": [ 1849 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1851 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1852 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1853 ],
            "I1": [ 1854 ],
            "O": [ 1850 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1853 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1854 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 929 ],
            "I3": [ 941 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1855 ],
            "I1": [ 1856 ],
            "O": [ 1066 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1857 ],
            "I1": [ 1858 ],
            "O": [ 1855 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1857 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1858 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1859 ],
            "I1": [ 1860 ],
            "O": [ 1856 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1859 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1860 ],
            "I0": [ 934 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "O": [ 1847 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1861 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1862 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1863 ],
            "I1": [ 1864 ],
            "O": [ 1848 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1863 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1864 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 895 ],
            "I3": [ 929 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1865 ],
            "I1": [ 1866 ],
            "O": [ 992 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1867 ],
            "I1": [ 1868 ],
            "O": [ 968 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1870 ],
            "O": [ 1867 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1869 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1870 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1871 ],
            "I1": [ 1872 ],
            "O": [ 1868 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1871 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1872 ],
            "I0": [ 934 ],
            "I1": [ 895 ],
            "I2": [ 893 ],
            "I3": [ 941 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1873 ],
            "I1": [ 1874 ],
            "O": [ 926 ],
            "S0": [ 937 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1875 ],
            "I1": [ 1876 ],
            "O": [ 1873 ],
            "S0": [ 934 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1875 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1876 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1877 ],
            "I1": [ 1878 ],
            "O": [ 1874 ],
            "S0": [ 934 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1877 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1878 ],
            "I0": [ 893 ],
            "I1": [ 941 ],
            "I2": [ 895 ],
            "I3": [ 929 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 1880 ],
            "O": [ 918 ],
            "S0": [ 941 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1881 ],
            "I1": [ 1882 ],
            "O": [ 1879 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1881 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1882 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1883 ],
            "I1": [ 1884 ],
            "O": [ 1880 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1883 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1884 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 929 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1885 ],
            "I1": [ 1886 ],
            "O": [ 1865 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1885 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1886 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1887 ],
            "I1": [ 1888 ],
            "O": [ 1866 ],
            "S0": [ 895 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1887 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1888 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 941 ],
            "I3": [ 929 ]
          }
        },
        "rf.enable4_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1809 ]
          }
        },
        "rf.enable5_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1777 ]
          }
        },
        "rf.enable6_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1813 ]
          }
        },
        "rf.enable7_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1889 ]
          }
        },
        "rf.enable7_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1890 ],
            "I0": [ 1889 ],
            "I1": [ 895 ],
            "I2": [ 934 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1891 ],
            "I1": [ 1890 ],
            "O": [ 1892 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1891 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1893 ],
            "I1": [ 1892 ],
            "O": [ 1758 ],
            "S0": [ 929 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1894 ],
            "I1": [ 1895 ],
            "O": [ 1893 ],
            "S0": [ 893 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1894 ],
            "I0": [ 55 ]
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1895 ],
            "I0": [ 55 ]
          }
        },
        "rf.rd_data_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 904 ],
            "Q": [ 1897 ]
          }
        },
        "rf.rd_data_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 1766 ],
            "Q": [ 1898 ]
          }
        },
        "rf.rd_data_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 1617 ],
            "Q": [ 1899 ]
          }
        },
        "rf.rd_data_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 1299 ],
            "Q": [ 1900 ]
          }
        },
        "rf.rd_data_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 908 ],
            "Q": [ 1901 ]
          }
        },
        "rf.rd_data_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 1303 ],
            "Q": [ 1902 ]
          }
        },
        "rf.rd_data_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 912 ],
            "Q": [ 1903 ]
          }
        },
        "rf.rd_data_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:78.1-81.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1896 ],
            "CLK": [ 49 ],
            "D": [ 1055 ],
            "Q": [ 1904 ]
          }
        },
        "rf.reg_file[10]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1440 ]
          }
        },
        "rf.reg_file[10]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1273 ]
          }
        },
        "rf.reg_file[10]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1397 ]
          }
        },
        "rf.reg_file[10]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1050 ]
          }
        },
        "rf.reg_file[10]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:138.1-141.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1068 ]
          }
        },
        "rf.reg_file[12]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1441 ]
          }
        },
        "rf.reg_file[12]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1239 ]
          }
        },
        "rf.reg_file[12]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1361 ]
          }
        },
        "rf.reg_file[12]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 995 ]
          }
        },
        "rf.reg_file[12]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:154.1-157.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1513 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1085 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1328 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1841 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1658 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1449 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1225 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1344 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 994 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:170.1-173.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1910 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1069 ]
          }
        },
        "rf.reg_file[14]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1910 ],
            "I0": [ 993 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[17]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1459 ]
          }
        },
        "rf.reg_file[17]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1226 ]
          }
        },
        "rf.reg_file[17]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1335 ]
          }
        },
        "rf.reg_file[17]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1911 ]
          }
        },
        "rf.reg_file[17]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:190.1-193.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1548 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1063 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "O": [ 983 ],
            "S0": [ 1911 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1914 ],
            "I1": [ 1915 ],
            "O": [ 1912 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1917 ],
            "O": [ 1914 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1916 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1917 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1918 ],
            "I1": [ 1919 ],
            "O": [ 1915 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1918 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1919 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1920 ],
            "I1": [ 1921 ],
            "O": [ 1913 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1922 ],
            "I1": [ 1923 ],
            "O": [ 1920 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1922 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1923 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1925 ],
            "O": [ 1921 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1924 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1925 ],
            "I0": [ 934 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1586 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1812 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1630 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1465 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1242 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1338 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1026 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:206.1-209.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1926 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1123 ]
          }
        },
        "rf.reg_file[19]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1926 ],
            "I0": [ 1122 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[22]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1458 ]
          }
        },
        "rf.reg_file[22]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1270 ]
          }
        },
        "rf.reg_file[22]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1398 ]
          }
        },
        "rf.reg_file[22]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1029 ]
          }
        },
        "rf.reg_file[22]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:226.1-229.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1549 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1117 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1482 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1770 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1704 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1432 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1222 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1363 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 960 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:242.1-245.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1927 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1074 ]
          }
        },
        "rf.reg_file[24]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1927 ],
            "I0": [ 1148 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[27]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1428 ]
          }
        },
        "rf.reg_file[27]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1218 ]
          }
        },
        "rf.reg_file[27]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1345 ]
          }
        },
        "rf.reg_file[27]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 965 ]
          }
        },
        "rf.reg_file[27]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:262.1-265.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1574 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1086 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1329 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1779 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1628 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1431 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1219 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1394 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 972 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:278.1-281.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1928 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1156 ]
          }
        },
        "rf.reg_file[29]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1928 ],
            "I0": [ 971 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1582 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1748 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1673 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1446 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1243 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1362 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 940 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:298.1-301.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1929 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1151 ]
          }
        },
        "rf.reg_file[32]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1929 ],
            "I0": [ 1154 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1325 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1846 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1621 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1455 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1187 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1374 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 925 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:306.1-309.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1930 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1082 ]
          }
        },
        "rf.reg_file[33]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1930 ],
            "I0": [ 926 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1585 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1778 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1629 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1450 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1186 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1351 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 924 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:314.1-317.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1931 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1121 ]
          }
        },
        "rf.reg_file[34]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1931 ],
            "I0": [ 923 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 888 ],
            "Q": [ 1525 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1730 ],
            "Q": [ 1842 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1609 ],
            "Q": [ 1707 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1464 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1274 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1350 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 970 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:322.1-325.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1932 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1155 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1932 ],
            "I0": [ 969 ],
            "I1": [ 892 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1933 ],
            "I1": [ 1934 ],
            "O": [ 969 ],
            "S0": [ 934 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1935 ],
            "I1": [ 1936 ],
            "O": [ 971 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1937 ],
            "I1": [ 1938 ],
            "O": [ 1935 ],
            "S0": [ 895 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1937 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1938 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "O": [ 1936 ],
            "S0": [ 895 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1939 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1940 ],
            "I0": [ 934 ],
            "I1": [ 941 ],
            "I2": [ 893 ],
            "I3": [ 937 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1941 ],
            "I1": [ 1942 ],
            "O": [ 1154 ],
            "S0": [ 934 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1943 ],
            "I1": [ 1944 ],
            "O": [ 1941 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1943 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1944 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1945 ],
            "I1": [ 1946 ],
            "O": [ 1942 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1945 ],
            "I0": [ 937 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1946 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1947 ],
            "I1": [ 1948 ],
            "O": [ 1148 ],
            "S0": [ 929 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1950 ],
            "O": [ 1947 ],
            "S0": [ 893 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1949 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1950 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1951 ],
            "I1": [ 1952 ],
            "O": [ 1948 ],
            "S0": [ 893 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1951 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1952 ],
            "I0": [ 934 ],
            "I1": [ 937 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1953 ],
            "I1": [ 1954 ],
            "O": [ 1933 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1953 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1954 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1955 ],
            "I1": [ 1956 ],
            "O": [ 1934 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1955 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1956 ],
            "I0": [ 893 ],
            "I1": [ 895 ],
            "I2": [ 929 ],
            "I3": [ 941 ]
          }
        },
        "rf.reg_file[4]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1332 ]
          }
        },
        "rf.reg_file[4]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1333 ]
          }
        },
        "rf.reg_file[4]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1334 ]
          }
        },
        "rf.reg_file[4]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1421 ]
          }
        },
        "rf.reg_file[4]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:90.1-93.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 887 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1422 ]
          }
        },
        "rf.reg_file[6]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1437 ]
          }
        },
        "rf.reg_file[6]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1234 ]
          }
        },
        "rf.reg_file[6]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1341 ]
          }
        },
        "rf.reg_file[6]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 919 ]
          }
        },
        "rf.reg_file[6]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:106.1-109.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1474 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1077 ]
          }
        },
        "rf.reg_file[8]_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1905 ],
            "Q": [ 1425 ]
          }
        },
        "rf.reg_file[8]_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1906 ],
            "Q": [ 1231 ]
          }
        },
        "rf.reg_file[8]_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1907 ],
            "Q": [ 1389 ]
          }
        },
        "rf.reg_file[8]_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1908 ],
            "Q": [ 1957 ]
          }
        },
        "rf.reg_file[8]_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:122.1-125.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1509 ],
            "CLK": [ 49 ],
            "D": [ 1909 ],
            "Q": [ 1111 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1958 ],
            "I0": [ 1957 ],
            "I1": [ 895 ],
            "I2": [ 929 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1958 ],
            "I1": [ 1959 ],
            "O": [ 1960 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1959 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1960 ],
            "I1": [ 1961 ],
            "O": [ 1044 ],
            "S0": [ 934 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1962 ],
            "I1": [ 1963 ],
            "O": [ 1961 ],
            "S0": [ 937 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1962 ],
            "I0": [ 55 ]
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1963 ],
            "I0": [ 55 ]
          }
        },
        "scl_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 870 ],
            "O": [ 30 ]
          }
        },
        "scl_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 657 ],
            "O": [ 29 ]
          }
        },
        "scl_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 422 ],
            "O": [ 28 ]
          }
        },
        "scl_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 227 ],
            "O": [ 27 ]
          }
        },
        "sd_uart_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1964 ],
            "O": [ 38 ]
          }
        },
        "sd_uart_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1965 ],
            "O": [ 37 ]
          }
        },
        "sd_uart_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1966 ],
            "O": [ 36 ]
          }
        },
        "sd_uart_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1967 ],
            "O": [ 35 ]
          }
        },
        "sda_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 881 ],
            "O": [ 34 ]
          }
        },
        "sda_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 668 ],
            "O": [ 33 ]
          }
        },
        "sda_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 426 ],
            "O": [ 32 ]
          }
        },
        "sda_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 228 ],
            "O": [ 31 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1968 ],
            "Q": [ 1969 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1970 ],
            "Q": [ 1971 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1972 ],
            "Q": [ 1973 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1974 ],
            "Q": [ 1975 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1976 ],
            "Q": [ 1977 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1978 ],
            "Q": [ 1979 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1980 ],
            "Q": [ 1981 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1982 ],
            "Q": [ 1983 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1984 ],
            "COUT": [ 1985 ],
            "I0": [ 55 ],
            "I1": [ 1969 ],
            "I3": [ 52 ],
            "SUM": [ 1968 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1986 ],
            "COUT": [ 1984 ],
            "I0": [ 55 ],
            "I1": [ 1971 ],
            "I3": [ 52 ],
            "SUM": [ 1970 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1987 ],
            "COUT": [ 1986 ],
            "I0": [ 55 ],
            "I1": [ 1973 ],
            "I3": [ 52 ],
            "SUM": [ 1972 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1988 ],
            "COUT": [ 1987 ],
            "I0": [ 55 ],
            "I1": [ 1975 ],
            "I3": [ 52 ],
            "SUM": [ 1974 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1989 ],
            "COUT": [ 1988 ],
            "I0": [ 55 ],
            "I1": [ 1977 ],
            "I3": [ 52 ],
            "SUM": [ 1976 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1990 ],
            "COUT": [ 1989 ],
            "I0": [ 55 ],
            "I1": [ 1979 ],
            "I3": [ 52 ],
            "SUM": [ 1978 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1991 ],
            "COUT": [ 1990 ],
            "I0": [ 55 ],
            "I1": [ 1981 ],
            "I3": [ 52 ],
            "SUM": [ 1980 ]
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 1991 ],
            "I0": [ 52 ],
            "I1": [ 1983 ],
            "I3": [ 52 ],
            "SUM": [ 1982 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1992 ],
            "I0": [ 1993 ],
            "I1": [ 1994 ],
            "I2": [ 1995 ],
            "I3": [ 1996 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1994 ],
            "I0": [ 1979 ],
            "I1": [ 1997 ],
            "I2": [ 1971 ],
            "I3": [ 1998 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1993 ],
            "I0": [ 1983 ],
            "I1": [ 1977 ],
            "I2": [ 1999 ],
            "I3": [ 2000 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1995 ],
            "I0": [ 1969 ],
            "I1": [ 2001 ],
            "I2": [ 2002 ],
            "I3": [ 2003 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2003 ],
            "I0": [ 1979 ],
            "I1": [ 1997 ],
            "I2": [ 1975 ],
            "I3": [ 2004 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2002 ],
            "I0": [ 1981 ],
            "I1": [ 1973 ],
            "I2": [ 2005 ],
            "I3": [ 2006 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2007 ],
            "COUT": [ 1996 ],
            "I0": [ 1969 ],
            "I1": [ 2001 ],
            "I3": [ 55 ],
            "SUM": [ 2008 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2009 ],
            "COUT": [ 2007 ],
            "I0": [ 1971 ],
            "I1": [ 1998 ],
            "I3": [ 55 ],
            "SUM": [ 2010 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2011 ],
            "COUT": [ 2009 ],
            "I0": [ 1973 ],
            "I1": [ 2005 ],
            "I3": [ 55 ],
            "SUM": [ 2012 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2013 ],
            "COUT": [ 2011 ],
            "I0": [ 1975 ],
            "I1": [ 2004 ],
            "I3": [ 55 ],
            "SUM": [ 2014 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2015 ],
            "COUT": [ 2013 ],
            "I0": [ 1977 ],
            "I1": [ 1999 ],
            "I3": [ 55 ],
            "SUM": [ 2016 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2017 ],
            "COUT": [ 2015 ],
            "I0": [ 1979 ],
            "I1": [ 1997 ],
            "I3": [ 55 ],
            "SUM": [ 2018 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2019 ],
            "COUT": [ 2017 ],
            "I0": [ 1981 ],
            "I1": [ 2006 ],
            "I3": [ 55 ],
            "SUM": [ 2020 ]
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 2019 ],
            "I0": [ 1983 ],
            "I1": [ 2000 ],
            "I3": [ 55 ],
            "SUM": [ 2021 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1582 ],
            "Q": [ 2001 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1748 ],
            "Q": [ 1998 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1673 ],
            "Q": [ 2005 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1446 ],
            "Q": [ 2004 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1243 ],
            "Q": [ 1999 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1362 ],
            "Q": [ 1997 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 940 ],
            "Q": [ 2006 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2022 ],
            "CLK": [ 49 ],
            "D": [ 1151 ],
            "Q": [ 2000 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2023 ],
            "I1": [ 2024 ],
            "O": [ 2022 ],
            "S0": [ 2025 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2023 ],
            "I0": [ 55 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2024 ],
            "I0": [ 1975 ],
            "I1": [ 1973 ],
            "I2": [ 1971 ],
            "I3": [ 1969 ]
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2025 ],
            "I0": [ 1983 ],
            "I1": [ 1981 ],
            "I2": [ 1979 ],
            "I3": [ 1977 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2026 ],
            "Q": [ 2027 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2028 ],
            "Q": [ 2029 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2030 ],
            "Q": [ 2031 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2032 ],
            "Q": [ 2033 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2034 ],
            "Q": [ 2035 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2036 ],
            "Q": [ 2037 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2038 ],
            "Q": [ 2039 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2040 ],
            "Q": [ 2041 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2042 ],
            "COUT": [ 2043 ],
            "I0": [ 55 ],
            "I1": [ 2027 ],
            "I3": [ 52 ],
            "SUM": [ 2026 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2044 ],
            "COUT": [ 2042 ],
            "I0": [ 55 ],
            "I1": [ 2029 ],
            "I3": [ 52 ],
            "SUM": [ 2028 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2045 ],
            "COUT": [ 2044 ],
            "I0": [ 55 ],
            "I1": [ 2031 ],
            "I3": [ 52 ],
            "SUM": [ 2030 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2046 ],
            "COUT": [ 2045 ],
            "I0": [ 55 ],
            "I1": [ 2033 ],
            "I3": [ 52 ],
            "SUM": [ 2032 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2047 ],
            "COUT": [ 2046 ],
            "I0": [ 55 ],
            "I1": [ 2035 ],
            "I3": [ 52 ],
            "SUM": [ 2034 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2048 ],
            "COUT": [ 2047 ],
            "I0": [ 55 ],
            "I1": [ 2037 ],
            "I3": [ 52 ],
            "SUM": [ 2036 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2049 ],
            "COUT": [ 2048 ],
            "I0": [ 55 ],
            "I1": [ 2039 ],
            "I3": [ 52 ],
            "SUM": [ 2038 ]
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2049 ],
            "I0": [ 52 ],
            "I1": [ 2041 ],
            "I3": [ 52 ],
            "SUM": [ 2040 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2050 ],
            "I0": [ 2051 ],
            "I1": [ 2052 ],
            "I2": [ 2053 ],
            "I3": [ 2054 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2052 ],
            "I0": [ 2037 ],
            "I1": [ 2055 ],
            "I2": [ 2029 ],
            "I3": [ 2056 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2051 ],
            "I0": [ 2041 ],
            "I1": [ 2035 ],
            "I2": [ 2057 ],
            "I3": [ 2058 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2053 ],
            "I0": [ 2039 ],
            "I1": [ 2059 ],
            "I2": [ 2060 ],
            "I3": [ 2061 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2061 ],
            "I0": [ 2037 ],
            "I1": [ 2055 ],
            "I2": [ 2033 ],
            "I3": [ 2062 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2060 ],
            "I0": [ 2031 ],
            "I1": [ 2027 ],
            "I2": [ 2063 ],
            "I3": [ 2064 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2065 ],
            "COUT": [ 2054 ],
            "I0": [ 2027 ],
            "I1": [ 2063 ],
            "I3": [ 55 ],
            "SUM": [ 2066 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2067 ],
            "COUT": [ 2065 ],
            "I0": [ 2029 ],
            "I1": [ 2056 ],
            "I3": [ 55 ],
            "SUM": [ 2068 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2069 ],
            "COUT": [ 2067 ],
            "I0": [ 2031 ],
            "I1": [ 2064 ],
            "I3": [ 55 ],
            "SUM": [ 2070 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2071 ],
            "COUT": [ 2069 ],
            "I0": [ 2033 ],
            "I1": [ 2062 ],
            "I3": [ 55 ],
            "SUM": [ 2072 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2073 ],
            "COUT": [ 2071 ],
            "I0": [ 2035 ],
            "I1": [ 2057 ],
            "I3": [ 55 ],
            "SUM": [ 2074 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2075 ],
            "COUT": [ 2073 ],
            "I0": [ 2037 ],
            "I1": [ 2055 ],
            "I3": [ 55 ],
            "SUM": [ 2076 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2077 ],
            "COUT": [ 2075 ],
            "I0": [ 2039 ],
            "I1": [ 2059 ],
            "I3": [ 55 ],
            "SUM": [ 2078 ]
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 2077 ],
            "I0": [ 2041 ],
            "I1": [ 2058 ],
            "I3": [ 55 ],
            "SUM": [ 2079 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1325 ],
            "Q": [ 2063 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1846 ],
            "Q": [ 2056 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1621 ],
            "Q": [ 2064 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1455 ],
            "Q": [ 2062 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1187 ],
            "Q": [ 2057 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1374 ],
            "Q": [ 2055 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 925 ],
            "Q": [ 2059 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2080 ],
            "CLK": [ 49 ],
            "D": [ 1082 ],
            "Q": [ 2058 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2081 ],
            "I1": [ 2082 ],
            "O": [ 2080 ],
            "S0": [ 2083 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2081 ],
            "I0": [ 55 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2082 ],
            "I0": [ 2033 ],
            "I1": [ 2031 ],
            "I2": [ 2029 ],
            "I3": [ 2027 ]
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2083 ],
            "I0": [ 2041 ],
            "I1": [ 2039 ],
            "I2": [ 2037 ],
            "I3": [ 2035 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2084 ],
            "Q": [ 2085 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2086 ],
            "Q": [ 2087 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2088 ],
            "Q": [ 2089 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2090 ],
            "Q": [ 2091 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2092 ],
            "Q": [ 2093 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2094 ],
            "Q": [ 2095 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2096 ],
            "Q": [ 2097 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2098 ],
            "Q": [ 2099 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2100 ],
            "COUT": [ 2101 ],
            "I0": [ 55 ],
            "I1": [ 2085 ],
            "I3": [ 52 ],
            "SUM": [ 2084 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2102 ],
            "COUT": [ 2100 ],
            "I0": [ 55 ],
            "I1": [ 2087 ],
            "I3": [ 52 ],
            "SUM": [ 2086 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2103 ],
            "COUT": [ 2102 ],
            "I0": [ 55 ],
            "I1": [ 2089 ],
            "I3": [ 52 ],
            "SUM": [ 2088 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2104 ],
            "COUT": [ 2103 ],
            "I0": [ 55 ],
            "I1": [ 2091 ],
            "I3": [ 52 ],
            "SUM": [ 2090 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2105 ],
            "COUT": [ 2104 ],
            "I0": [ 55 ],
            "I1": [ 2093 ],
            "I3": [ 52 ],
            "SUM": [ 2092 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2106 ],
            "COUT": [ 2105 ],
            "I0": [ 55 ],
            "I1": [ 2095 ],
            "I3": [ 52 ],
            "SUM": [ 2094 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2107 ],
            "COUT": [ 2106 ],
            "I0": [ 55 ],
            "I1": [ 2097 ],
            "I3": [ 52 ],
            "SUM": [ 2096 ]
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2107 ],
            "I0": [ 52 ],
            "I1": [ 2099 ],
            "I3": [ 52 ],
            "SUM": [ 2098 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2108 ],
            "I0": [ 2109 ],
            "I1": [ 2110 ],
            "I2": [ 2111 ],
            "I3": [ 2112 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2110 ],
            "I0": [ 2095 ],
            "I1": [ 2113 ],
            "I2": [ 2087 ],
            "I3": [ 2114 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2109 ],
            "I0": [ 2099 ],
            "I1": [ 2091 ],
            "I2": [ 2115 ],
            "I3": [ 2116 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2111 ],
            "I0": [ 2097 ],
            "I1": [ 2117 ],
            "I2": [ 2118 ],
            "I3": [ 2119 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2119 ],
            "I0": [ 2095 ],
            "I1": [ 2113 ],
            "I2": [ 2093 ],
            "I3": [ 2120 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2118 ],
            "I0": [ 2089 ],
            "I1": [ 2085 ],
            "I2": [ 2121 ],
            "I3": [ 2122 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2123 ],
            "COUT": [ 2112 ],
            "I0": [ 2085 ],
            "I1": [ 2121 ],
            "I3": [ 55 ],
            "SUM": [ 2124 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2125 ],
            "COUT": [ 2123 ],
            "I0": [ 2087 ],
            "I1": [ 2114 ],
            "I3": [ 55 ],
            "SUM": [ 2126 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2127 ],
            "COUT": [ 2125 ],
            "I0": [ 2089 ],
            "I1": [ 2122 ],
            "I3": [ 55 ],
            "SUM": [ 2128 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2129 ],
            "COUT": [ 2127 ],
            "I0": [ 2091 ],
            "I1": [ 2115 ],
            "I3": [ 55 ],
            "SUM": [ 2130 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2131 ],
            "COUT": [ 2129 ],
            "I0": [ 2093 ],
            "I1": [ 2120 ],
            "I3": [ 55 ],
            "SUM": [ 2132 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2133 ],
            "COUT": [ 2131 ],
            "I0": [ 2095 ],
            "I1": [ 2113 ],
            "I3": [ 55 ],
            "SUM": [ 2134 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2135 ],
            "COUT": [ 2133 ],
            "I0": [ 2097 ],
            "I1": [ 2117 ],
            "I3": [ 55 ],
            "SUM": [ 2136 ]
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 2135 ],
            "I0": [ 2099 ],
            "I1": [ 2116 ],
            "I3": [ 55 ],
            "SUM": [ 2137 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1585 ],
            "Q": [ 2121 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1778 ],
            "Q": [ 2114 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1629 ],
            "Q": [ 2122 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1450 ],
            "Q": [ 2115 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1186 ],
            "Q": [ 2120 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1351 ],
            "Q": [ 2113 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 924 ],
            "Q": [ 2117 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2138 ],
            "CLK": [ 49 ],
            "D": [ 1121 ],
            "Q": [ 2116 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 2140 ],
            "O": [ 2138 ],
            "S0": [ 2141 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2139 ],
            "I0": [ 55 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2140 ],
            "I0": [ 2091 ],
            "I1": [ 2089 ],
            "I2": [ 2087 ],
            "I3": [ 2085 ]
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2141 ],
            "I0": [ 2099 ],
            "I1": [ 2097 ],
            "I2": [ 2095 ],
            "I3": [ 2093 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2142 ],
            "Q": [ 2143 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2144 ],
            "Q": [ 2145 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2146 ],
            "Q": [ 2147 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2148 ],
            "Q": [ 2149 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2150 ],
            "Q": [ 2151 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2152 ],
            "Q": [ 2153 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2154 ],
            "Q": [ 2155 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2156 ],
            "Q": [ 2157 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2158 ],
            "COUT": [ 2159 ],
            "I0": [ 55 ],
            "I1": [ 2143 ],
            "I3": [ 52 ],
            "SUM": [ 2142 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2160 ],
            "COUT": [ 2158 ],
            "I0": [ 55 ],
            "I1": [ 2145 ],
            "I3": [ 52 ],
            "SUM": [ 2144 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2161 ],
            "COUT": [ 2160 ],
            "I0": [ 55 ],
            "I1": [ 2147 ],
            "I3": [ 52 ],
            "SUM": [ 2146 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2162 ],
            "COUT": [ 2161 ],
            "I0": [ 55 ],
            "I1": [ 2149 ],
            "I3": [ 52 ],
            "SUM": [ 2148 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2163 ],
            "COUT": [ 2162 ],
            "I0": [ 55 ],
            "I1": [ 2151 ],
            "I3": [ 52 ],
            "SUM": [ 2150 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2164 ],
            "COUT": [ 2163 ],
            "I0": [ 55 ],
            "I1": [ 2153 ],
            "I3": [ 52 ],
            "SUM": [ 2152 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2165 ],
            "COUT": [ 2164 ],
            "I0": [ 55 ],
            "I1": [ 2155 ],
            "I3": [ 52 ],
            "SUM": [ 2154 ]
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2165 ],
            "I0": [ 52 ],
            "I1": [ 2157 ],
            "I3": [ 52 ],
            "SUM": [ 2156 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2166 ],
            "I0": [ 2167 ],
            "I1": [ 2168 ],
            "I2": [ 2169 ],
            "I3": [ 2170 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2168 ],
            "I0": [ 2149 ],
            "I1": [ 2171 ],
            "I2": [ 2172 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2167 ],
            "I0": [ 2143 ],
            "I1": [ 2173 ],
            "I2": [ 2174 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2174 ],
            "I0": [ 2155 ],
            "I1": [ 2147 ],
            "I2": [ 2175 ],
            "I3": [ 2176 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2169 ],
            "I0": [ 2151 ],
            "I1": [ 2177 ],
            "I2": [ 2178 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2178 ],
            "I0": [ 2153 ],
            "I1": [ 2179 ],
            "I2": [ 2180 ],
            "I3": [ 2157 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2172 ],
            "I0": [ 2153 ],
            "I1": [ 2179 ],
            "I2": [ 2145 ],
            "I3": [ 2181 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2182 ],
            "COUT": [ 2170 ],
            "I0": [ 2143 ],
            "I1": [ 2173 ],
            "I3": [ 55 ],
            "SUM": [ 2183 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2184 ],
            "COUT": [ 2182 ],
            "I0": [ 2145 ],
            "I1": [ 2181 ],
            "I3": [ 55 ],
            "SUM": [ 2185 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2186 ],
            "COUT": [ 2184 ],
            "I0": [ 2147 ],
            "I1": [ 2175 ],
            "I3": [ 55 ],
            "SUM": [ 2187 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2188 ],
            "COUT": [ 2186 ],
            "I0": [ 2149 ],
            "I1": [ 2171 ],
            "I3": [ 55 ],
            "SUM": [ 2189 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2190 ],
            "COUT": [ 2188 ],
            "I0": [ 2151 ],
            "I1": [ 2177 ],
            "I3": [ 55 ],
            "SUM": [ 2191 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2192 ],
            "COUT": [ 2190 ],
            "I0": [ 2153 ],
            "I1": [ 2179 ],
            "I3": [ 55 ],
            "SUM": [ 2193 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2194 ],
            "COUT": [ 2192 ],
            "I0": [ 2155 ],
            "I1": [ 2176 ],
            "I3": [ 55 ],
            "SUM": [ 2195 ]
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 2194 ],
            "I0": [ 2157 ],
            "I1": [ 2180 ],
            "I3": [ 55 ],
            "SUM": [ 2196 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1525 ],
            "Q": [ 2173 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1842 ],
            "Q": [ 2181 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1707 ],
            "Q": [ 2175 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1464 ],
            "Q": [ 2171 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1274 ],
            "Q": [ 2177 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1350 ],
            "Q": [ 2179 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 970 ],
            "Q": [ 2176 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 49 ],
            "D": [ 1155 ],
            "Q": [ 2180 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2198 ],
            "I1": [ 2199 ],
            "O": [ 2197 ],
            "S0": [ 2200 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2198 ],
            "I0": [ 55 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2199 ],
            "I0": [ 2149 ],
            "I1": [ 2147 ],
            "I2": [ 2145 ],
            "I3": [ 2143 ]
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2200 ],
            "I0": [ 2157 ],
            "I1": [ 2155 ],
            "I2": [ 2153 ],
            "I3": [ 2151 ]
          }
        },
        "servo_pwm_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2166 ],
            "O": [ 42 ]
          }
        },
        "servo_pwm_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2108 ],
            "O": [ 41 ]
          }
        },
        "servo_pwm_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2050 ],
            "O": [ 40 ]
          }
        },
        "servo_pwm_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1992 ],
            "O": [ 39 ]
          }
        },
        "spi.address_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2202 ],
            "Q": [ 934 ]
          }
        },
        "spi.address_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2203 ],
            "Q": [ 929 ]
          }
        },
        "spi.address_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2204 ],
            "Q": [ 893 ]
          }
        },
        "spi.address_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2205 ],
            "Q": [ 895 ]
          }
        },
        "spi.address_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2206 ],
            "Q": [ 941 ]
          }
        },
        "spi.address_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2207 ],
            "Q": [ 937 ]
          }
        },
        "spi.cs_n_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 4 ],
            "O": [ 2208 ]
          }
        },
        "spi.cs_n_ff2_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2209 ],
            "Q": [ 2210 ]
          }
        },
        "spi.cs_n_ff_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2208 ],
            "Q": [ 2209 ]
          }
        },
        "spi.csn_wenthigh_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2211 ],
            "Q": [ 2201 ]
          }
        },
        "spi.csn_wenthigh_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2211 ],
            "I0": [ 2210 ],
            "I1": [ 2209 ]
          }
        },
        "spi.csn_wenthigh_ff_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2201 ],
            "Q": [ 2212 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2213 ],
            "I1": [ 2214 ],
            "O": [ 2215 ],
            "S0": [ 2212 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2213 ],
            "I0": [ 55 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2214 ],
            "I0": [ 2216 ],
            "I1": [ 2217 ],
            "I2": [ 2218 ],
            "I3": [ 2219 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2218 ],
            "I0": [ 2220 ],
            "I1": [ 2221 ],
            "I2": [ 2222 ],
            "I3": [ 2223 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2217 ],
            "I0": [ 2224 ],
            "I1": [ 2225 ],
            "I2": [ 2226 ],
            "I3": [ 2227 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2216 ],
            "I0": [ 2205 ],
            "I1": [ 2204 ],
            "I2": [ 2203 ],
            "I3": [ 2202 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2219 ],
            "I0": [ 2207 ],
            "I1": [ 2206 ],
            "I2": [ 2228 ],
            "I3": [ 2229 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2230 ],
            "I0": [ 2231 ],
            "I1": [ 2232 ],
            "I2": [ 2233 ],
            "I3": [ 2234 ]
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2235 ],
            "I0": [ 2231 ],
            "I1": [ 2234 ],
            "I2": [ 2232 ],
            "I3": [ 2233 ]
          }
        },
        "spi.csn_wentlow_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2236 ],
            "Q": [ 2237 ]
          }
        },
        "spi.csn_wentlow_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2236 ],
            "I0": [ 2209 ],
            "I1": [ 2210 ]
          }
        },
        "spi.miso_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 48 ],
            "I0": [ 2208 ],
            "I1": [ 2238 ]
          }
        },
        "spi.miso_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2239 ],
            "Q": [ 2240 ]
          }
        },
        "spi.miso_reg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1897 ],
            "Q": [ 2241 ]
          }
        },
        "spi.miso_reg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1898 ],
            "Q": [ 2242 ]
          }
        },
        "spi.miso_reg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1899 ],
            "Q": [ 2243 ]
          }
        },
        "spi.miso_reg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1900 ],
            "Q": [ 2244 ]
          }
        },
        "spi.miso_reg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1901 ],
            "Q": [ 2245 ]
          }
        },
        "spi.miso_reg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1902 ],
            "Q": [ 2246 ]
          }
        },
        "spi.miso_reg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1903 ],
            "Q": [ 2247 ]
          }
        },
        "spi.miso_reg_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:125.1-135.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 1904 ],
            "Q": [ 2248 ]
          }
        },
        "spi.mosi_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 5 ],
            "O": [ 2249 ]
          }
        },
        "spi.mosi_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2250 ],
            "Q": [ 2225 ]
          }
        },
        "spi.mosi_reg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2251 ],
            "Q": [ 2224 ]
          }
        },
        "spi.mosi_reg_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2252 ],
            "Q": [ 2227 ]
          }
        },
        "spi.mosi_reg_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2253 ],
            "Q": [ 2226 ]
          }
        },
        "spi.mosi_reg_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2254 ],
            "Q": [ 2229 ]
          }
        },
        "spi.mosi_reg_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2255 ],
            "Q": [ 2228 ]
          }
        },
        "spi.mosi_reg_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2256 ],
            "Q": [ 2221 ]
          }
        },
        "spi.mosi_reg_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2257 ],
            "Q": [ 2220 ]
          }
        },
        "spi.mosi_reg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2258 ],
            "Q": [ 2202 ]
          }
        },
        "spi.mosi_reg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2259 ],
            "Q": [ 2203 ]
          }
        },
        "spi.mosi_reg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2260 ],
            "Q": [ 2204 ]
          }
        },
        "spi.mosi_reg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2261 ],
            "Q": [ 2205 ]
          }
        },
        "spi.mosi_reg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2262 ],
            "Q": [ 2206 ]
          }
        },
        "spi.mosi_reg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2263 ],
            "Q": [ 2207 ]
          }
        },
        "spi.mosi_reg_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2264 ],
            "Q": [ 2223 ]
          }
        },
        "spi.mosi_reg_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:117.1-122.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2201 ],
            "D": [ 2265 ],
            "Q": [ 2222 ]
          }
        },
        "spi.parity_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2224 ],
            "Q": [ 2266 ]
          }
        },
        "spi.parity_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2233 ],
            "I0": [ 2203 ],
            "I1": [ 2202 ],
            "I2": [ 2225 ],
            "I3": [ 2266 ]
          }
        },
        "spi.parity_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2232 ],
            "I0": [ 2207 ],
            "I1": [ 2206 ],
            "I2": [ 2205 ],
            "I3": [ 2204 ]
          }
        },
        "spi.parity_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2234 ],
            "I0": [ 2220 ],
            "I1": [ 2221 ],
            "I2": [ 2228 ],
            "I3": [ 2229 ]
          }
        },
        "spi.parity_LUT4_I3_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2231 ],
            "I0": [ 2226 ],
            "I1": [ 2227 ],
            "I2": [ 2222 ],
            "I3": [ 2223 ]
          }
        },
        "spi.read_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2225 ],
            "Q": [ 2267 ]
          }
        },
        "spi.read_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2268 ],
            "I0": [ 2235 ],
            "I1": [ 2230 ],
            "I2": [ 2215 ],
            "I3": [ 2267 ]
          }
        },
        "spi.read_en_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:93.1-102.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2268 ],
            "Q": [ 1896 ]
          }
        },
        "spi.shift_en_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2269 ],
            "I0": [ 2208 ],
            "I1": [ 2270 ]
          }
        },
        "spi.shift_en_ff2_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2271 ],
            "Q": [ 2272 ]
          }
        },
        "spi.shift_en_ff2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2273 ],
            "I0": [ 2271 ],
            "I1": [ 2272 ]
          }
        },
        "spi.shift_en_ff_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2269 ],
            "Q": [ 2271 ]
          }
        },
        "spi.shift_en_wentlow_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2273 ],
            "Q": [ 2274 ]
          }
        },
        "spi.shift_en_wentlow_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2275 ],
            "I0": [ 2237 ],
            "I1": [ 2274 ]
          }
        },
        "spi.shift_in_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2251 ],
            "Q": [ 2250 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2258 ],
            "Q": [ 2251 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2253 ],
            "Q": [ 2252 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2254 ],
            "Q": [ 2253 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2255 ],
            "Q": [ 2254 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2256 ],
            "Q": [ 2255 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2257 ],
            "Q": [ 2256 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2249 ],
            "Q": [ 2257 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2259 ],
            "Q": [ 2258 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2260 ],
            "Q": [ 2259 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2261 ],
            "Q": [ 2260 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2262 ],
            "Q": [ 2261 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2263 ],
            "Q": [ 2262 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2264 ],
            "Q": [ 2263 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2265 ],
            "Q": [ 2264 ]
          }
        },
        "spi.shift_in_reg_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:107.1-114.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2269 ],
            "D": [ 2252 ],
            "Q": [ 2265 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2276 ],
            "Q": [ 2277 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2278 ],
            "Q": [ 2279 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2278 ],
            "I0": [ 2280 ],
            "I1": [ 2241 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2281 ],
            "Q": [ 2280 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2281 ],
            "I0": [ 2282 ],
            "I1": [ 2242 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2283 ],
            "Q": [ 2282 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2283 ],
            "I0": [ 2284 ],
            "I1": [ 2243 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2285 ],
            "Q": [ 2284 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2285 ],
            "I0": [ 2286 ],
            "I1": [ 2244 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2287 ],
            "Q": [ 2286 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2287 ],
            "I0": [ 2288 ],
            "I1": [ 2245 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2289 ],
            "Q": [ 2288 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2289 ],
            "I0": [ 2290 ],
            "I1": [ 2246 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2291 ],
            "Q": [ 2290 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2291 ],
            "I0": [ 2292 ],
            "I1": [ 2247 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2276 ],
            "I0": [ 2279 ],
            "I1": [ 2240 ],
            "I2": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2275 ],
            "CLK": [ 49 ],
            "D": [ 2248 ],
            "Q": [ 2292 ],
            "RESET": [ 2293 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2294 ],
            "Q": [ 2238 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2295 ],
            "Q": [ 2294 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2296 ],
            "Q": [ 2295 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2297 ],
            "Q": [ 2296 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2298 ],
            "Q": [ 2297 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2299 ],
            "Q": [ 2298 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2274 ],
            "CLK": [ 49 ],
            "D": [ 2277 ],
            "Q": [ 2299 ],
            "RESET": [ 2237 ]
          }
        },
        "spi.shift_out_reg_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2293 ],
            "I0": [ 2237 ],
            "I1": [ 2274 ]
          }
        },
        "spi.spi_clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 2270 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2300 ],
            "I1": [ 2301 ],
            "O": [ 2239 ],
            "S0": [ 929 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2300 ],
            "I0": [ 2302 ],
            "I1": [ 2303 ],
            "I2": [ 2304 ],
            "I3": [ 934 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2304 ],
            "I0": [ 1904 ],
            "I1": [ 1903 ],
            "I2": [ 1898 ],
            "I3": [ 1897 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2303 ],
            "I0": [ 1902 ],
            "I1": [ 1901 ],
            "I2": [ 1900 ],
            "I3": [ 1899 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2302 ],
            "I0": [ 937 ],
            "I1": [ 893 ],
            "I2": [ 941 ],
            "I3": [ 895 ]
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2301 ],
            "I0": [ 2302 ],
            "I1": [ 2303 ],
            "I2": [ 2304 ],
            "I3": [ 934 ]
          }
        },
        "spi.wr_data_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2223 ],
            "Q": [ 888 ]
          }
        },
        "spi.wr_data_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2222 ],
            "Q": [ 1730 ]
          }
        },
        "spi.wr_data_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2227 ],
            "Q": [ 1609 ]
          }
        },
        "spi.wr_data_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2226 ],
            "Q": [ 1905 ]
          }
        },
        "spi.wr_data_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2229 ],
            "Q": [ 1906 ]
          }
        },
        "spi.wr_data_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2228 ],
            "Q": [ 1907 ]
          }
        },
        "spi.wr_data_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2221 ],
            "Q": [ 1908 ]
          }
        },
        "spi.wr_data_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2220 ],
            "Q": [ 1909 ]
          }
        },
        "spi.write_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:37.1-55.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2201 ],
            "CLK": [ 49 ],
            "D": [ 2305 ],
            "Q": [ 2306 ]
          }
        },
        "spi.write_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2305 ],
            "I0": [ 2225 ]
          }
        },
        "spi.write_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2307 ],
            "I0": [ 2235 ],
            "I1": [ 2230 ],
            "I2": [ 2215 ],
            "I3": [ 2306 ]
          }
        },
        "spi.write_en_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:93.1-102.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2307 ],
            "Q": [ 892 ]
          }
        },
        "sr_brake_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1575 ],
            "O": [ 26 ]
          }
        },
        "sr_brake_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1522 ],
            "O": [ 25 ]
          }
        },
        "sr_brake_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1485 ],
            "O": [ 24 ]
          }
        },
        "sr_brake_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1514 ],
            "O": [ 23 ]
          }
        },
        "sr_direction_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1659 ],
            "O": [ 18 ]
          }
        },
        "sr_direction_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1672 ],
            "O": [ 17 ]
          }
        },
        "sr_direction_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1669 ],
            "O": [ 16 ]
          }
        },
        "sr_direction_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1697 ],
            "O": [ 15 ]
          }
        },
        "sr_enable_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1889 ],
            "O": [ 22 ]
          }
        },
        "sr_enable_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1813 ],
            "O": [ 21 ]
          }
        },
        "sr_enable_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1777 ],
            "O": [ 20 ]
          }
        },
        "sr_enable_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1809 ],
            "O": [ 19 ]
          }
        },
        "sr_fault_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 14 ],
            "O": [ 2308 ]
          }
        },
        "sr_fault_IBUF_I_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 13 ],
            "O": [ 2309 ]
          }
        },
        "sr_fault_IBUF_I_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 12 ],
            "O": [ 2310 ]
          }
        },
        "sr_fault_IBUF_I_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 11 ],
            "O": [ 2311 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2312 ],
            "Q": [ 188 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2313 ],
            "Q": [ 187 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2314 ],
            "Q": [ 193 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2315 ],
            "Q": [ 2316 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2317 ],
            "Q": [ 2318 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2319 ],
            "Q": [ 192 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2320 ],
            "Q": [ 191 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2321 ],
            "Q": [ 190 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2322 ],
            "COUT": [ 2323 ],
            "I0": [ 55 ],
            "I1": [ 188 ],
            "I3": [ 52 ],
            "SUM": [ 2312 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2324 ],
            "COUT": [ 2322 ],
            "I0": [ 55 ],
            "I1": [ 187 ],
            "I3": [ 52 ],
            "SUM": [ 2313 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2325 ],
            "COUT": [ 2324 ],
            "I0": [ 55 ],
            "I1": [ 193 ],
            "I3": [ 52 ],
            "SUM": [ 2314 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2326 ],
            "COUT": [ 2325 ],
            "I0": [ 55 ],
            "I1": [ 2316 ],
            "I3": [ 52 ],
            "SUM": [ 2315 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2327 ],
            "COUT": [ 2326 ],
            "I0": [ 55 ],
            "I1": [ 2318 ],
            "I3": [ 52 ],
            "SUM": [ 2317 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2328 ],
            "COUT": [ 2327 ],
            "I0": [ 55 ],
            "I1": [ 192 ],
            "I3": [ 52 ],
            "SUM": [ 2319 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2329 ],
            "COUT": [ 2328 ],
            "I0": [ 55 ],
            "I1": [ 191 ],
            "I3": [ 52 ],
            "SUM": [ 2320 ]
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2329 ],
            "I0": [ 52 ],
            "I1": [ 190 ],
            "I3": [ 52 ],
            "SUM": [ 2321 ]
          }
        },
        "sr_pwm0.pwm_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2330 ],
            "Q": [ 172 ]
          }
        },
        "sr_pwm0.pwm_done_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2330 ],
            "I0": [ 2318 ],
            "I1": [ 2316 ],
            "I2": [ 186 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2331 ],
            "Q": [ 394 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2332 ],
            "Q": [ 393 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2333 ],
            "Q": [ 399 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2334 ],
            "Q": [ 398 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2335 ],
            "Q": [ 397 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2336 ],
            "Q": [ 396 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2337 ],
            "Q": [ 2338 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2339 ],
            "Q": [ 2340 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2341 ],
            "COUT": [ 2342 ],
            "I0": [ 55 ],
            "I1": [ 394 ],
            "I3": [ 52 ],
            "SUM": [ 2331 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2343 ],
            "COUT": [ 2341 ],
            "I0": [ 55 ],
            "I1": [ 393 ],
            "I3": [ 52 ],
            "SUM": [ 2332 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2344 ],
            "COUT": [ 2343 ],
            "I0": [ 55 ],
            "I1": [ 399 ],
            "I3": [ 52 ],
            "SUM": [ 2333 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2345 ],
            "COUT": [ 2344 ],
            "I0": [ 55 ],
            "I1": [ 398 ],
            "I3": [ 52 ],
            "SUM": [ 2334 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2346 ],
            "COUT": [ 2345 ],
            "I0": [ 55 ],
            "I1": [ 397 ],
            "I3": [ 52 ],
            "SUM": [ 2335 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2347 ],
            "COUT": [ 2346 ],
            "I0": [ 55 ],
            "I1": [ 396 ],
            "I3": [ 52 ],
            "SUM": [ 2336 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2348 ],
            "COUT": [ 2347 ],
            "I0": [ 55 ],
            "I1": [ 2338 ],
            "I3": [ 52 ],
            "SUM": [ 2337 ]
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2348 ],
            "I0": [ 52 ],
            "I1": [ 2340 ],
            "I3": [ 52 ],
            "SUM": [ 2339 ]
          }
        },
        "sr_pwm1.pwm_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2349 ],
            "Q": [ 356 ]
          }
        },
        "sr_pwm1.pwm_done_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2349 ],
            "I0": [ 2340 ],
            "I1": [ 2338 ],
            "I2": [ 392 ],
            "I3": [ 395 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2350 ],
            "Q": [ 629 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2351 ],
            "Q": [ 628 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2352 ],
            "Q": [ 634 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2353 ],
            "Q": [ 2354 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2355 ],
            "Q": [ 2356 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2357 ],
            "Q": [ 633 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2358 ],
            "Q": [ 632 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2359 ],
            "Q": [ 631 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2360 ],
            "COUT": [ 2361 ],
            "I0": [ 55 ],
            "I1": [ 629 ],
            "I3": [ 52 ],
            "SUM": [ 2350 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2362 ],
            "COUT": [ 2360 ],
            "I0": [ 55 ],
            "I1": [ 628 ],
            "I3": [ 52 ],
            "SUM": [ 2351 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2363 ],
            "COUT": [ 2362 ],
            "I0": [ 55 ],
            "I1": [ 634 ],
            "I3": [ 52 ],
            "SUM": [ 2352 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2364 ],
            "COUT": [ 2363 ],
            "I0": [ 55 ],
            "I1": [ 2354 ],
            "I3": [ 52 ],
            "SUM": [ 2353 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2365 ],
            "COUT": [ 2364 ],
            "I0": [ 55 ],
            "I1": [ 2356 ],
            "I3": [ 52 ],
            "SUM": [ 2355 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2366 ],
            "COUT": [ 2365 ],
            "I0": [ 55 ],
            "I1": [ 633 ],
            "I3": [ 52 ],
            "SUM": [ 2357 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2367 ],
            "COUT": [ 2366 ],
            "I0": [ 55 ],
            "I1": [ 632 ],
            "I3": [ 52 ],
            "SUM": [ 2358 ]
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2367 ],
            "I0": [ 52 ],
            "I1": [ 631 ],
            "I3": [ 52 ],
            "SUM": [ 2359 ]
          }
        },
        "sr_pwm2.pwm_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2368 ],
            "Q": [ 605 ]
          }
        },
        "sr_pwm2.pwm_done_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2368 ],
            "I0": [ 2356 ],
            "I1": [ 2354 ],
            "I2": [ 627 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2369 ],
            "Q": [ 842 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2370 ],
            "Q": [ 841 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2371 ],
            "Q": [ 847 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2372 ],
            "Q": [ 846 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2373 ],
            "Q": [ 845 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2374 ],
            "Q": [ 844 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2375 ],
            "Q": [ 2376 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2377 ],
            "Q": [ 2378 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2379 ],
            "COUT": [ 2380 ],
            "I0": [ 55 ],
            "I1": [ 842 ],
            "I3": [ 52 ],
            "SUM": [ 2369 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2381 ],
            "COUT": [ 2379 ],
            "I0": [ 55 ],
            "I1": [ 841 ],
            "I3": [ 52 ],
            "SUM": [ 2370 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2382 ],
            "COUT": [ 2381 ],
            "I0": [ 55 ],
            "I1": [ 847 ],
            "I3": [ 52 ],
            "SUM": [ 2371 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2383 ],
            "COUT": [ 2382 ],
            "I0": [ 55 ],
            "I1": [ 846 ],
            "I3": [ 52 ],
            "SUM": [ 2372 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2384 ],
            "COUT": [ 2383 ],
            "I0": [ 55 ],
            "I1": [ 845 ],
            "I3": [ 52 ],
            "SUM": [ 2373 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2385 ],
            "COUT": [ 2384 ],
            "I0": [ 55 ],
            "I1": [ 844 ],
            "I3": [ 52 ],
            "SUM": [ 2374 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2386 ],
            "COUT": [ 2385 ],
            "I0": [ 55 ],
            "I1": [ 2376 ],
            "I3": [ 52 ],
            "SUM": [ 2375 ]
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2386 ],
            "I0": [ 52 ],
            "I1": [ 2378 ],
            "I3": [ 52 ],
            "SUM": [ 2377 ]
          }
        },
        "sr_pwm3.pwm_done_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2387 ],
            "Q": [ 826 ]
          }
        },
        "sr_pwm3.pwm_done_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2387 ],
            "I0": [ 2378 ],
            "I1": [ 2376 ],
            "I2": [ 840 ],
            "I3": [ 843 ]
          }
        },
        "sr_pwm_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 10 ]
          }
        },
        "sr_pwm_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 9 ]
          }
        },
        "sr_pwm_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 8 ]
          }
        },
        "sr_pwm_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 7 ]
          }
        },
        "status_debug_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 47 ]
          }
        },
        "status_fault_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 44 ]
          }
        },
        "status_pi_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 45 ]
          }
        },
        "status_ps4_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 55 ],
            "O": [ 46 ]
          }
        },
        "tang_config_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 43 ],
            "O": [ 2388 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2389 ],
            "Q": [ 2390 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2392 ],
            "Q": [ 2393 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2394 ],
            "Q": [ 2395 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2396 ],
            "Q": [ 2397 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2398 ],
            "Q": [ 2399 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2400 ],
            "Q": [ 2401 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2402 ],
            "Q": [ 2403 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2404 ],
            "Q": [ 2405 ],
            "RESET": [ 2391 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2406 ],
            "COUT": [ 2407 ],
            "I0": [ 55 ],
            "I1": [ 2390 ],
            "I3": [ 52 ],
            "SUM": [ 2389 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2408 ],
            "COUT": [ 2406 ],
            "I0": [ 55 ],
            "I1": [ 2393 ],
            "I3": [ 52 ],
            "SUM": [ 2392 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2409 ],
            "COUT": [ 2408 ],
            "I0": [ 55 ],
            "I1": [ 2395 ],
            "I3": [ 52 ],
            "SUM": [ 2394 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2410 ],
            "COUT": [ 2409 ],
            "I0": [ 55 ],
            "I1": [ 2397 ],
            "I3": [ 52 ],
            "SUM": [ 2396 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2411 ],
            "COUT": [ 2410 ],
            "I0": [ 55 ],
            "I1": [ 2399 ],
            "I3": [ 52 ],
            "SUM": [ 2398 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2412 ],
            "COUT": [ 2411 ],
            "I0": [ 55 ],
            "I1": [ 2401 ],
            "I3": [ 52 ],
            "SUM": [ 2400 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2413 ],
            "COUT": [ 2412 ],
            "I0": [ 55 ],
            "I1": [ 2403 ],
            "I3": [ 52 ],
            "SUM": [ 2402 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2413 ],
            "I0": [ 52 ],
            "I1": [ 2405 ],
            "I3": [ 52 ],
            "SUM": [ 2404 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2414 ],
            "CLK": [ 2415 ],
            "D": [ 2416 ],
            "Q": [ 2417 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2414 ],
            "CLK": [ 2415 ],
            "D": [ 2419 ],
            "Q": [ 2420 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2414 ],
            "CLK": [ 2415 ],
            "D": [ 2421 ],
            "Q": [ 2422 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2414 ],
            "I0": [ 2423 ],
            "I1": [ 2424 ],
            "I2": [ 2425 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2426 ],
            "COUT": [ 2427 ],
            "I0": [ 55 ],
            "I1": [ 2417 ],
            "I3": [ 52 ],
            "SUM": [ 2416 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2428 ],
            "COUT": [ 2426 ],
            "I0": [ 55 ],
            "I1": [ 2420 ],
            "I3": [ 52 ],
            "SUM": [ 2419 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2428 ],
            "I0": [ 52 ],
            "I1": [ 2422 ],
            "I3": [ 52 ],
            "SUM": [ 2421 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2418 ],
            "I0": [ 2425 ],
            "I1": [ 2423 ],
            "I2": [ 2424 ]
          }
        },
        "uart_drv_0.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2429 ],
            "I0": [ 2424 ],
            "I1": [ 2430 ],
            "I2": [ 2425 ],
            "I3": [ 2423 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2431 ],
            "I0": [ 2425 ],
            "I1": [ 2430 ],
            "I2": [ 2424 ],
            "I3": [ 2423 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2432 ],
            "I0": [ 2425 ],
            "I1": [ 2433 ],
            "I2": [ 2423 ],
            "I3": [ 2424 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2433 ],
            "I0": [ 2417 ],
            "I1": [ 2422 ],
            "I2": [ 2420 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2434 ],
            "I1": [ 2435 ],
            "O": [ 2430 ],
            "S0": [ 2425 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2434 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2435 ],
            "I0": [ 2436 ],
            "I1": [ 2437 ],
            "I2": [ 2424 ],
            "I3": [ 2423 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2436 ],
            "I0": [ 2438 ],
            "I1": [ 2439 ],
            "I2": [ 2440 ],
            "I3": [ 2441 ]
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2437 ],
            "I0": [ 2442 ],
            "I1": [ 2443 ],
            "I2": [ 2444 ],
            "I3": [ 2445 ]
          }
        },
        "uart_drv_0.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2415 ],
            "D": [ 2429 ],
            "Q": [ 2425 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2415 ],
            "D": [ 2431 ],
            "Q": [ 2423 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2415 ],
            "D": [ 2432 ],
            "Q": [ 2424 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 889 ],
            "Q": [ 2447 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1731 ],
            "Q": [ 2448 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1610 ],
            "Q": [ 2449 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1332 ],
            "Q": [ 2450 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1333 ],
            "Q": [ 2451 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1334 ],
            "Q": [ 2452 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1421 ],
            "Q": [ 2453 ]
          }
        },
        "uart_drv_0.tx_shadow_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2446 ],
            "CLK": [ 2415 ],
            "D": [ 1422 ],
            "Q": [ 2454 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2391 ],
            "CLK": [ 49 ],
            "D": [ 2455 ],
            "Q": [ 2415 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2456 ],
            "I1": [ 2457 ],
            "O": [ 2391 ],
            "S0": [ 2458 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2456 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2457 ],
            "I0": [ 2405 ],
            "I1": [ 2403 ],
            "I2": [ 2399 ],
            "I3": [ 2390 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2458 ],
            "I0": [ 2395 ],
            "I1": [ 2397 ],
            "I2": [ 2401 ],
            "I3": [ 2393 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2455 ],
            "I0": [ 2415 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 2415 ],
            "D": [ 2459 ],
            "Q": [ 1967 ],
            "RESET": [ 2446 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2460 ],
            "I1": [ 2461 ],
            "O": [ 2459 ],
            "S0": [ 2423 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2460 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2461 ],
            "I0": [ 2462 ],
            "I1": [ 2463 ],
            "I2": [ 2425 ],
            "I3": [ 2424 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2464 ],
            "I1": [ 2465 ],
            "O": [ 2462 ],
            "S0": [ 2449 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2466 ],
            "I1": [ 2467 ],
            "O": [ 2463 ],
            "S0": [ 2420 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2466 ],
            "I0": [ 2468 ],
            "I1": [ 2469 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2468 ],
            "I0": [ 2453 ],
            "I1": [ 2449 ],
            "I2": [ 2417 ],
            "I3": [ 2422 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2469 ],
            "I0": [ 2454 ],
            "I1": [ 2450 ],
            "I2": [ 2422 ],
            "I3": [ 2417 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2470 ],
            "I0": [ 2452 ],
            "I1": [ 2451 ],
            "I2": [ 2417 ],
            "I3": [ 2422 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2471 ],
            "I0": [ 2448 ],
            "I1": [ 2447 ],
            "I2": [ 2422 ],
            "I3": [ 2417 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2467 ],
            "I0": [ 2471 ],
            "I1": [ 2470 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2464 ],
            "I0": [ 2472 ],
            "I1": [ 2452 ],
            "I2": [ 2451 ],
            "I3": [ 2450 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2472 ],
            "I0": [ 2454 ],
            "I1": [ 2453 ],
            "I2": [ 2448 ],
            "I3": [ 2447 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2465 ],
            "I0": [ 2472 ],
            "I1": [ 2452 ],
            "I2": [ 2451 ],
            "I3": [ 2450 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2446 ],
            "I0": [ 2423 ],
            "I1": [ 2425 ],
            "I2": [ 2424 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2474 ],
            "Q": [ 2445 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2475 ],
            "Q": [ 2444 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2476 ],
            "Q": [ 2443 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2477 ],
            "Q": [ 2442 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2478 ],
            "Q": [ 2440 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2479 ],
            "Q": [ 2439 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2480 ],
            "Q": [ 2438 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2473 ],
            "CLK": [ 2415 ],
            "D": [ 2481 ],
            "Q": [ 2441 ],
            "RESET": [ 2418 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2473 ],
            "I0": [ 2424 ],
            "I1": [ 2423 ],
            "I2": [ 2425 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2482 ],
            "COUT": [ 2483 ],
            "I0": [ 55 ],
            "I1": [ 2445 ],
            "I3": [ 52 ],
            "SUM": [ 2474 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2484 ],
            "COUT": [ 2482 ],
            "I0": [ 55 ],
            "I1": [ 2444 ],
            "I3": [ 52 ],
            "SUM": [ 2475 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2485 ],
            "COUT": [ 2484 ],
            "I0": [ 55 ],
            "I1": [ 2443 ],
            "I3": [ 52 ],
            "SUM": [ 2476 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2486 ],
            "COUT": [ 2485 ],
            "I0": [ 55 ],
            "I1": [ 2442 ],
            "I3": [ 52 ],
            "SUM": [ 2477 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2487 ],
            "COUT": [ 2486 ],
            "I0": [ 55 ],
            "I1": [ 2440 ],
            "I3": [ 52 ],
            "SUM": [ 2478 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2488 ],
            "COUT": [ 2487 ],
            "I0": [ 55 ],
            "I1": [ 2439 ],
            "I3": [ 52 ],
            "SUM": [ 2479 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2489 ],
            "COUT": [ 2488 ],
            "I0": [ 55 ],
            "I1": [ 2438 ],
            "I3": [ 52 ],
            "SUM": [ 2480 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2489 ],
            "I0": [ 52 ],
            "I1": [ 2441 ],
            "I3": [ 52 ],
            "SUM": [ 2481 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2490 ],
            "Q": [ 2491 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2493 ],
            "Q": [ 2494 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2495 ],
            "Q": [ 2496 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2497 ],
            "Q": [ 2498 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2499 ],
            "Q": [ 2500 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2501 ],
            "Q": [ 2502 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2503 ],
            "Q": [ 2504 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2505 ],
            "Q": [ 2506 ],
            "RESET": [ 2492 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2507 ],
            "COUT": [ 2508 ],
            "I0": [ 55 ],
            "I1": [ 2491 ],
            "I3": [ 52 ],
            "SUM": [ 2490 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2509 ],
            "COUT": [ 2507 ],
            "I0": [ 55 ],
            "I1": [ 2494 ],
            "I3": [ 52 ],
            "SUM": [ 2493 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2510 ],
            "COUT": [ 2509 ],
            "I0": [ 55 ],
            "I1": [ 2496 ],
            "I3": [ 52 ],
            "SUM": [ 2495 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2511 ],
            "COUT": [ 2510 ],
            "I0": [ 55 ],
            "I1": [ 2498 ],
            "I3": [ 52 ],
            "SUM": [ 2497 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2512 ],
            "COUT": [ 2511 ],
            "I0": [ 55 ],
            "I1": [ 2500 ],
            "I3": [ 52 ],
            "SUM": [ 2499 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2513 ],
            "COUT": [ 2512 ],
            "I0": [ 55 ],
            "I1": [ 2502 ],
            "I3": [ 52 ],
            "SUM": [ 2501 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2514 ],
            "COUT": [ 2513 ],
            "I0": [ 55 ],
            "I1": [ 2504 ],
            "I3": [ 52 ],
            "SUM": [ 2503 ]
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2514 ],
            "I0": [ 52 ],
            "I1": [ 2506 ],
            "I3": [ 52 ],
            "SUM": [ 2505 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2515 ],
            "CLK": [ 2516 ],
            "D": [ 2517 ],
            "Q": [ 2518 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2515 ],
            "CLK": [ 2516 ],
            "D": [ 2520 ],
            "Q": [ 2521 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2515 ],
            "CLK": [ 2516 ],
            "D": [ 2522 ],
            "Q": [ 2523 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2515 ],
            "I0": [ 2524 ],
            "I1": [ 2525 ],
            "I2": [ 2526 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2527 ],
            "COUT": [ 2528 ],
            "I0": [ 55 ],
            "I1": [ 2518 ],
            "I3": [ 52 ],
            "SUM": [ 2517 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2529 ],
            "COUT": [ 2527 ],
            "I0": [ 55 ],
            "I1": [ 2521 ],
            "I3": [ 52 ],
            "SUM": [ 2520 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2529 ],
            "I0": [ 52 ],
            "I1": [ 2523 ],
            "I3": [ 52 ],
            "SUM": [ 2522 ]
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2519 ],
            "I0": [ 2526 ],
            "I1": [ 2524 ],
            "I2": [ 2525 ]
          }
        },
        "uart_drv_1.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2530 ],
            "I0": [ 2525 ],
            "I1": [ 2531 ],
            "I2": [ 2526 ],
            "I3": [ 2524 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2532 ],
            "I0": [ 2526 ],
            "I1": [ 2531 ],
            "I2": [ 2525 ],
            "I3": [ 2524 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2533 ],
            "I1": [ 2534 ],
            "O": [ 2531 ],
            "S0": [ 2526 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2533 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2534 ],
            "I0": [ 2535 ],
            "I1": [ 2536 ],
            "I2": [ 2525 ],
            "I3": [ 2524 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2535 ],
            "I0": [ 2537 ],
            "I1": [ 2538 ],
            "I2": [ 2539 ],
            "I3": [ 2540 ]
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2536 ],
            "I0": [ 2541 ],
            "I1": [ 2542 ],
            "I2": [ 2543 ],
            "I3": [ 2544 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2545 ],
            "I1": [ 2546 ],
            "O": [ 2547 ],
            "S0": [ 2524 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2545 ],
            "I0": [ 2548 ],
            "I1": [ 2518 ],
            "I2": [ 2523 ],
            "I3": [ 2525 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2548 ],
            "I0": [ 2525 ],
            "I1": [ 2526 ],
            "I2": [ 2521 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2549 ],
            "I0": [ 2550 ],
            "I1": [ 2551 ],
            "I2": [ 2523 ],
            "I3": [ 2548 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2552 ],
            "I0": [ 2525 ],
            "I1": [ 2521 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101011101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2553 ],
            "I0": [ 2554 ],
            "I1": [ 2555 ],
            "I2": [ 2556 ],
            "I3": [ 2525 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2554 ],
            "I0": [ 2526 ],
            "I1": [ 2524 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2556 ],
            "I0": [ 2557 ],
            "I1": [ 2558 ],
            "I2": [ 2559 ],
            "I3": [ 2560 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2555 ],
            "I0": [ 2561 ],
            "I1": [ 2562 ],
            "I2": [ 2563 ],
            "I3": [ 2564 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2565 ],
            "I1": [ 2566 ],
            "O": [ 2567 ],
            "S0": [ 2523 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2565 ],
            "I0": [ 2568 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT1_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2568 ],
            "I0": [ 2561 ],
            "I1": [ 2559 ],
            "I2": [ 2518 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2566 ],
            "I0": [ 2562 ],
            "I1": [ 2560 ],
            "I2": [ 2518 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2550 ],
            "I0": [ 2558 ],
            "I1": [ 2564 ],
            "I2": [ 2518 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2551 ],
            "I0": [ 2557 ],
            "I1": [ 2563 ],
            "I2": [ 2518 ]
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2546 ],
            "I0": [ 2548 ],
            "I1": [ 2518 ],
            "I2": [ 2523 ]
          }
        },
        "uart_drv_1.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2516 ],
            "D": [ 2530 ],
            "Q": [ 2526 ]
          }
        },
        "uart_drv_1.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2516 ],
            "D": [ 2532 ],
            "Q": [ 2524 ]
          }
        },
        "uart_drv_1.ps_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2516 ],
            "D": [ 2547 ],
            "Q": [ 2525 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1475 ],
            "Q": [ 2564 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1802 ],
            "Q": [ 2563 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1653 ],
            "Q": [ 2560 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1437 ],
            "Q": [ 2559 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1234 ],
            "Q": [ 2558 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1341 ],
            "Q": [ 2557 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 919 ],
            "Q": [ 2562 ]
          }
        },
        "uart_drv_1.tx_shadow_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2569 ],
            "CLK": [ 2516 ],
            "D": [ 1077 ],
            "Q": [ 2561 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2492 ],
            "CLK": [ 49 ],
            "D": [ 2570 ],
            "Q": [ 2516 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2571 ],
            "I1": [ 2572 ],
            "O": [ 2492 ],
            "S0": [ 2573 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2571 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2572 ],
            "I0": [ 2506 ],
            "I1": [ 2504 ],
            "I2": [ 2500 ],
            "I3": [ 2491 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2573 ],
            "I0": [ 2496 ],
            "I1": [ 2498 ],
            "I2": [ 2502 ],
            "I3": [ 2494 ]
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2570 ],
            "I0": [ 2516 ]
          }
        },
        "uart_drv_1.uart_tx_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 2516 ],
            "D": [ 2574 ],
            "Q": [ 1966 ],
            "RESET": [ 2569 ]
          }
        },
        "uart_drv_1.uart_tx_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2574 ],
            "I0": [ 2567 ],
            "I1": [ 2552 ],
            "I2": [ 2549 ],
            "I3": [ 2553 ]
          }
        },
        "uart_drv_1.uart_tx_DFFR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2569 ],
            "I0": [ 2524 ],
            "I1": [ 2526 ],
            "I2": [ 2525 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2576 ],
            "Q": [ 2544 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2577 ],
            "Q": [ 2543 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2578 ],
            "Q": [ 2542 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2579 ],
            "Q": [ 2541 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2580 ],
            "Q": [ 2539 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2581 ],
            "Q": [ 2538 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2582 ],
            "Q": [ 2537 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2575 ],
            "CLK": [ 2516 ],
            "D": [ 2583 ],
            "Q": [ 2540 ],
            "RESET": [ 2519 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2575 ],
            "I0": [ 2525 ],
            "I1": [ 2524 ],
            "I2": [ 2526 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2584 ],
            "COUT": [ 2585 ],
            "I0": [ 55 ],
            "I1": [ 2544 ],
            "I3": [ 52 ],
            "SUM": [ 2576 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2586 ],
            "COUT": [ 2584 ],
            "I0": [ 55 ],
            "I1": [ 2543 ],
            "I3": [ 52 ],
            "SUM": [ 2577 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2587 ],
            "COUT": [ 2586 ],
            "I0": [ 55 ],
            "I1": [ 2542 ],
            "I3": [ 52 ],
            "SUM": [ 2578 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2588 ],
            "COUT": [ 2587 ],
            "I0": [ 55 ],
            "I1": [ 2541 ],
            "I3": [ 52 ],
            "SUM": [ 2579 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2589 ],
            "COUT": [ 2588 ],
            "I0": [ 55 ],
            "I1": [ 2539 ],
            "I3": [ 52 ],
            "SUM": [ 2580 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2590 ],
            "COUT": [ 2589 ],
            "I0": [ 55 ],
            "I1": [ 2538 ],
            "I3": [ 52 ],
            "SUM": [ 2581 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2591 ],
            "COUT": [ 2590 ],
            "I0": [ 55 ],
            "I1": [ 2537 ],
            "I3": [ 52 ],
            "SUM": [ 2582 ]
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2591 ],
            "I0": [ 52 ],
            "I1": [ 2540 ],
            "I3": [ 52 ],
            "SUM": [ 2583 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2592 ],
            "Q": [ 2593 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2595 ],
            "Q": [ 2596 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2597 ],
            "Q": [ 2598 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2599 ],
            "Q": [ 2600 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2601 ],
            "Q": [ 2602 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2603 ],
            "Q": [ 2604 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2605 ],
            "Q": [ 2606 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2607 ],
            "Q": [ 2608 ],
            "RESET": [ 2594 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2609 ],
            "COUT": [ 2610 ],
            "I0": [ 55 ],
            "I1": [ 2593 ],
            "I3": [ 52 ],
            "SUM": [ 2592 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2611 ],
            "COUT": [ 2609 ],
            "I0": [ 55 ],
            "I1": [ 2596 ],
            "I3": [ 52 ],
            "SUM": [ 2595 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2612 ],
            "COUT": [ 2611 ],
            "I0": [ 55 ],
            "I1": [ 2598 ],
            "I3": [ 52 ],
            "SUM": [ 2597 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2613 ],
            "COUT": [ 2612 ],
            "I0": [ 55 ],
            "I1": [ 2600 ],
            "I3": [ 52 ],
            "SUM": [ 2599 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2614 ],
            "COUT": [ 2613 ],
            "I0": [ 55 ],
            "I1": [ 2602 ],
            "I3": [ 52 ],
            "SUM": [ 2601 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2615 ],
            "COUT": [ 2614 ],
            "I0": [ 55 ],
            "I1": [ 2604 ],
            "I3": [ 52 ],
            "SUM": [ 2603 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2616 ],
            "COUT": [ 2615 ],
            "I0": [ 55 ],
            "I1": [ 2606 ],
            "I3": [ 52 ],
            "SUM": [ 2605 ]
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2616 ],
            "I0": [ 52 ],
            "I1": [ 2608 ],
            "I3": [ 52 ],
            "SUM": [ 2607 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2617 ],
            "CLK": [ 2618 ],
            "D": [ 2619 ],
            "Q": [ 2620 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2617 ],
            "CLK": [ 2618 ],
            "D": [ 2622 ],
            "Q": [ 2623 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2617 ],
            "CLK": [ 2618 ],
            "D": [ 2624 ],
            "Q": [ 2625 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2617 ],
            "I0": [ 2626 ],
            "I1": [ 2627 ],
            "I2": [ 2628 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2629 ],
            "COUT": [ 2630 ],
            "I0": [ 55 ],
            "I1": [ 2620 ],
            "I3": [ 52 ],
            "SUM": [ 2619 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2631 ],
            "COUT": [ 2629 ],
            "I0": [ 55 ],
            "I1": [ 2623 ],
            "I3": [ 52 ],
            "SUM": [ 2622 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2631 ],
            "I0": [ 52 ],
            "I1": [ 2625 ],
            "I3": [ 52 ],
            "SUM": [ 2624 ]
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2621 ],
            "I0": [ 2628 ],
            "I1": [ 2626 ],
            "I2": [ 2627 ]
          }
        },
        "uart_drv_2.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2632 ],
            "I0": [ 2627 ],
            "I1": [ 2633 ],
            "I2": [ 2628 ],
            "I3": [ 2626 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2634 ],
            "I0": [ 2628 ],
            "I1": [ 2633 ],
            "I2": [ 2627 ],
            "I3": [ 2626 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2635 ],
            "I0": [ 2628 ],
            "I1": [ 2636 ],
            "I2": [ 2626 ],
            "I3": [ 2627 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2636 ],
            "I0": [ 2625 ],
            "I1": [ 2623 ],
            "I2": [ 2620 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2637 ],
            "I1": [ 2638 ],
            "O": [ 2633 ],
            "S0": [ 2628 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2637 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2638 ],
            "I0": [ 2639 ],
            "I1": [ 2640 ],
            "I2": [ 2627 ],
            "I3": [ 2626 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2639 ],
            "I0": [ 2641 ],
            "I1": [ 2642 ],
            "I2": [ 2643 ],
            "I3": [ 2644 ]
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2640 ],
            "I0": [ 2645 ],
            "I1": [ 2646 ],
            "I2": [ 2647 ],
            "I3": [ 2648 ]
          }
        },
        "uart_drv_2.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2618 ],
            "D": [ 2632 ],
            "Q": [ 2628 ]
          }
        },
        "uart_drv_2.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2618 ],
            "D": [ 2634 ],
            "Q": [ 2626 ]
          }
        },
        "uart_drv_2.ps_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2618 ],
            "D": [ 2635 ],
            "Q": [ 2627 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1486 ],
            "Q": [ 2650 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1836 ],
            "Q": [ 2651 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1662 ],
            "Q": [ 2652 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1425 ],
            "Q": [ 2653 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1231 ],
            "Q": [ 2654 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1389 ],
            "Q": [ 2655 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1957 ],
            "Q": [ 2656 ]
          }
        },
        "uart_drv_2.tx_shadow_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2649 ],
            "CLK": [ 2618 ],
            "D": [ 1111 ],
            "Q": [ 2657 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2594 ],
            "CLK": [ 49 ],
            "D": [ 2658 ],
            "Q": [ 2618 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2659 ],
            "I1": [ 2660 ],
            "O": [ 2594 ],
            "S0": [ 2661 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2659 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2660 ],
            "I0": [ 2608 ],
            "I1": [ 2606 ],
            "I2": [ 2602 ],
            "I3": [ 2593 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2661 ],
            "I0": [ 2598 ],
            "I1": [ 2600 ],
            "I2": [ 2604 ],
            "I3": [ 2596 ]
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2658 ],
            "I0": [ 2618 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 2618 ],
            "D": [ 2662 ],
            "Q": [ 1965 ],
            "RESET": [ 2649 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2663 ],
            "I1": [ 2664 ],
            "O": [ 2662 ],
            "S0": [ 2626 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2663 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2664 ],
            "I0": [ 2665 ],
            "I1": [ 2666 ],
            "I2": [ 2628 ],
            "I3": [ 2627 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2666 ],
            "I0": [ 2667 ],
            "I1": [ 2668 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2668 ],
            "I0": [ 2655 ],
            "I1": [ 2654 ],
            "I2": [ 2653 ],
            "I3": [ 2652 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2667 ],
            "I0": [ 2657 ],
            "I1": [ 2656 ],
            "I2": [ 2651 ],
            "I3": [ 2650 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2669 ],
            "I1": [ 2670 ],
            "O": [ 2665 ],
            "S0": [ 2623 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2669 ],
            "I0": [ 2671 ],
            "I1": [ 2672 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2672 ],
            "I0": [ 2656 ],
            "I1": [ 2652 ],
            "I2": [ 2620 ],
            "I3": [ 2625 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2671 ],
            "I0": [ 2657 ],
            "I1": [ 2653 ],
            "I2": [ 2625 ],
            "I3": [ 2620 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2673 ],
            "I0": [ 2654 ],
            "I1": [ 2650 ],
            "I2": [ 2620 ],
            "I3": [ 2625 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2674 ],
            "I0": [ 2655 ],
            "I1": [ 2651 ],
            "I2": [ 2625 ],
            "I3": [ 2620 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2670 ],
            "I0": [ 2674 ],
            "I1": [ 2673 ]
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2649 ],
            "I0": [ 2626 ],
            "I1": [ 2628 ],
            "I2": [ 2627 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2676 ],
            "Q": [ 2648 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2677 ],
            "Q": [ 2647 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2678 ],
            "Q": [ 2646 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2679 ],
            "Q": [ 2645 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2680 ],
            "Q": [ 2643 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2681 ],
            "Q": [ 2642 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2682 ],
            "Q": [ 2641 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2675 ],
            "CLK": [ 2618 ],
            "D": [ 2683 ],
            "Q": [ 2644 ],
            "RESET": [ 2621 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2675 ],
            "I0": [ 2627 ],
            "I1": [ 2626 ],
            "I2": [ 2628 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2684 ],
            "COUT": [ 2685 ],
            "I0": [ 55 ],
            "I1": [ 2648 ],
            "I3": [ 52 ],
            "SUM": [ 2676 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2686 ],
            "COUT": [ 2684 ],
            "I0": [ 55 ],
            "I1": [ 2647 ],
            "I3": [ 52 ],
            "SUM": [ 2677 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2687 ],
            "COUT": [ 2686 ],
            "I0": [ 55 ],
            "I1": [ 2646 ],
            "I3": [ 52 ],
            "SUM": [ 2678 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2688 ],
            "COUT": [ 2687 ],
            "I0": [ 55 ],
            "I1": [ 2645 ],
            "I3": [ 52 ],
            "SUM": [ 2679 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2689 ],
            "COUT": [ 2688 ],
            "I0": [ 55 ],
            "I1": [ 2643 ],
            "I3": [ 52 ],
            "SUM": [ 2680 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2690 ],
            "COUT": [ 2689 ],
            "I0": [ 55 ],
            "I1": [ 2642 ],
            "I3": [ 52 ],
            "SUM": [ 2681 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2691 ],
            "COUT": [ 2690 ],
            "I0": [ 55 ],
            "I1": [ 2641 ],
            "I3": [ 52 ],
            "SUM": [ 2682 ]
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2691 ],
            "I0": [ 52 ],
            "I1": [ 2644 ],
            "I3": [ 52 ],
            "SUM": [ 2683 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2692 ],
            "Q": [ 2693 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2695 ],
            "Q": [ 2696 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2697 ],
            "Q": [ 2698 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2699 ],
            "Q": [ 2700 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2701 ],
            "Q": [ 2702 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2703 ],
            "Q": [ 2704 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2705 ],
            "Q": [ 2706 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 49 ],
            "D": [ 2707 ],
            "Q": [ 2708 ],
            "RESET": [ 2694 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2709 ],
            "COUT": [ 2710 ],
            "I0": [ 55 ],
            "I1": [ 2693 ],
            "I3": [ 52 ],
            "SUM": [ 2692 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2711 ],
            "COUT": [ 2709 ],
            "I0": [ 55 ],
            "I1": [ 2696 ],
            "I3": [ 52 ],
            "SUM": [ 2695 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2712 ],
            "COUT": [ 2711 ],
            "I0": [ 55 ],
            "I1": [ 2698 ],
            "I3": [ 52 ],
            "SUM": [ 2697 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2713 ],
            "COUT": [ 2712 ],
            "I0": [ 55 ],
            "I1": [ 2700 ],
            "I3": [ 52 ],
            "SUM": [ 2699 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2714 ],
            "COUT": [ 2713 ],
            "I0": [ 55 ],
            "I1": [ 2702 ],
            "I3": [ 52 ],
            "SUM": [ 2701 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2715 ],
            "COUT": [ 2714 ],
            "I0": [ 55 ],
            "I1": [ 2704 ],
            "I3": [ 52 ],
            "SUM": [ 2703 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2716 ],
            "COUT": [ 2715 ],
            "I0": [ 55 ],
            "I1": [ 2706 ],
            "I3": [ 52 ],
            "SUM": [ 2705 ]
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2716 ],
            "I0": [ 52 ],
            "I1": [ 2708 ],
            "I3": [ 52 ],
            "SUM": [ 2707 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2717 ],
            "CLK": [ 2718 ],
            "D": [ 2719 ],
            "Q": [ 2720 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2717 ],
            "CLK": [ 2718 ],
            "D": [ 2722 ],
            "Q": [ 2723 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2717 ],
            "CLK": [ 2718 ],
            "D": [ 2724 ],
            "Q": [ 2725 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2717 ],
            "I0": [ 2726 ],
            "I1": [ 2727 ],
            "I2": [ 2728 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2729 ],
            "COUT": [ 2730 ],
            "I0": [ 55 ],
            "I1": [ 2720 ],
            "I3": [ 52 ],
            "SUM": [ 2719 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2731 ],
            "COUT": [ 2729 ],
            "I0": [ 55 ],
            "I1": [ 2723 ],
            "I3": [ 52 ],
            "SUM": [ 2722 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2731 ],
            "I0": [ 52 ],
            "I1": [ 2725 ],
            "I3": [ 52 ],
            "SUM": [ 2724 ]
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2721 ],
            "I0": [ 2726 ],
            "I1": [ 2728 ],
            "I2": [ 2727 ]
          }
        },
        "uart_drv_3.ns_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2732 ],
            "I0": [ 2727 ],
            "I1": [ 2733 ],
            "I2": [ 2728 ],
            "I3": [ 2726 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2734 ],
            "I0": [ 2728 ],
            "I1": [ 2733 ],
            "I2": [ 2727 ],
            "I3": [ 2726 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2735 ],
            "I0": [ 2728 ],
            "I1": [ 2736 ],
            "I2": [ 2726 ],
            "I3": [ 2727 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2736 ],
            "I0": [ 2720 ],
            "I1": [ 2725 ],
            "I2": [ 2723 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2737 ],
            "I1": [ 2738 ],
            "O": [ 2733 ],
            "S0": [ 2728 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2737 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2738 ],
            "I0": [ 2739 ],
            "I1": [ 2740 ],
            "I2": [ 2727 ],
            "I3": [ 2726 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2739 ],
            "I0": [ 2741 ],
            "I1": [ 2742 ],
            "I2": [ 2743 ],
            "I3": [ 2744 ]
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2740 ],
            "I0": [ 2745 ],
            "I1": [ 2746 ],
            "I2": [ 2747 ],
            "I3": [ 2748 ]
          }
        },
        "uart_drv_3.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2718 ],
            "D": [ 2732 ],
            "Q": [ 2728 ]
          }
        },
        "uart_drv_3.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2718 ],
            "D": [ 2734 ],
            "Q": [ 2726 ]
          }
        },
        "uart_drv_3.ps_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2718 ],
            "D": [ 2735 ],
            "Q": [ 2727 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1511 ],
            "Q": [ 2750 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1845 ],
            "Q": [ 2751 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1696 ],
            "Q": [ 2752 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1440 ],
            "Q": [ 2753 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1273 ],
            "Q": [ 2754 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1397 ],
            "Q": [ 2755 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1050 ],
            "Q": [ 2756 ]
          }
        },
        "uart_drv_3.tx_shadow_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2749 ],
            "CLK": [ 2718 ],
            "D": [ 1068 ],
            "Q": [ 2757 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:27.1-42.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2694 ],
            "CLK": [ 49 ],
            "D": [ 2758 ],
            "Q": [ 2718 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2759 ],
            "I1": [ 2760 ],
            "O": [ 2694 ],
            "S0": [ 2761 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2759 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2760 ],
            "I0": [ 2708 ],
            "I1": [ 2706 ],
            "I2": [ 2702 ],
            "I3": [ 2693 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2761 ],
            "I0": [ 2698 ],
            "I1": [ 2700 ],
            "I2": [ 2704 ],
            "I3": [ 2696 ]
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2758 ],
            "I0": [ 2718 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 2718 ],
            "D": [ 2762 ],
            "Q": [ 1964 ],
            "RESET": [ 2749 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2762 ],
            "I0": [ 2763 ],
            "I1": [ 2764 ],
            "I2": [ 2765 ],
            "I3": [ 2727 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2763 ],
            "I0": [ 2766 ],
            "I1": [ 2767 ],
            "I2": [ 2723 ],
            "I3": [ 2725 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2764 ],
            "I0": [ 2768 ],
            "I1": [ 2769 ],
            "I2": [ 2725 ],
            "I3": [ 2723 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2768 ],
            "I0": [ 2755 ],
            "I1": [ 2751 ],
            "I2": [ 2720 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2769 ],
            "I0": [ 2754 ],
            "I1": [ 2750 ],
            "I2": [ 2720 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2766 ],
            "I0": [ 2757 ],
            "I1": [ 2753 ],
            "I2": [ 2720 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2767 ],
            "I0": [ 2756 ],
            "I1": [ 2752 ],
            "I2": [ 2720 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2770 ],
            "I1": [ 2771 ],
            "O": [ 2765 ],
            "S0": [ 2726 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2770 ],
            "I0": [ 55 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2771 ],
            "I0": [ 2727 ],
            "I1": [ 2772 ],
            "I2": [ 2773 ],
            "I3": [ 2728 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2772 ],
            "I0": [ 2757 ],
            "I1": [ 2756 ],
            "I2": [ 2751 ],
            "I3": [ 2750 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2773 ],
            "I0": [ 2755 ],
            "I1": [ 2754 ],
            "I2": [ 2753 ],
            "I3": [ 2752 ]
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2749 ],
            "I0": [ 2726 ],
            "I1": [ 2728 ],
            "I2": [ 2727 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2775 ],
            "Q": [ 2748 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2776 ],
            "Q": [ 2747 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2777 ],
            "Q": [ 2746 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2778 ],
            "Q": [ 2745 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2779 ],
            "Q": [ 2744 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2780 ],
            "Q": [ 2743 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2781 ],
            "Q": [ 2742 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:45.1-82.4|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2774 ],
            "CLK": [ 2718 ],
            "D": [ 2782 ],
            "Q": [ 2741 ],
            "RESET": [ 2721 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2774 ],
            "I0": [ 2726 ],
            "I1": [ 2727 ],
            "I2": [ 2728 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2783 ],
            "COUT": [ 2784 ],
            "I0": [ 55 ],
            "I1": [ 2748 ],
            "I3": [ 52 ],
            "SUM": [ 2775 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2785 ],
            "COUT": [ 2783 ],
            "I0": [ 55 ],
            "I1": [ 2747 ],
            "I3": [ 52 ],
            "SUM": [ 2776 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2786 ],
            "COUT": [ 2785 ],
            "I0": [ 55 ],
            "I1": [ 2746 ],
            "I3": [ 52 ],
            "SUM": [ 2777 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2787 ],
            "COUT": [ 2786 ],
            "I0": [ 55 ],
            "I1": [ 2745 ],
            "I3": [ 52 ],
            "SUM": [ 2778 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2788 ],
            "COUT": [ 2787 ],
            "I0": [ 55 ],
            "I1": [ 2744 ],
            "I3": [ 52 ],
            "SUM": [ 2779 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2789 ],
            "COUT": [ 2788 ],
            "I0": [ 55 ],
            "I1": [ 2743 ],
            "I3": [ 52 ],
            "SUM": [ 2780 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2790 ],
            "COUT": [ 2789 ],
            "I0": [ 55 ],
            "I1": [ 2742 ],
            "I3": [ 52 ],
            "SUM": [ 2781 ]
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 55 ],
            "COUT": [ 2790 ],
            "I0": [ 52 ],
            "I1": [ 2741 ],
            "I3": [ 52 ],
            "SUM": [ 2782 ]
          }
        }
      },
      "netnames": {
        "BAUD_DIVISION": {
          "hide_name": 0,
          "bits": [ 55, 55, 52, 55, 52, 52, 52, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:97.21-97.34"
          }
        },
        "adc_temp0": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:47.21-47.30"
          }
        },
        "adc_temp1": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:49.21-49.30"
          }
        },
        "adc_temp2": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:51.21-51.30"
          }
        },
        "adc_temp3": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:53.21-53.30"
          }
        },
        "adc_temp4": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:55.21-55.30"
          }
        },
        "adc_temp5": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:57.21-57.30"
          }
        },
        "adc_temp6": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:59.21-59.30"
          }
        },
        "adc_temp7": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:61.21-61.30"
          }
        },
        "address": {
          "hide_name": 0,
          "bits": [ 937, 941, 895, 893, 929, 934 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:40.21-40.28"
          }
        },
        "brake0": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:63.21-63.27"
          }
        },
        "brake1": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:67.21-67.27"
          }
        },
        "brake2": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:71.21-71.27"
          }
        },
        "brake3": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:75.21-75.27"
          }
        },
        "clock": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:7.21-7.26"
          }
        },
        "cs_n": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:11.21-11.25"
          }
        },
        "current_angle0": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:83.21-83.35"
          }
        },
        "current_angle1": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:85.21-85.35"
          }
        },
        "current_angle2": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:87.21-87.35"
          }
        },
        "current_angle3": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:89.21-89.35"
          }
        },
        "direction0": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:65.21-65.31"
          }
        },
        "direction1": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:69.21-69.31"
          }
        },
        "direction2": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:73.21-73.31"
          }
        },
        "direction3": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:77.21-77.31"
          }
        },
        "enable0": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:64.21-64.28"
          }
        },
        "enable1": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:68.21-68.28"
          }
        },
        "enable2": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:72.21-72.28"
          }
        },
        "enable3": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:76.21-76.28"
          }
        },
        "fault0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:46.21-46.27"
          }
        },
        "fault1": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:48.21-48.27"
          }
        },
        "fault2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:50.21-50.27"
          }
        },
        "fault3": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:52.21-52.27"
          }
        },
        "fault4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:54.21-54.27"
          }
        },
        "fault5": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:56.21-56.27"
          }
        },
        "fault6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:58.21-58.27"
          }
        },
        "fault7": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:60.21-60.27"
          }
        },
        "miso": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:13.21-13.25"
          }
        },
        "mosi": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:12.21-12.25"
          }
        },
        "pwm0": {
          "hide_name": 0,
          "bits": [ 1422, 1421, 1334, 1333, 1332 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:66.21-66.25"
          }
        },
        "pwm1": {
          "hide_name": 0,
          "bits": [ 1077, 919, 1341, 1234, 1437 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:70.21-70.25"
          }
        },
        "pwm2": {
          "hide_name": 0,
          "bits": [ 1111, 1957, 1389, 1231, 1425 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:74.21-74.25"
          }
        },
        "pwm3": {
          "hide_name": 0,
          "bits": [ 1068, 1050, 1397, 1273, 1440 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:78.21-78.25"
          }
        },
        "pwm_ctrl0.a_to_pwm.angle_done": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:13.25-13.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:12.25-12.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:8.25-8.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step": {
          "hide_name": 0,
          "bits": [ 96, 61, 59, 56 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm curr_step",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:37.13-37.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1_2_COUT": {
          "hide_name": 0,
          "bits": [ 52, 58, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 96, 61, 59, 56, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 62, 60, 57 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 59, 65, 66, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I2_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 50, 76, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 61, 65, 85, 86 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 50, 76, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 95, 82, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 50, 76, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I3_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 96, 65, 102, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 56, 65, 107, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 109, 87, 70, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 55, 120, 119, 117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 120, 119, 117, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 50, 76, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 95, 82, 83, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl0.a_to_pwm.curr_step_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.a_to_pwm.delta_angle": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm delta_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:35.13-35.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.ns": {
          "hide_name": 0,
          "bits": [ 131, 130 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.17-33.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.num_steps": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm num_steps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:36.13-36.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[0]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[0]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[10]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[10]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[11]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[11]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[12]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[12]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[13]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[13]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[14]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[14]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[15]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[15]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[1]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[1]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[2]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[2]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[3]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[3]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[4]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[4]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[5]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[5]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[6]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[6]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[7]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[7]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[8]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[8]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile[9]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile[9]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay": {
          "hide_name": 0,
          "bits": [ 143, 163, 161, 158, 155, 152, 149, 146, 137, 134, 140, 166 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm profile_delay",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:38.13-38.26|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_9_COUT": {
          "hide_name": 0,
          "bits": [ 142, 160, 157, 154, 151, 148, 145, 136, 132, 133, 139, 165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "11 "
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 55, 142, 160, 157, 154, 151, 148, 145, 136, 132, 133, 139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 144, 164, 162, 159, 156, 153, 150, 147, 138, 135, 141, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 79, 68, 69, 76, 81, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.a_to_pwm.ps": {
          "hide_name": 0,
          "bits": [ 69, 68 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.13-33.15|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_direction": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm pwm_direction",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:17.25-17.38|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_done": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:11.25-11.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:14.25-14.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:15.25-15.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2318, 2316, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.pwm_update_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 187, 188, 189, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.a_to_pwm.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:7.25-7.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.a_to_pwm.target_angle": {
          "hide_name": 0,
          "bits": [ 1069, 994, 1344, 1225, 1449, 1658, 1841, 1328, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 a_to_pwm target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:9.25-9.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl0.angle_done": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:12.25-12.35"
          }
        },
        "pwm_ctrl0.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:11.25-11.37"
          }
        },
        "pwm_ctrl0.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:7.25-7.30"
          }
        },
        "pwm_ctrl0.i2c.angle_done": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:7.25-7.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.bit_counter": {
          "hide_name": 0,
          "bits": [ 201, 199, 196 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c bit_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:36.17-36.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 200, 198, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 204, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl0.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 204, 202, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "pwm_ctrl0.i2c.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:6.25-6.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.ns": {
          "hide_name": 0,
          "bits": [ 205, 224, 221, 218 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.17-37.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 206, 225, 212, 226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 206, 207, 51, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.ns_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 207, 215, 209, 210, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.ns_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.i2c.ps": {
          "hide_name": 0,
          "bits": [ 207, 209, 210, 211 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.21-37.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.ps_DFFN_Q_CLK": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "pwm_ctrl0.i2c.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:5.25-5.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.scl": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c scl",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:9.25-9.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.scl_int": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c scl_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.17-40.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.sda": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:10.25-10.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.sda_int": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c sda_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.26-40.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.substate": {
          "hide_name": 0,
          "bits": [ 225, 226 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c substate",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:38.17-38.25|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 233, 226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:52.28-52.48|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 232, 209, 211, 210, 207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 229, 230, 231, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.substate_DFF_Q_D_LUT4_I0_F_MUX2_LUT5_I0_O_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 212, 236, 225, 226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.wr_bit": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 i2c wr_bit",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:41.17-41.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 240, 196, 201, 199, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl0.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl0.pwm_done": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:16.25-16.33"
          }
        },
        "pwm_ctrl0.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:17.25-17.35"
          }
        },
        "pwm_ctrl0.pwm_update": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:19.25-19.35"
          }
        },
        "pwm_ctrl0.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:6.25-6.32"
          }
        },
        "pwm_ctrl0.sck": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 sck",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:22.25-22.28"
          }
        },
        "pwm_ctrl0.sda": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:23.25-23.28"
          }
        },
        "pwm_ctrl0.target_angle": {
          "hide_name": 0,
          "bits": [ 1069, 994, 1344, 1225, 1449, 1658, 1841, 1328, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl0 target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:256.10-274.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:10.25-10.37"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:13.25-13.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 255, 241, 249, 245, 259, 312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 265, 266, 267, 268, 256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 273, 272, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 271, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 281, 412, 274, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:12.25-12.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:8.25-8.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step": {
          "hide_name": 0,
          "bits": [ 267, 265, 266, 268 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm curr_step",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:37.13-37.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 286, 287, 288, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 307, 306, 287, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 305, 301, 302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 305, 301, 302, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 307, 309, 311, 289, 310, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 306, 320, 311, 289, 326, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 55, 308, 319, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 308, 319, 321, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 323, 298, 299, 300, 343, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_1_D_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 297, 298, 299, 300, 266, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 343, 304, 344, 292, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.curr_step_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.a_to_pwm.delta_angle": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm delta_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:35.13-35.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.ns": {
          "hide_name": 0,
          "bits": [ 349, 350 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.17-33.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.num_steps": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm num_steps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:36.13-36.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[0]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[0]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[10]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[10]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[11]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[11]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[12]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[12]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[13]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[13]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[14]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[14]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[15]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[15]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[1]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[1]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[2]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[2]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[3]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[3]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[4]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[4]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[5]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[5]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[6]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[6]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[7]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[7]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[8]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[8]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile[9]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile[9]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay": {
          "hide_name": 0,
          "bits": [ 312, 260, 261, 250, 246, 251, 252, 247, 262, 248, 263, 264 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm profile_delay",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:38.13-38.26|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 358, 355, 375, 373, 371, 369, 367, 365, 363, 361, 359, 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 381, 387, 386, 385, 384, 383, 382, 379, 377, 378, 380, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "11 "
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 55, 381, 387, 386, 385, 384, 383, 382, 379, 377, 378, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl1.a_to_pwm.profile_delay_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.ps": {
          "hide_name": 0,
          "bits": [ 243, 244 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.13-33.15|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_direction": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm pwm_direction",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:17.25-17.38|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_done": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:11.25-11.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:14.25-14.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:15.25-15.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.pwm_update_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 2340, 2338, 392, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.a_to_pwm.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:7.25-7.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.a_to_pwm.target_angle": {
          "hide_name": 0,
          "bits": [ 1123, 1026, 1338, 1242, 1465, 1630, 1812, 1586, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 a_to_pwm target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:9.25-9.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl1.angle_done": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:12.25-12.35"
          }
        },
        "pwm_ctrl1.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:11.25-11.37"
          }
        },
        "pwm_ctrl1.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:7.25-7.30"
          }
        },
        "pwm_ctrl1.i2c.angle_done": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:7.25-7.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.bit_counter": {
          "hide_name": 0,
          "bits": [ 407, 405, 402 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c bit_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:36.17-36.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 406, 404, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 410, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 410, 408, 409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "pwm_ctrl1.i2c.bit_counter_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "pwm_ctrl1.i2c.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:6.25-6.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.ns": {
          "hide_name": 0,
          "bits": [ 411, 421, 418, 415 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.17-37.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.ns_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 281, 276, 282, 283, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.i2c.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 412, 402, 407, 405, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.ns_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.ps": {
          "hide_name": 0,
          "bits": [ 276, 283, 280, 282 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.21-37.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:5.25-5.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.scl": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c scl",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:9.25-9.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.scl_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 275, 276, 242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.i2c.scl_int": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c scl_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.17-40.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.sda": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:10.25-10.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.sda_int": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c sda_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.26-40.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.substate": {
          "hide_name": 0,
          "bits": [ 424, 425 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c substate",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:38.17-38.25|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 429, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:52.28-52.48|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "pwm_ctrl1.i2c.substate_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 428, 431, 282, 276, 283, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.i2c.wr_bit": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 i2c wr_bit",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:41.17-41.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 400, 423, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1_1_F": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl1.i2c.wr_bit_LUT4_I1_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl1.pwm_done": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:16.25-16.33"
          }
        },
        "pwm_ctrl1.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:17.25-17.35"
          }
        },
        "pwm_ctrl1.pwm_update": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:19.25-19.35"
          }
        },
        "pwm_ctrl1.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:6.25-6.32"
          }
        },
        "pwm_ctrl1.sck": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 sck",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:22.25-22.28"
          }
        },
        "pwm_ctrl1.sda": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:23.25-23.28"
          }
        },
        "pwm_ctrl1.target_angle": {
          "hide_name": 0,
          "bits": [ 1123, 1026, 1338, 1242, 1465, 1630, 1812, 1586, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl1 target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:289.10-307.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:10.25-10.37"
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:13.25-13.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 449, 647, 442, 447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:12.25-12.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:8.25-8.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step": {
          "hide_name": 0,
          "bits": [ 498, 469, 455, 453 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm curr_step",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:37.13-37.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 470, 471, 461, 472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 499, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_3_D_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 507, 492, 465, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 55, 529, 528, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 492, 481, 475, 483, 478, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_2_SUM": {
          "hide_name": 0,
          "bits": [ 507, 481, 475, 483, 498, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 462, 463, 465, 464, 461, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 546, 544, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 517, 482, 481, 475, 483, 440, 510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 469, 455, 498, 453, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 555, 554, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 553, 551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 482, 547, 483, 440, 481, 475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 529, 528, 526, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 524, 525, 464, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 565, 482, 481, 475, 483, 440, 558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT7_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 546, 544, 545, 572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl2.a_to_pwm.delta_angle": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm delta_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:35.13-35.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.ns": {
          "hide_name": 0,
          "bits": [ 573, 574 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.17-33.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.num_steps": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm num_steps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:36.13-36.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[0]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[0]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[10]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[10]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[11]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[11]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[12]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[12]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[13]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[13]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[14]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[14]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[15]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[15]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[1]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[1]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[2]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[2]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[3]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[3]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[4]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[4]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[5]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[5]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[6]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[6]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[7]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[7]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[8]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[8]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile[9]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile[9]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay": {
          "hide_name": 0,
          "bits": [ 535, 534, 532, 533, 536, 537, 538, 539, 540, 541, 542, 543 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm profile_delay",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:38.13-38.26|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_9_COUT": {
          "hide_name": 0,
          "bits": [ 582, 594, 592, 590, 588, 586, 584, 578, 575, 576, 580, 597 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "11 "
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 55, 582, 594, 592, 590, 588, 586, 584, 578, 575, 576, 580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_10_RESET": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_11_RESET": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_4_RESET": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_5_RESET": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_6_RESET": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_7_RESET": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_8_RESET": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_9_RESET": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 583, 596, 595, 593, 591, 589, 587, 585, 579, 577, 581, 598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl2.a_to_pwm.profile_delay_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.ps": {
          "hide_name": 0,
          "bits": [ 531, 530 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.13-33.15|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_direction": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm pwm_direction",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:17.25-17.38|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_done": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:11.25-11.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:14.25-14.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:15.25-15.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2356, 2354, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.pwm_update_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 628, 629, 630, 626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.a_to_pwm.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:7.25-7.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.a_to_pwm.target_angle": {
          "hide_name": 0,
          "bits": [ 1074, 960, 1363, 1222, 1432, 1704, 1770, 1482, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 a_to_pwm target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:9.25-9.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl2.angle_done": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:12.25-12.35"
          }
        },
        "pwm_ctrl2.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:11.25-11.37"
          }
        },
        "pwm_ctrl2.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:7.25-7.30"
          }
        },
        "pwm_ctrl2.i2c.angle_done": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:7.25-7.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.bit_counter": {
          "hide_name": 0,
          "bits": [ 642, 640, 637 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c bit_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:36.17-36.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 641, 639, 636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 645, 643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl2.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 645, 643, 644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "pwm_ctrl2.i2c.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:6.25-6.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.ns": {
          "hide_name": 0,
          "bits": [ 646, 656, 653, 650 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.17-37.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.ns_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 449, 444, 450, 451, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.i2c.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 647, 637, 642, 640, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.ns_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.i2c.ps": {
          "hide_name": 0,
          "bits": [ 444, 451, 448, 450 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.21-37.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:5.25-5.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.scl": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c scl",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:9.25-9.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 658, 443, 659, 660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 669, 660, 638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.scl_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.i2c.scl_int": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c scl_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.17-40.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.sda": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:10.25-10.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.sda_int": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c sda_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.26-40.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.substate": {
          "hide_name": 0,
          "bits": [ 658, 659 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c substate",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:38.17-38.25|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.substate_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 670, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:52.28-52.48|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "pwm_ctrl2.i2c.substate_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 635, 665, 450, 448, 451, 444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl2.i2c.wr_bit": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 i2c wr_bit",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:41.17-41.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl2.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl2.pwm_done": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:16.25-16.33"
          }
        },
        "pwm_ctrl2.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:17.25-17.35"
          }
        },
        "pwm_ctrl2.pwm_update": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:19.25-19.35"
          }
        },
        "pwm_ctrl2.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:6.25-6.32"
          }
        },
        "pwm_ctrl2.sck": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 sck",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:22.25-22.28"
          }
        },
        "pwm_ctrl2.sda": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:23.25-23.28"
          }
        },
        "pwm_ctrl2.target_angle": {
          "hide_name": 0,
          "bits": [ 1074, 960, 1363, 1222, 1432, 1704, 1770, 1482, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl2 target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:322.10-340.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:10.25-10.37"
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:13.25-13.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 683, 860, 676, 681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_done_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:12.25-12.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:8.25-8.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step": {
          "hide_name": 0,
          "bits": [ 722, 693, 691, 688 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm curr_step",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:37.13-37.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1_2_COUT": {
          "hide_name": 0,
          "bits": [ 52, 690, 686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 693, 691, 722, 688, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 694, 692, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:146.20-146.42|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 693, 701, 702, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 715, 716, 717, 674, 712, 709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 718, 719, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 715, 716, 717, 674, 712, 723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I3_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 715, 716, 717, 674, 712, 721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 697, 698, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_2_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 722, 701, 728, 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 688, 701, 761, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 763, 706, 744, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 773, 774, 771, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 715, 716, 717, 674, 712, 777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_DFF_Q_D_LUT4_F_I2_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 718, 719, 720, 782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:147.39-147.60|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "pwm_ctrl3.a_to_pwm.curr_step_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.a_to_pwm.delta_angle": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm delta_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:35.13-35.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.ns": {
          "hide_name": 0,
          "bits": [ 784, 785 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.17-33.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 744, 712, 716, 717, 691, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.ns_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 55, 773, 774, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:122.35-122.56|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl3.a_to_pwm.num_steps": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm num_steps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:36.13-36.22|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[0]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[0]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[10]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[10]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[11]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[11]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[12]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[12]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[13]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[13]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[14]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[14]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[15]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[15]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[1]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[1]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[2]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[2]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[3]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[3]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[4]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[4]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[5]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[5]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[6]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[6]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[7]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[7]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[8]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[8]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile[9]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile[9]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:34.13-34.20|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay": {
          "hide_name": 0,
          "bits": [ 797, 817, 815, 812, 809, 806, 803, 800, 791, 788, 794, 820 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm profile_delay",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:38.13-38.26|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_9_COUT": {
          "hide_name": 0,
          "bits": [ 796, 814, 811, 808, 805, 802, 799, 790, 786, 787, 793, 819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "11 "
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 55, 796, 814, 811, 808, 805, 802, 799, 790, 786, 787, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 798, 818, 816, 813, 810, 807, 804, 801, 792, 789, 795, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:118.40-118.61|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 715, 704, 705, 712, 716, 717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.profile_delay_DFFRE_Q_RESET_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.a_to_pwm.ps": {
          "hide_name": 0,
          "bits": [ 705, 704 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:33.13-33.15|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_direction": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm pwm_direction",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:17.25-17.38|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_done": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:11.25-11.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:14.25-14.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:15.25-15.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:63.1-156.8|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.pwm_update_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 2378, 2376, 840, 843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.a_to_pwm.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:7.25-7.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.a_to_pwm.target_angle": {
          "hide_name": 0,
          "bits": [ 1156, 972, 1394, 1219, 1431, 1628, 1779, 1329, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 a_to_pwm target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/angle_to_pwm.v:9.25-9.37|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:26.14-38.2"
          }
        },
        "pwm_ctrl3.angle_done": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:12.25-12.35"
          }
        },
        "pwm_ctrl3.angle_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 angle_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:11.25-11.37"
          }
        },
        "pwm_ctrl3.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:7.25-7.30"
          }
        },
        "pwm_ctrl3.i2c.angle_done": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c angle_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:7.25-7.35|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.bit_counter": {
          "hide_name": 0,
          "bits": [ 855, 853, 850 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c bit_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:36.17-36.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 854, 852, 849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 858, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pwm_ctrl3.i2c.bit_counter_DFFNR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 858, 856, 857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:83.28-83.46|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "pwm_ctrl3.i2c.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:6.25-6.30|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.ns": {
          "hide_name": 0,
          "bits": [ 859, 869, 866, 863 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.17-37.19|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.ns_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 683, 678, 684, 685, 682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.i2c.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 860, 850, 855, 853, 682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.ns_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.i2c.ps": {
          "hide_name": 0,
          "bits": [ 678, 685, 682, 684 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:37.21-37.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:5.25-5.32|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.scl": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c scl",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:9.25-9.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 871, 677, 872, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.scl_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.i2c.scl_int": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c scl_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.17-40.24|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.sda": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:10.25-10.28|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.sda_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 882, 873, 851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.i2c.sda_int": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c sda_int",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:40.26-40.33|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.substate": {
          "hide_name": 0,
          "bits": [ 871, 872 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c substate",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:38.17-38.25|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.substate_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 883, 872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:52.28-52.48|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2|/home/orangepi/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "pwm_ctrl3.i2c.substate_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 848, 880, 684, 678, 685, 682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm_ctrl3.i2c.wr_bit": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 i2c wr_bit",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:41.17-41.23|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/i2c.v:44.1-68.4|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:40.5-47.2"
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm_ctrl3.i2c.wr_bit_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm_ctrl3.pwm_done": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:16.25-16.33"
          }
        },
        "pwm_ctrl3.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:17.25-17.35"
          }
        },
        "pwm_ctrl3.pwm_update": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:19.25-19.35"
          }
        },
        "pwm_ctrl3.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:6.25-6.32"
          }
        },
        "pwm_ctrl3.sck": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 sck",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:22.25-22.28"
          }
        },
        "pwm_ctrl3.sda": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 sda",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:23.25-23.28"
          }
        },
        "pwm_ctrl3.target_angle": {
          "hide_name": 0,
          "bits": [ 1156, 972, 1394, 1219, 1431, 1628, 1779, 1329, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "pwm_ctrl3 target_angle",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:355.10-373.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm_ctrl.v:10.25-10.37"
          }
        },
        "rd_data": {
          "hide_name": 0,
          "bits": [ 1904, 1903, 1902, 1901, 1900, 1899, 1898, 1897 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:44.21-44.28"
          }
        },
        "read_en": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:43.21-43.28"
          }
        },
        "reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:38.21-38.28"
          }
        },
        "rf.adc_temp0": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:15.21-15.30"
          }
        },
        "rf.adc_temp1": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:17.21-17.30"
          }
        },
        "rf.adc_temp2": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:19.21-19.30"
          }
        },
        "rf.adc_temp3": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:21.21-21.30"
          }
        },
        "rf.adc_temp4": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp4",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:23.21-23.30"
          }
        },
        "rf.adc_temp5": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp5",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:25.21-25.30"
          }
        },
        "rf.adc_temp6": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp6",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:27.21-27.30"
          }
        },
        "rf.adc_temp7": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf adc_temp7",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:29.21-29.30"
          }
        },
        "rf.address": {
          "hide_name": 0,
          "bits": [ 937, 941, 895, 893, 929, 934 ],
          "attributes": {
            "hdlname": "rf address",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:8.21-8.28"
          }
        },
        "rf.brake0": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "hdlname": "rf brake0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:31.21-31.27"
          }
        },
        "rf.brake0_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:91.5-91.75"
          }
        },
        "rf.brake0_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 897, 900, 901, 902, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 1055, 912, 1303, 908, 1299, 1617, 1766, 904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:0.0-0.0|/home/orangepi/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0": {
          "hide_name": 0,
          "bits": [ 914, 915, 916, 917, 913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 923, 924, 925, 926, 922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 992, 993, 994, 995, 983, 980, 977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0": {
          "hide_name": 0,
          "bits": [ 1057, 1058, 1059, 1060, 1056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1176 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_2_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1179, 1180, 1181, 1182, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 923, 1186, 1187, 926, 1185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 898, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F": {
          "hide_name": 0,
          "bits": [ 1310, 1311, 1312, 1313, 1307, 1304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1154, 1362, 1148, 1363, 1361, 992, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1319, 1320, 1321, 1322, 1316, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1438 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake0_LUT2_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "hdlname": "rf brake1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:35.21-35.27"
          }
        },
        "rf.brake1_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:107.5-107.75"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1495 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake2": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "hdlname": "rf brake2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:39.21-39.27"
          }
        },
        "rf.brake2_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:123.5-123.75"
          }
        },
        "rf.brake3": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "hdlname": "rf brake3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:43.21-43.27"
          }
        },
        "rf.brake3_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:139.5-139.75"
          }
        },
        "rf.brake3_DFFE_Q_CE_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 893, 894, 895, 896, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake4": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "hdlname": "rf brake4",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:47.21-47.27"
          }
        },
        "rf.brake4_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:155.5-155.75"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1537 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake5": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "hdlname": "rf brake5",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:50.21-50.27"
          }
        },
        "rf.brake5_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:191.5-191.76"
          }
        },
        "rf.brake6": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "hdlname": "rf brake6",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:53.21-53.27"
          }
        },
        "rf.brake6_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:227.5-227.76"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 923, 1121, 1122, 1123, 1120, 1117, 1114, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1571 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake6_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
            "hdlname": "rf brake7",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:56.21-56.27"
          }
        },
        "rf.brake7_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:263.5-263.76"
          }
        },
        "rf.brake7_DFFE_Q_CE_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1120, 1515, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake7_DFFE_Q_CE_LUT3_F_I1_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 937, 941, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1588 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1577 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.brake7_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "rf clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:7.21-7.26"
          }
        },
        "rf.current_angle0": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf current_angle0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:61.21-61.35"
          }
        },
        "rf.current_angle1": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf current_angle1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:63.21-63.35"
          }
        },
        "rf.current_angle2": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf current_angle2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:65.21-65.35"
          }
        },
        "rf.current_angle3": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf current_angle3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:67.21-67.35"
          }
        },
        "rf.direction0": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
            "hdlname": "rf direction0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:33.21-33.31"
          }
        },
        "rf.direction0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1611, 1613, 1614, 1615, 1618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.direction0_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction1": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
            "hdlname": "rf direction1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:37.21-37.31"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction1_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "hdlname": "rf direction2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:41.21-41.31"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1674 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1675 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction3": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "hdlname": "rf direction3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:45.21-45.31"
          }
        },
        "rf.direction4": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "hdlname": "rf direction4",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:49.21-49.31"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.direction4_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.direction5": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
            "hdlname": "rf direction5",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:52.21-52.31"
          }
        },
        "rf.direction6": {
          "hide_name": 0,
          "bits": [ 1672 ],
          "attributes": {
            "hdlname": "rf direction6",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:55.21-55.31"
          }
        },
        "rf.direction7": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "hdlname": "rf direction7",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:58.21-58.31"
          }
        },
        "rf.enable0": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "hdlname": "rf enable0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:32.21-32.28"
          }
        },
        "rf.enable0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1732, 1734, 1735, 1736, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.enable0_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1845, 1067, 1846, 926, 1739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable0_LUT2_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
            "hdlname": "rf enable1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:36.21-36.28"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable2": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "hdlname": "rf enable2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:40.21-40.28"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable2_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
            "hdlname": "rf enable3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:44.21-44.28"
          }
        },
        "rf.enable3_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1067, 1068, 1069, 993, 1066, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1085, 992, 968, 1086, 926, 1082, 918, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable3_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable4": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "hdlname": "rf enable4",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:48.21-48.28"
          }
        },
        "rf.enable5": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
            "hdlname": "rf enable5",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:51.21-51.28"
          }
        },
        "rf.enable6": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
            "hdlname": "rf enable6",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:54.21-54.28"
          }
        },
        "rf.enable7": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
            "hdlname": "rf enable7",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:57.21-57.28"
          }
        },
        "rf.enable7_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.enable7_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.fault0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:14.21-14.27"
          }
        },
        "rf.fault1": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:16.21-16.27"
          }
        },
        "rf.fault2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:18.21-18.27"
          }
        },
        "rf.fault3": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:20.21-20.27"
          }
        },
        "rf.fault4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault4",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:22.21-22.27"
          }
        },
        "rf.fault5": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault5",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:24.21-24.27"
          }
        },
        "rf.fault6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault6",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:26.21-26.27"
          }
        },
        "rf.fault7": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "rf fault7",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:28.21-28.27"
          }
        },
        "rf.pwm0": {
          "hide_name": 0,
          "bits": [ 1422, 1421, 1334, 1333, 1332 ],
          "attributes": {
            "hdlname": "rf pwm0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:34.21-34.25"
          }
        },
        "rf.pwm1": {
          "hide_name": 0,
          "bits": [ 1077, 919, 1341, 1234, 1437 ],
          "attributes": {
            "hdlname": "rf pwm1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:38.21-38.25"
          }
        },
        "rf.pwm2": {
          "hide_name": 0,
          "bits": [ 1111, 1957, 1389, 1231, 1425 ],
          "attributes": {
            "hdlname": "rf pwm2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:42.21-42.25"
          }
        },
        "rf.pwm3": {
          "hide_name": 0,
          "bits": [ 1068, 1050, 1397, 1273, 1440 ],
          "attributes": {
            "hdlname": "rf pwm3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:46.21-46.25"
          }
        },
        "rf.rd_data": {
          "hide_name": 0,
          "bits": [ 1904, 1903, 1902, 1901, 1900, 1899, 1898, 1897 ],
          "attributes": {
            "hdlname": "rf rd_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:12.24-12.31"
          }
        },
        "rf.read_en": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "hdlname": "rf read_en",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:11.21-11.28"
          }
        },
        "rf.reg_file[0]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[0]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[10]": {
          "hide_name": 0,
          "bits": [ 1068, 1050, 1397, 1273, 1440, 1696, 1845, 1511 ],
          "attributes": {
            "hdlname": "rf reg_file[10]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[11]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[11]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[12]": {
          "hide_name": 0,
          "bits": [ 1085, 995, 1361, 1239, 1441, 1697, 1809, 1514 ],
          "attributes": {
            "hdlname": "rf reg_file[12]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[13]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[13]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[14]": {
          "hide_name": 0,
          "bits": [ 1069, 994, 1344, 1225, 1449, 1658, 1841, 1328 ],
          "attributes": {
            "hdlname": "rf reg_file[14]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[14]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1910 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:171.5-171.33"
          }
        },
        "rf.reg_file[15]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[15]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[16]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[16]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[17]": {
          "hide_name": 0,
          "bits": [ 1063, 1911, 1335, 1226, 1459, 1669, 1777, 1485 ],
          "attributes": {
            "hdlname": "rf reg_file[17]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1917 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1918 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[17]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[18]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[18]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[19]": {
          "hide_name": 0,
          "bits": [ 1123, 1026, 1338, 1242, 1465, 1630, 1812, 1586 ],
          "attributes": {
            "hdlname": "rf reg_file[19]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[19]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:207.5-207.34"
          }
        },
        "rf.reg_file[1]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[1]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[20]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[20]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[21]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[21]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[22]": {
          "hide_name": 0,
          "bits": [ 1117, 1029, 1398, 1270, 1458, 1672, 1813, 1522 ],
          "attributes": {
            "hdlname": "rf reg_file[22]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[23]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[23]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[24]": {
          "hide_name": 0,
          "bits": [ 1074, 960, 1363, 1222, 1432, 1704, 1770, 1482 ],
          "attributes": {
            "hdlname": "rf reg_file[24]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[24]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:243.5-243.34"
          }
        },
        "rf.reg_file[25]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[25]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[26]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[26]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[27]": {
          "hide_name": 0,
          "bits": [ 1086, 965, 1345, 1218, 1428, 1659, 1889, 1575 ],
          "attributes": {
            "hdlname": "rf reg_file[27]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[28]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[28]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[29]": {
          "hide_name": 0,
          "bits": [ 1156, 972, 1394, 1219, 1431, 1628, 1779, 1329 ],
          "attributes": {
            "hdlname": "rf reg_file[29]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[29]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:279.5-279.34"
          }
        },
        "rf.reg_file[2]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[2]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[30]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[30]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[31]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[31]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[32]": {
          "hide_name": 0,
          "bits": [ 1151, 940, 1362, 1243, 1446, 1673, 1748, 1582 ],
          "attributes": {
            "hdlname": "rf reg_file[32]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[32]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:299.5-299.34"
          }
        },
        "rf.reg_file[33]": {
          "hide_name": 0,
          "bits": [ 1082, 925, 1374, 1187, 1455, 1621, 1846, 1325 ],
          "attributes": {
            "hdlname": "rf reg_file[33]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[33]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:307.5-307.34"
          }
        },
        "rf.reg_file[34]": {
          "hide_name": 0,
          "bits": [ 1121, 924, 1351, 1186, 1450, 1629, 1778, 1585 ],
          "attributes": {
            "hdlname": "rf reg_file[34]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[34]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:315.5-315.34"
          }
        },
        "rf.reg_file[35]": {
          "hide_name": 0,
          "bits": [ 1155, 970, 1350, 1274, 1464, 1707, 1842, 1525 ],
          "attributes": {
            "hdlname": "rf reg_file[35]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:323.5-323.34"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 969, 1155, 971, 1156, 1154, 1151, 1148, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1939 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1940 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1949 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1950 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1954 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[35]_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1956 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[3]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[3]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[4]": {
          "hide_name": 0,
          "bits": [ 1422, 1421, 1334, 1333, 1332, 1610, 1731, 889 ],
          "attributes": {
            "hdlname": "rf reg_file[4]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[5]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[5]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[6]": {
          "hide_name": 0,
          "bits": [ 1077, 919, 1341, 1234, 1437, 1653, 1802, 1475 ],
          "attributes": {
            "hdlname": "rf reg_file[6]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[7]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[7]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[8]": {
          "hide_name": 0,
          "bits": [ 1111, 1957, 1389, 1231, 1425, 1662, 1836, 1486 ],
          "attributes": {
            "hdlname": "rf reg_file[8]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 1959 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1": {
          "hide_name": 0,
          "bits": [ 1961 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rf.reg_file[8]_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rf.reg_file[9]": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "rf reg_file[9]",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:75.17-75.25"
          }
        },
        "rf.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "rf reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:6.21-6.28"
          }
        },
        "rf.servo_position0": {
          "hide_name": 0,
          "bits": [ 1151, 940, 1362, 1243, 1446, 1673, 1748, 1582 ],
          "attributes": {
            "hdlname": "rf servo_position0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:69.21-69.36"
          }
        },
        "rf.servo_position1": {
          "hide_name": 0,
          "bits": [ 1082, 925, 1374, 1187, 1455, 1621, 1846, 1325 ],
          "attributes": {
            "hdlname": "rf servo_position1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:70.21-70.36"
          }
        },
        "rf.servo_position2": {
          "hide_name": 0,
          "bits": [ 1121, 924, 1351, 1186, 1450, 1629, 1778, 1585 ],
          "attributes": {
            "hdlname": "rf servo_position2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:71.21-71.36"
          }
        },
        "rf.servo_position3": {
          "hide_name": 0,
          "bits": [ 1155, 970, 1350, 1274, 1464, 1707, 1842, 1525 ],
          "attributes": {
            "hdlname": "rf servo_position3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:72.21-72.36"
          }
        },
        "rf.target_angle0": {
          "hide_name": 0,
          "bits": [ 1069, 994, 1344, 1225, 1449, 1658, 1841, 1328, 1085, 995, 1361, 1239 ],
          "attributes": {
            "hdlname": "rf target_angle0",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:60.21-60.34"
          }
        },
        "rf.target_angle1": {
          "hide_name": 0,
          "bits": [ 1123, 1026, 1338, 1242, 1465, 1630, 1812, 1586, 1063, 1911, 1335, 1226 ],
          "attributes": {
            "hdlname": "rf target_angle1",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:62.21-62.34"
          }
        },
        "rf.target_angle2": {
          "hide_name": 0,
          "bits": [ 1074, 960, 1363, 1222, 1432, 1704, 1770, 1482, 1117, 1029, 1398, 1270 ],
          "attributes": {
            "hdlname": "rf target_angle2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:64.21-64.34"
          }
        },
        "rf.target_angle3": {
          "hide_name": 0,
          "bits": [ 1156, 972, 1394, 1219, 1431, 1628, 1779, 1329, 1086, 965, 1345, 1218 ],
          "attributes": {
            "hdlname": "rf target_angle3",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:66.21-66.34"
          }
        },
        "rf.wr_data": {
          "hide_name": 0,
          "bits": [ 1909, 1908, 1907, 1906, 1905, 1609, 1730, 888 ],
          "attributes": {
            "hdlname": "rf wr_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:10.21-10.28"
          }
        },
        "rf.write_en": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "hdlname": "rf write_en",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:119.10-190.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/reg_file.v:9.21-9.29"
          }
        },
        "scl": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:21.21-21.24"
          }
        },
        "sd_uart": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:25.21-25.28"
          }
        },
        "sda": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:22.21-22.24"
          }
        },
        "servo_position0": {
          "hide_name": 0,
          "bits": [ 1151, 940, 1362, 1243, 1446, 1673, 1748, 1582 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:91.21-91.36"
          }
        },
        "servo_position1": {
          "hide_name": 0,
          "bits": [ 1082, 925, 1374, 1187, 1455, 1621, 1846, 1325 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:92.21-92.36"
          }
        },
        "servo_position2": {
          "hide_name": 0,
          "bits": [ 1121, 924, 1351, 1186, 1450, 1629, 1778, 1585 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:93.21-93.36"
          }
        },
        "servo_position3": {
          "hide_name": 0,
          "bits": [ 1155, 970, 1350, 1274, 1464, 1707, 1842, 1525 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:94.21-94.36"
          }
        },
        "servo_pwm": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:28.26-28.35"
          }
        },
        "servo_pwm0.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "servo_pwm0 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "servo_pwm0.pwm_counter": {
          "hide_name": 0,
          "bits": [ 1983, 1981, 1979, 1977, 1975, 1973, 1971, 1969 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1982, 1980, 1978, 1976, 1974, 1972, 1970, 1968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 1991, 1990, 1989, 1988, 1987, 1986, 1984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1991, 1990, 1989, 1988, 1987, 1986, 1984, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "servo_pwm0.pwm_enable": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "servo_pwm0.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 1151, 940, 1362, 1243, 1446, 1673, 1748, 1582 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "servo_pwm0.pwm_signal": {
          "hide_name": 0,
          "bits": [ 1992 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1993, 1994, 1995, 1996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I0_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 1969, 2001, 2002, 2003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2019, 2017, 2015, 2013, 2011, 2009, 2007, 1996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2021, 2020, 2018, 2016, 2014, 2012, 2010, 2008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "servo_pwm0.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 2019, 2017, 2015, 2013, 2011, 2009, 2007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm0.pwm_target": {
          "hide_name": 0,
          "bits": [ 2000, 2006, 1997, 1999, 2004, 2005, 1998, 2001 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_target",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:16.13-16.23"
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "servo_pwm0.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1975, 1973, 1971, 1969, 2025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm0.pwm_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm0 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "servo_pwm0.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm0 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:388.5-395.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "servo_pwm1.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "servo_pwm1 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "servo_pwm1.pwm_counter": {
          "hide_name": 0,
          "bits": [ 2041, 2039, 2037, 2035, 2033, 2031, 2029, 2027 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2040, 2038, 2036, 2034, 2032, 2030, 2028, 2026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2049, 2048, 2047, 2046, 2045, 2044, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2049, 2048, 2047, 2046, 2045, 2044, 2042, 2043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "servo_pwm1.pwm_enable": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "servo_pwm1.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 1082, 925, 1374, 1187, 1455, 1621, 1846, 1325 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "servo_pwm1.pwm_signal": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2051, 2052, 2053, 2054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I0_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 2039, 2059, 2060, 2061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2077, 2075, 2073, 2071, 2069, 2067, 2065, 2054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2079, 2078, 2076, 2074, 2072, 2070, 2068, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "servo_pwm1.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 2077, 2075, 2073, 2071, 2069, 2067, 2065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm1.pwm_target": {
          "hide_name": 0,
          "bits": [ 2058, 2059, 2055, 2057, 2062, 2064, 2056, 2063 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_target",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:16.13-16.23"
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2081 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "servo_pwm1.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2033, 2031, 2029, 2027, 2083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm1.pwm_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm1 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "servo_pwm1.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm1 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:397.5-404.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "servo_pwm2.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "servo_pwm2 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "servo_pwm2.pwm_counter": {
          "hide_name": 0,
          "bits": [ 2099, 2097, 2095, 2093, 2091, 2089, 2087, 2085 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2098, 2096, 2094, 2092, 2090, 2088, 2086, 2084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2107, 2106, 2105, 2104, 2103, 2102, 2100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2107, 2106, 2105, 2104, 2103, 2102, 2100, 2101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "servo_pwm2.pwm_enable": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "servo_pwm2.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 1121, 924, 1351, 1186, 1450, 1629, 1778, 1585 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "servo_pwm2.pwm_signal": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2109, 2110, 2111, 2112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I0_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 2097, 2117, 2118, 2119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2135, 2133, 2131, 2129, 2127, 2125, 2123, 2112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2137, 2136, 2134, 2132, 2130, 2128, 2126, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "servo_pwm2.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 2135, 2133, 2131, 2129, 2127, 2125, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm2.pwm_target": {
          "hide_name": 0,
          "bits": [ 2116, 2117, 2113, 2120, 2115, 2122, 2114, 2121 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_target",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:16.13-16.23"
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "servo_pwm2.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2091, 2089, 2087, 2085, 2141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm2.pwm_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm2 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "servo_pwm2.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm2 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:406.5-413.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "servo_pwm3.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "servo_pwm3 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "servo_pwm3.pwm_counter": {
          "hide_name": 0,
          "bits": [ 2157, 2155, 2153, 2151, 2149, 2147, 2145, 2143 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2156, 2154, 2152, 2150, 2148, 2146, 2144, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2165, 2164, 2163, 2162, 2161, 2160, 2158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2165, 2164, 2163, 2162, 2161, 2160, 2158, 2159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "servo_pwm3.pwm_enable": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "servo_pwm3.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 1155, 970, 1350, 1274, 1464, 1707, 1842, 1525 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "servo_pwm3.pwm_signal": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2167, 2168, 2169, 2170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 2143, 2173, 2174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_2_I2": {
          "hide_name": 0,
          "bits": [ 2151, 2177, 2178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2149, 2171, 2172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2194, 2192, 2190, 2188, 2186, 2184, 2182, 2170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2196, 2195, 2193, 2191, 2189, 2187, 2185, 2183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "servo_pwm3.pwm_signal_LUT4_F_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 52, 2194, 2192, 2190, 2188, 2186, 2184, 2182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:39.35-39.70|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "servo_pwm3.pwm_target": {
          "hide_name": 0,
          "bits": [ 2180, 2176, 2179, 2177, 2171, 2175, 2181, 2173 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_target",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:16.13-16.23"
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "servo_pwm3.pwm_target_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2149, 2147, 2145, 2143, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "servo_pwm3.pwm_update": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm3 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "servo_pwm3.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "servo_pwm3 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:415.5-422.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "spi.address": {
          "hide_name": 0,
          "bits": [ 937, 941, 895, 893, 929, 934 ],
          "attributes": {
            "hdlname": "spi address",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:14.29-14.36"
          }
        },
        "spi.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "spi clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:7.29-7.34"
          }
        },
        "spi.cs_n": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "hdlname": "spi cs_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:9.29-9.33"
          }
        },
        "spi.cs_n_ff": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
            "hdlname": "spi cs_n_ff",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:26.21-26.28"
          }
        },
        "spi.cs_n_ff2": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
            "hdlname": "spi cs_n_ff2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:26.30-26.38"
          }
        },
        "spi.csn_wenthigh": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
            "hdlname": "spi csn_wenthigh",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:27.21-27.33"
          }
        },
        "spi.csn_wenthigh_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2211 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4"
          }
        },
        "spi.csn_wenthigh_ff": {
          "hide_name": 0,
          "bits": [ 2212 ],
          "attributes": {
            "hdlname": "spi csn_wenthigh_ff",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:27.35-27.50"
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2216, 2217, 2218, 2219, 2212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "spi.csn_wenthigh_ff_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 2235, 2230, 2215, 2267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "spi.csn_wentlow": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
            "hdlname": "spi csn_wentlow",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:27.52-27.63"
          }
        },
        "spi.csn_wentlow_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4"
          }
        },
        "spi.miso": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "hdlname": "spi miso",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:13.29-13.33"
          }
        },
        "spi.miso_reg": {
          "hide_name": 0,
          "bits": [ 2248, 2247, 2246, 2245, 2244, 2243, 2242, 2241, 2240, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "spi miso_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:28.60-28.68"
          }
        },
        "spi.mosi": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
            "hdlname": "spi mosi",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:10.29-10.33"
          }
        },
        "spi.mosi_reg": {
          "hide_name": 0,
          "bits": [ 2220, 2221, 2228, 2229, 2226, 2227, 2222, 2223, 2207, 2206, 2205, 2204, 2203, 2202, 2224, 2225 ],
          "attributes": {
            "hdlname": "spi mosi_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:28.50-28.58"
          }
        },
        "spi.parity": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
            "hdlname": "spi parity",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:25.21-25.27"
          }
        },
        "spi.parity_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2231, 2234, 2232, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "spi.rd_data": {
          "hide_name": 0,
          "bits": [ 1904, 1903, 1902, 1901, 1900, 1899, 1898, 1897 ],
          "attributes": {
            "hdlname": "spi rd_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:11.29-11.36"
          }
        },
        "spi.read": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
            "hdlname": "spi read",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:24.21-24.25"
          }
        },
        "spi.read_en": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "hdlname": "spi read_en",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:17.29-17.36"
          }
        },
        "spi.read_en_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:93.1-102.4"
          }
        },
        "spi.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "spi reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:6.29-6.36"
          }
        },
        "spi.shift_en": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "hdlname": "spi shift_en",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:21.21-21.29"
          }
        },
        "spi.shift_en_ff": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "hdlname": "spi shift_en_ff",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:22.21-22.32"
          }
        },
        "spi.shift_en_ff2": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "hdlname": "spi shift_en_ff2",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:22.34-22.46"
          }
        },
        "spi.shift_en_wentlow": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
            "hdlname": "spi shift_en_wentlow",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:23.21-23.37"
          }
        },
        "spi.shift_en_wentlow_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:61.1-87.4"
          }
        },
        "spi.shift_in_reg": {
          "hide_name": 0,
          "bits": [ 2257, 2256, 2255, 2254, 2253, 2252, 2265, 2264, 2263, 2262, 2261, 2260, 2259, 2258, 2251, 2250 ],
          "attributes": {
            "hdlname": "spi shift_in_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:28.21-28.33"
          }
        },
        "spi.shift_out_reg": {
          "hide_name": 0,
          "bits": [ 2292, 2290, 2288, 2286, 2284, 2282, 2280, 2279, 2277, 2299, 2298, 2297, 2296, 2295, 2294, 2238 ],
          "attributes": {
            "hdlname": "spi shift_out_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:28.35-28.48"
          }
        },
        "spi.shift_out_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "spi.shift_out_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:137.1-146.4"
          }
        },
        "spi.shift_out_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
          }
        },
        "spi.spi_clk": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
            "hdlname": "spi spi_clk",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:8.29-8.36"
          }
        },
        "spi.tx_parity": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "hdlname": "spi tx_parity",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:20.32-20.41"
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2302, 2303, 2304, 934, 929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "spi.tx_parity_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "spi.wr_data": {
          "hide_name": 0,
          "bits": [ 1909, 1908, 1907, 1906, 1905, 1609, 1730, 888 ],
          "attributes": {
            "hdlname": "spi wr_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:16.29-16.36"
          }
        },
        "spi.write": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "hdlname": "spi write",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:24.27-24.32"
          }
        },
        "spi.write_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:52.32-52.45"
          }
        },
        "spi.write_en": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "hdlname": "spi write_en",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:15.29-15.37"
          }
        },
        "spi.write_en_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:102.5-114.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/spi.v:93.1-102.4"
          }
        },
        "spi_clock": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:10.21-10.30"
          }
        },
        "sr_brake": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:20.21-20.29"
          }
        },
        "sr_direction": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:18.21-18.33"
          }
        },
        "sr_enable": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:19.21-19.30"
          }
        },
        "sr_fault": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:17.21-17.29"
          }
        },
        "sr_fault_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 2311, 2310, 2309, 2308 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "sr_pwm": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:16.21-16.27"
          }
        },
        "sr_pwm0.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "sr_pwm0 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "sr_pwm0.pwm_counter": {
          "hide_name": 0,
          "bits": [ 190, 191, 192, 2318, 2316, 193, 187, 188 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2321, 2320, 2319, 2317, 2315, 2314, 2313, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2329, 2328, 2327, 2326, 2325, 2324, 2322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "sr_pwm0.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2329, 2328, 2327, 2326, 2325, 2324, 2322, 2323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "sr_pwm0.pwm_done": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:11.17-11.25"
          }
        },
        "sr_pwm0.pwm_done_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4"
          }
        },
        "sr_pwm0.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "sr_pwm0.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "sr_pwm0.pwm_signal": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "sr_pwm0.pwm_update": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "hdlname": "sr_pwm0 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "sr_pwm0.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "sr_pwm0 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:276.5-284.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "sr_pwm1.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "sr_pwm1 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "sr_pwm1.pwm_counter": {
          "hide_name": 0,
          "bits": [ 2340, 2338, 396, 397, 398, 399, 393, 394 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2339, 2337, 2336, 2335, 2334, 2333, 2332, 2331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2348, 2347, 2346, 2345, 2344, 2343, 2341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "sr_pwm1.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2348, 2347, 2346, 2345, 2344, 2343, 2341, 2342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "sr_pwm1.pwm_done": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:11.17-11.25"
          }
        },
        "sr_pwm1.pwm_done_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4"
          }
        },
        "sr_pwm1.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "sr_pwm1.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "sr_pwm1.pwm_signal": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "sr_pwm1.pwm_update": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "hdlname": "sr_pwm1 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "sr_pwm1.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "sr_pwm1 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:309.5-317.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "sr_pwm2.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "sr_pwm2 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "sr_pwm2.pwm_counter": {
          "hide_name": 0,
          "bits": [ 631, 632, 633, 2356, 2354, 634, 628, 629 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2359, 2358, 2357, 2355, 2353, 2352, 2351, 2350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2367, 2366, 2365, 2364, 2363, 2362, 2360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "sr_pwm2.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2367, 2366, 2365, 2364, 2363, 2362, 2360, 2361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "sr_pwm2.pwm_done": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:11.17-11.25"
          }
        },
        "sr_pwm2.pwm_done_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4"
          }
        },
        "sr_pwm2.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "sr_pwm2.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "sr_pwm2.pwm_signal": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "sr_pwm2.pwm_update": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "hdlname": "sr_pwm2 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "sr_pwm2.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "sr_pwm2 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:342.5-350.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "sr_pwm3.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "sr_pwm3 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:7.17-7.22"
          }
        },
        "sr_pwm3.pwm_counter": {
          "hide_name": 0,
          "bits": [ 2378, 2376, 844, 845, 846, 847, 841, 842 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:15.13-15.24"
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2377, 2375, 2374, 2373, 2372, 2371, 2370, 2369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2386, 2385, 2384, 2383, 2382, 2381, 2379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "sr_pwm3.pwm_counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2386, 2385, 2384, 2383, 2382, 2381, 2379, 2380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:26.24-26.42|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "sr_pwm3.pwm_done": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_done",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:11.17-11.25"
          }
        },
        "sr_pwm3.pwm_done_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:18.1-36.4"
          }
        },
        "sr_pwm3.pwm_enable": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_enable",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:8.17-8.27"
          }
        },
        "sr_pwm3.pwm_ratio": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_ratio",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:9.17-9.26"
          }
        },
        "sr_pwm3.pwm_signal": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_signal",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:12.17-12.27"
          }
        },
        "sr_pwm3.pwm_update": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "hdlname": "sr_pwm3 pwm_update",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:10.17-10.27"
          }
        },
        "sr_pwm3.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "sr_pwm3 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:375.5-383.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/pwm.v:6.17-6.24"
          }
        },
        "sr_pwm_done": {
          "hide_name": 0,
          "bits": [ 172, 356, 605, 826 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:79.21-79.32"
          }
        },
        "sr_pwm_enable": {
          "hide_name": 0,
          "bits": [ 55, 55, 55, 55 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:79.34-79.47"
          }
        },
        "sr_pwm_update": {
          "hide_name": 0,
          "bits": [ 185, 391, 626, 839 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:79.49-79.62"
          }
        },
        "status_debug": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:35.21-35.33"
          }
        },
        "status_fault": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:32.21-32.33"
          }
        },
        "status_pi": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:33.21-33.30"
          }
        },
        "status_ps4": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:34.21-34.31"
          }
        },
        "tang_config": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:31.21-31.32"
          }
        },
        "tang_config_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "target_angle0": {
          "hide_name": 0,
          "bits": [ 1069, 994, 1344, 1225, 1449, 1658, 1841, 1328 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:82.21-82.34"
          }
        },
        "target_angle1": {
          "hide_name": 0,
          "bits": [ 1123, 1026, 1338, 1242, 1465, 1630, 1812, 1586 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:84.21-84.34"
          }
        },
        "target_angle2": {
          "hide_name": 0,
          "bits": [ 1074, 960, 1363, 1222, 1432, 1704, 1770, 1482 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:86.21-86.34"
          }
        },
        "target_angle3": {
          "hide_name": 0,
          "bits": [ 1156, 972, 1394, 1219, 1431, 1628, 1779, 1329 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:88.21-88.34"
          }
        },
        "uart_drv_0.baud_counter": {
          "hide_name": 0,
          "bits": [ 2405, 2403, 2401, 2399, 2397, 2395, 2393, 2390 ],
          "attributes": {
            "hdlname": "uart_drv_0 baud_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.36-14.48"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2404, 2402, 2400, 2398, 2396, 2394, 2392, 2389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2413, 2412, 2411, 2410, 2409, 2408, 2406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2413, 2412, 2411, 2410, 2409, 2408, 2406, 2407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_0.baud_division": {
          "hide_name": 0,
          "bits": [ 55, 55, 52, 55, 52, 52, 52, 55 ],
          "attributes": {
            "hdlname": "uart_drv_0 baud_division",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:9.21-9.34"
          }
        },
        "uart_drv_0.bit_count": {
          "hide_name": 0,
          "bits": [ 2422, 2420, 2417 ],
          "attributes": {
            "hdlname": "uart_drv_0 bit_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.29-15.38"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2421, 2419, 2416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2428, 2426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2428, 2426, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
          }
        },
        "uart_drv_0.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "uart_drv_0 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:7.21-7.26"
          }
        },
        "uart_drv_0.ns": {
          "hide_name": 0,
          "bits": [ 2432, 2431, 2429 ],
          "attributes": {
            "hdlname": "uart_drv_0 ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.25-15.27"
          }
        },
        "uart_drv_0.ns_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 2425, 2433, 2423, 2424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2424, 2430, 2425, 2423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2434 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2436, 2437, 2424, 2423, 2425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.ps": {
          "hide_name": 0,
          "bits": [ 2424, 2423, 2425 ],
          "attributes": {
            "hdlname": "uart_drv_0 ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.21-15.23"
          }
        },
        "uart_drv_0.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_0 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:6.21-6.28"
          }
        },
        "uart_drv_0.tx_data": {
          "hide_name": 0,
          "bits": [ 1422, 1421, 1334, 1333, 1332, 1610, 1731, 889 ],
          "attributes": {
            "hdlname": "uart_drv_0 tx_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:8.21-8.28"
          }
        },
        "uart_drv_0.tx_shadow_reg": {
          "hide_name": 0,
          "bits": [ 2454, 2453, 2452, 2451, 2450, 2449, 2448, 2447 ],
          "attributes": {
            "hdlname": "uart_drv_0 tx_shadow_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.21-14.34"
          }
        },
        "uart_drv_0.tx_start": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_0 tx_start",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:10.21-10.29"
          }
        },
        "uart_drv_0.uart_clk": {
          "hide_name": 0,
          "bits": [ 2415 ],
          "attributes": {
            "hdlname": "uart_drv_0 uart_clk",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:16.21-16.29"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2405, 2403, 2399, 2390, 2458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:35.36-35.45"
          }
        },
        "uart_drv_0.uart_tx": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
            "hdlname": "uart_drv_0 uart_tx",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:11.21-11.28"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2462, 2463, 2425, 2424, 2423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2471, 2470, 2468, 2469, 2420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2467 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2472, 2452, 2451, 2450, 2449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2446 ],
          "attributes": {
          }
        },
        "uart_drv_0.wait_count": {
          "hide_name": 0,
          "bits": [ 2441, 2438, 2439, 2440, 2442, 2443, 2444, 2445 ],
          "attributes": {
            "hdlname": "uart_drv_0 wait_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.50-14.60"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2481, 2480, 2479, 2478, 2477, 2476, 2475, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2489, 2488, 2487, 2486, 2485, 2484, 2482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2489, 2488, 2487, 2486, 2485, 2484, 2482, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:195.6-205.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_1.baud_counter": {
          "hide_name": 0,
          "bits": [ 2506, 2504, 2502, 2500, 2498, 2496, 2494, 2491 ],
          "attributes": {
            "hdlname": "uart_drv_1 baud_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.36-14.48"
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2505, 2503, 2501, 2499, 2497, 2495, 2493, 2490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2514, 2513, 2512, 2511, 2510, 2509, 2507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_1.baud_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2514, 2513, 2512, 2511, 2510, 2509, 2507, 2508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_1.baud_division": {
          "hide_name": 0,
          "bits": [ 55, 55, 52, 55, 52, 52, 52, 55 ],
          "attributes": {
            "hdlname": "uart_drv_1 baud_division",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:9.21-9.34"
          }
        },
        "uart_drv_1.bit_count": {
          "hide_name": 0,
          "bits": [ 2523, 2521, 2518 ],
          "attributes": {
            "hdlname": "uart_drv_1 bit_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.29-15.38"
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2522, 2520, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2529, 2527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2529, 2527, 2528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "uart_drv_1.bit_count_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "uart_drv_1.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "uart_drv_1 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:7.21-7.26"
          }
        },
        "uart_drv_1.ns": {
          "hide_name": 0,
          "bits": [ 2547, 2532, 2530 ],
          "attributes": {
            "hdlname": "uart_drv_1 ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.25-15.27"
          }
        },
        "uart_drv_1.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2525, 2531, 2526, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_1.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 2525, 2524, 2526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2548, 2518, 2523, 2525, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2567, 2552, 2549, 2553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2554, 2555, 2556, 2525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 2562, 2560, 2568, 2518, 2523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 2550, 2551, 2523, 2548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.ns_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_1.ps": {
          "hide_name": 0,
          "bits": [ 2525, 2524, 2526 ],
          "attributes": {
            "hdlname": "uart_drv_1 ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.21-15.23"
          }
        },
        "uart_drv_1.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_1 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:6.21-6.28"
          }
        },
        "uart_drv_1.tx_data": {
          "hide_name": 0,
          "bits": [ 1077, 919, 1341, 1234, 1437, 1653, 1802, 1475 ],
          "attributes": {
            "hdlname": "uart_drv_1 tx_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:8.21-8.28"
          }
        },
        "uart_drv_1.tx_shadow_reg": {
          "hide_name": 0,
          "bits": [ 2561, 2562, 2557, 2558, 2559, 2560, 2563, 2564 ],
          "attributes": {
            "hdlname": "uart_drv_1 tx_shadow_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.21-14.34"
          }
        },
        "uart_drv_1.tx_start": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_1 tx_start",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:10.21-10.29"
          }
        },
        "uart_drv_1.uart_clk": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
            "hdlname": "uart_drv_1 uart_clk",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:16.21-16.29"
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2492 ],
          "attributes": {
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2506, 2504, 2500, 2491, 2573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_1.uart_clk_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:35.36-35.45"
          }
        },
        "uart_drv_1.uart_tx": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "hdlname": "uart_drv_1 uart_tx",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:11.21-11.28"
          }
        },
        "uart_drv_1.uart_tx_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
          }
        },
        "uart_drv_1.uart_tx_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
          }
        },
        "uart_drv_1.wait_count": {
          "hide_name": 0,
          "bits": [ 2540, 2537, 2538, 2539, 2541, 2542, 2543, 2544 ],
          "attributes": {
            "hdlname": "uart_drv_1 wait_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.50-14.60"
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2583, 2582, 2581, 2580, 2579, 2578, 2577, 2576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2591, 2590, 2589, 2588, 2587, 2586, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_1.wait_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2591, 2590, 2589, 2588, 2587, 2586, 2584, 2585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:210.6-220.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_2.baud_counter": {
          "hide_name": 0,
          "bits": [ 2608, 2606, 2604, 2602, 2600, 2598, 2596, 2593 ],
          "attributes": {
            "hdlname": "uart_drv_2 baud_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.36-14.48"
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2607, 2605, 2603, 2601, 2599, 2597, 2595, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2616, 2615, 2614, 2613, 2612, 2611, 2609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_2.baud_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2616, 2615, 2614, 2613, 2612, 2611, 2609, 2610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_2.baud_division": {
          "hide_name": 0,
          "bits": [ 55, 55, 52, 55, 52, 52, 52, 55 ],
          "attributes": {
            "hdlname": "uart_drv_2 baud_division",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:9.21-9.34"
          }
        },
        "uart_drv_2.bit_count": {
          "hide_name": 0,
          "bits": [ 2625, 2623, 2620 ],
          "attributes": {
            "hdlname": "uart_drv_2 bit_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.29-15.38"
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "attributes": {
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2624, 2622, 2619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2631, 2629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2631, 2629, 2630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "uart_drv_2.bit_count_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
          }
        },
        "uart_drv_2.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "uart_drv_2 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:7.21-7.26"
          }
        },
        "uart_drv_2.ns": {
          "hide_name": 0,
          "bits": [ 2635, 2634, 2632 ],
          "attributes": {
            "hdlname": "uart_drv_2 ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.25-15.27"
          }
        },
        "uart_drv_2.ns_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 2628, 2636, 2626, 2627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2627, 2633, 2628, 2626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2637 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_2.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2639, 2640, 2627, 2626, 2628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.ps": {
          "hide_name": 0,
          "bits": [ 2627, 2626, 2628 ],
          "attributes": {
            "hdlname": "uart_drv_2 ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.21-15.23"
          }
        },
        "uart_drv_2.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_2 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:6.21-6.28"
          }
        },
        "uart_drv_2.tx_data": {
          "hide_name": 0,
          "bits": [ 1111, 1957, 1389, 1231, 1425, 1662, 1836, 1486 ],
          "attributes": {
            "hdlname": "uart_drv_2 tx_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:8.21-8.28"
          }
        },
        "uart_drv_2.tx_shadow_reg": {
          "hide_name": 0,
          "bits": [ 2657, 2656, 2655, 2654, 2653, 2652, 2651, 2650 ],
          "attributes": {
            "hdlname": "uart_drv_2 tx_shadow_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.21-14.34"
          }
        },
        "uart_drv_2.tx_start": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_2 tx_start",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:10.21-10.29"
          }
        },
        "uart_drv_2.uart_clk": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
            "hdlname": "uart_drv_2 uart_clk",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:16.21-16.29"
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2659 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2660 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2608, 2606, 2602, 2593, 2661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.uart_clk_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2658 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:35.36-35.45"
          }
        },
        "uart_drv_2.uart_tx": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
            "hdlname": "uart_drv_2 uart_tx",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:11.21-11.28"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2662 ],
          "attributes": {
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2663 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2664 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2665, 2666, 2628, 2627, 2626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2667, 2668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2671, 2672, 2674, 2673, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2670 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_2.uart_tx_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2649 ],
          "attributes": {
          }
        },
        "uart_drv_2.wait_count": {
          "hide_name": 0,
          "bits": [ 2644, 2641, 2642, 2643, 2645, 2646, 2647, 2648 ],
          "attributes": {
            "hdlname": "uart_drv_2 wait_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.50-14.60"
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2675 ],
          "attributes": {
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2683, 2682, 2681, 2680, 2679, 2678, 2677, 2676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2691, 2690, 2689, 2688, 2687, 2686, 2684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_2.wait_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2691, 2690, 2689, 2688, 2687, 2686, 2684, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:225.6-235.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_3.baud_counter": {
          "hide_name": 0,
          "bits": [ 2708, 2706, 2704, 2702, 2700, 2698, 2696, 2693 ],
          "attributes": {
            "hdlname": "uart_drv_3 baud_counter",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.36-14.48"
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2707, 2705, 2703, 2701, 2699, 2697, 2695, 2692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2716, 2715, 2714, 2713, 2712, 2711, 2709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_3.baud_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2716, 2715, 2714, 2713, 2712, 2711, 2709, 2710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:40.36-40.60|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "uart_drv_3.baud_division": {
          "hide_name": 0,
          "bits": [ 55, 55, 52, 55, 52, 52, 52, 55 ],
          "attributes": {
            "hdlname": "uart_drv_3 baud_division",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:9.21-9.34"
          }
        },
        "uart_drv_3.bit_count": {
          "hide_name": 0,
          "bits": [ 2725, 2723, 2720 ],
          "attributes": {
            "hdlname": "uart_drv_3 bit_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.29-15.38"
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2724, 2722, 2719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2731, 2729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2731, 2729, 2730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:63.32-63.53|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "uart_drv_3.bit_count_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
          }
        },
        "uart_drv_3.clock": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "uart_drv_3 clock",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:7.21-7.26"
          }
        },
        "uart_drv_3.ns": {
          "hide_name": 0,
          "bits": [ 2735, 2734, 2732 ],
          "attributes": {
            "hdlname": "uart_drv_3 ns",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.25-15.27"
          }
        },
        "uart_drv_3.ns_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 2728, 2736, 2726, 2727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.ns_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2727, 2733, 2728, 2726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2737 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_3.ns_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2739, 2740, 2727, 2726, 2728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.ps": {
          "hide_name": 0,
          "bits": [ 2727, 2726, 2728 ],
          "attributes": {
            "hdlname": "uart_drv_3 ps",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:15.21-15.23"
          }
        },
        "uart_drv_3.reset_n": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_3 reset_n",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:6.21-6.28"
          }
        },
        "uart_drv_3.tx_data": {
          "hide_name": 0,
          "bits": [ 1068, 1050, 1397, 1273, 1440, 1696, 1845, 1511 ],
          "attributes": {
            "hdlname": "uart_drv_3 tx_data",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:8.21-8.28"
          }
        },
        "uart_drv_3.tx_shadow_reg": {
          "hide_name": 0,
          "bits": [ 2757, 2756, 2755, 2754, 2753, 2752, 2751, 2750 ],
          "attributes": {
            "hdlname": "uart_drv_3 tx_shadow_reg",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.21-14.34"
          }
        },
        "uart_drv_3.tx_start": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "uart_drv_3 tx_start",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:10.21-10.29"
          }
        },
        "uart_drv_3.uart_clk": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "hdlname": "uart_drv_3 uart_clk",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:16.21-16.29"
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2694 ],
          "attributes": {
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2708, 2706, 2702, 2693, 2761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.uart_clk_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:35.36-35.45"
          }
        },
        "uart_drv_3.uart_tx": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "uart_drv_3 uart_tx",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:11.21-11.28"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2763, 2764, 2765, 2727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2768, 2769, 2725, 2723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2766, 2767, 2723, 2725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2770 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2727, 2772, 2773, 2728, 2726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_drv_3.uart_tx_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "attributes": {
          }
        },
        "uart_drv_3.wait_count": {
          "hide_name": 0,
          "bits": [ 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748 ],
          "attributes": {
            "hdlname": "uart_drv_3 wait_count",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:14.50-14.60"
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2774 ],
          "attributes": {
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2782, 2781, 2780, 2779, 2778, 2777, 2776, 2775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 55, 2790, 2789, 2788, 2787, 2786, 2785, 2783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "uart_drv_3.wait_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2790, 2789, 2788, 2787, 2786, 2785, 2783, 2784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:240.6-250.2|/home/orangepi/Documents/Senior_Project/fpga/subsystem/uart.v:71.32-71.54|/home/orangepi/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "7"
          }
        },
        "wr_data": {
          "hide_name": 0,
          "bits": [ 1909, 1908, 1907, 1906, 1905, 1609, 1730, 888 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:42.21-42.28"
          }
        },
        "write_en": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "/home/orangepi/Documents/Senior_Project/fpga/subsystem/top.v:41.21-41.29"
          }
        }
      }
    }
  }
}
