// Seed: 2073338917
module module_0 ();
  supply0 id_2 = id_1;
  tri0 id_3 = 1;
  logic [7:0] id_4;
  wire id_5 = id_4[1 : 1];
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2
);
  supply0 id_4;
  supply0 id_5;
  wire id_6;
  module_0();
  wire id_7;
  assign id_2 = id_6;
  assign id_4 = 1 == id_5;
  wire id_8;
  assign id_8 = id_5 != 1'b0;
  uwire id_9 = 1;
  wire  id_10;
endmodule
