// Seed: 193682375
module module_0 ();
  wire id_1 = id_1;
  assign module_2.id_0  = 0;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    output wire id_0,
    output supply0 id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input supply1 id_4
);
  wire [1 : id_2] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input  tri  id_1
);
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      assert (-1);
    end
  end
  module_0 modCall_1 ();
  assign id_0 = id_1;
endmodule
