$date
  Mon Jun  8 12:04:14 2015
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module mem $end
$scope module ram $end
$var reg 8 ! ma[7:0] $end
$upscope $end
$var reg 4 " dp2m[3:0] $end
$upscope $end
$var wire 1 & ce $end
$enddefinitions $end
#0
bUUUUUUUU !
1&
b1111 "
#1
0&
#2
1&
#3
b0000 "
#7
#8