# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/asus/OneDrive/Desktop/Verilog Practice/Sequential/Counters/4 Bit Asynchronous Counter/counter_4basync.v}
