logic__23: logic__14
case__18: case__5
case__3: case__3
case__2: case__2
datapath__3: datapath__2
case__4: case__4
logic__11: logic__11
reg: reg
case__1: case__1
case__19: case__4
case__8: case__8
reg__2: reg__2
logic__24: logic__11
case__5: case__5
logic__5: logic__5
case__20: case__3
reg__8: reg
case__9: case__9
datapath__2: datapath__2
case__11_green_alphabets_3__GD: case__11_green_alphabets_3__GD
case__16: case__7
case__12_yellow_alphabets_4__GD: case__12_yellow_alphabets_4__GD
case__22: case__1
au_top_0__GC0: au_top_0__GC0
case: case
case__13: case__10
logic__14: logic__14
led_strip_writer_1__1: led_strip_writer_1
reg__1: reg__1
muxpart: muxpart
datapath: datapath
reg__7: reg__1
counter: counter
reset_conditioner_2: reset_conditioner_2
logic__28: logic__1
counter__1: counter
case__17: case__6
logic__29: logic
led_strip_writer_1: led_strip_writer_1
reg__5: reg__3
case__6: case__6
reg__6: reg__2
logic__2: logic__2
logic__26: logic__5
logic__27: logic__2
case__15: case__8
reg__4: reg__4
logic__22: logic__22
case__10: case__10
datapath__1: datapath__1
datapath__4: datapath__1
logic__1: logic__1
logic: logic
logic__25: logic__6
muxpart__1: muxpart__1
reg__3: reg__3
case__23: case
case__21: case__2
case__11: case__11
logic__6: logic__6
datapath__5: datapath
case__14: case__9
case__7: case__7
case__12: case__12
