# ğŸ” ALU Verification Project

![Verification](https://img.shields.io/badge/Verification-Cocotb%20%7C%20SystemVerilog-blue)  
![HDL](https://img.shields.io/badge/HDL-Verilog-orange)  
![Simulator](https://img.shields.io/badge/Simulator-QuestaSim%20%7C%20Xcelium-green)

---

## ğŸ“‹ Table of Contents
- [ğŸ¯ Design Specifications](#-design-specifications)
- [ğŸ”§ Operations](#-operations)
- [ğŸ—ï¸ Testbench Architectures](#-testbench-architectures)
- [ğŸ§ª Test Cases](#-test-cases)
- [ğŸ› ï¸ Tools Used](#-tools-used)
- [ğŸš€ Getting Started](#-getting-started)
- [ğŸ“Š Verification Metrics](#-verification-metrics)
- [ğŸ§© Future Work](#-future-work)
- [ğŸ‘¤ Author](#-author)
- [ğŸ“„ License](#-license)

---

## ğŸ¯ Design Specifications

| Signal   | Description              | Width    |
|----------|--------------------------|----------|
| `clk`    | Input clock signal       | 1-bit    |
| `reset`  | Asynchronous reset       | 1-bit    |
| `Opcode` | Operation selector       | 2-bit    |
| `A`      | Input A (2's complement) | 4-bit    |
| `B`      | Input B (2's complement) | 4-bit    |
| `C`      | Output (2's complement)  | 5-bit    |

---

## ğŸ”§ Operations

| Opcode | Operation     | Description               |
|--------|---------------|---------------------------|
| `00`   | Add           | A + B                     |
| `01`   | Subtract      | A - B                     |
| `10`   | Bitwise NOT   | ~A                        |
| `11`   | Reduction OR  | OR all bits of B (`|B`)   |

---

## ğŸ—ï¸ Testbench Architectures

### â¤ SystemVerilog Class-Based

```mermaid
flowchart TB
    Test --> Env
    Env --> Scoreboard
    Env --> Generator --> Driver --> Interface --> DUT
    DUT --> Interface --> Monitor --> Scoreboard
```

### â¤ Cocotb (Python-Based)

```mermaid
flowchart LR
    Python[Test Generator (Python)] --> GPI
    GPI --> Simulator[Verilog DUT]
    Simulator --> GPI
    GPI --> Python[Self-Checking and Reporting]
```

- Uses Python test routines to drive and monitor the Verilog DUT
- Supports asynchronous reset checks, boundary values, and functional scenarios
- Generates logs and reports for result tracking

---

## ğŸ§ª Test Cases

### ğŸ” Reset Tests
- âœ… Assert reset and confirm output `C = 0`
- âœ… Release reset and confirm normal functionality resumes

### â• Arithmetic Tests

| Test Case            | A   | B   | Opcode | Expected Result |
|----------------------|-----|-----|--------|-----------------|
| MAXNEG + MAXNEG      | -8  | -8  | 00     | -16 (overflow)  |
| MAXPOS + MAXNEG      | +7  | -8  | 00     | -1              |
| Zero Subtraction     |  0  |  0  | 01     | 0               |

### ğŸ§  Logical Tests
- âœ… Bitwise NOT with boundary values (`-8`, `+7`, `0`)
- âœ… Reduction OR with all-zeros and various non-zero patterns

---

## ğŸ› ï¸ Tools Used

- **Simulators:**  
  - QuestaSim  
  - Xcelium  

- **Verification Frameworks:**  
  - Cocotb (Python-based co-simulation)  
  - SystemVerilog (UVM-like methodology)

- **Development Environments:**  
  - VS Code  
  - EDA Playground  

---

## ğŸš€ Getting Started

### â–¶ï¸ Cocotb Flow

```bash
# Install Cocotb
pip install cocotb

# Run Cocotb tests using Makefile
make SIM=questa
```

### â–¶ï¸ SystemVerilog Flow

```bash
# Compile and simulate using QuestaSim
vsim -do "run -all" tb_alu
```

---

## ğŸ“Š Verification Metrics

- âœ… Error Counter: `0`  
- âœ… Correct Operations Counter: All Passed  
- âœ… Boundary Coverage: **100% Achieved**
- âœ… Code Coverage: **100% Achieved**

---

## ğŸ§© Future Work

- ğŸ” **Add functional coverage** to quantify verification completeness across opcode/input combinations  
- âœ… **Integrate SystemVerilog assertions** to enforce protocol correctness and catch corner-case bugs early  
- ğŸ“ˆ Improve scoreboard tracking and automation of pass/fail reporting

---

## ğŸ‘¤ Author

**Khaled Ahmed Hamed**  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/eng-khaled-ahmed-hamed)  
- ğŸ“§ khalid1422003123@gmail.com  

---

## ğŸ“„ License

This project is licensed under ADI Summer Internship
