<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3798" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3798{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3798{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3798{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3798{left:69px;bottom:774px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t5_3798{left:69px;bottom:758px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t6_3798{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t7_3798{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t8_3798{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3798{left:69px;bottom:280px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#ta_3798{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3798{left:69px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_3798{left:69px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3798{left:69px;bottom:172px;letter-spacing:-0.11px;}
#te_3798{left:154px;bottom:172px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tf_3798{left:69px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3798{left:69px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3798{left:75px;bottom:1039px;letter-spacing:-0.15px;}
#ti_3798{left:281px;bottom:1039px;}
#tj_3798{left:338px;bottom:1039px;letter-spacing:-0.11px;}
#tk_3798{left:338px;bottom:1022px;letter-spacing:-0.12px;}
#tl_3798{left:75px;bottom:998px;letter-spacing:-0.16px;}
#tm_3798{left:281px;bottom:998px;}
#tn_3798{left:338px;bottom:998px;letter-spacing:-0.11px;}
#to_3798{left:338px;bottom:981px;letter-spacing:-0.12px;}
#tp_3798{left:75px;bottom:956px;letter-spacing:-0.15px;}
#tq_3798{left:281px;bottom:956px;}
#tr_3798{left:338px;bottom:956px;letter-spacing:-0.12px;}
#ts_3798{left:75px;bottom:932px;letter-spacing:-0.15px;}
#tt_3798{left:281px;bottom:932px;letter-spacing:-0.12px;}
#tu_3798{left:338px;bottom:932px;letter-spacing:-0.11px;}
#tv_3798{left:75px;bottom:907px;letter-spacing:-0.15px;}
#tw_3798{left:281px;bottom:907px;letter-spacing:-0.12px;}
#tx_3798{left:338px;bottom:907px;letter-spacing:-0.11px;}
#ty_3798{left:75px;bottom:883px;letter-spacing:-0.15px;}
#tz_3798{left:281px;bottom:883px;letter-spacing:-0.12px;}
#t10_3798{left:338px;bottom:883px;letter-spacing:-0.12px;}
#t11_3798{left:75px;bottom:859px;letter-spacing:-0.15px;}
#t12_3798{left:281px;bottom:859px;letter-spacing:-0.12px;}
#t13_3798{left:338px;bottom:859px;letter-spacing:-0.12px;}
#t14_3798{left:75px;bottom:834px;letter-spacing:-0.15px;}
#t15_3798{left:281px;bottom:834px;letter-spacing:-0.17px;}
#t16_3798{left:338px;bottom:834px;letter-spacing:-0.11px;}
#t17_3798{left:75px;bottom:810px;letter-spacing:-0.16px;}
#t18_3798{left:281px;bottom:810px;letter-spacing:-0.12px;}
#t19_3798{left:338px;bottom:810px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_3798{left:204px;bottom:663px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_3798{left:299px;bottom:663px;letter-spacing:0.14px;}
#t1c_3798{left:75px;bottom:640px;letter-spacing:-0.15px;}
#t1d_3798{left:159px;bottom:640px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t1e_3798{left:316px;bottom:640px;letter-spacing:-0.12px;}
#t1f_3798{left:374px;bottom:640px;letter-spacing:-0.12px;}
#t1g_3798{left:75px;bottom:616px;letter-spacing:-0.13px;}
#t1h_3798{left:75px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3798{left:159px;bottom:616px;letter-spacing:-0.14px;}
#t1j_3798{left:316px;bottom:616px;letter-spacing:-0.16px;}
#t1k_3798{left:374px;bottom:616px;letter-spacing:-0.13px;}
#t1l_3798{left:159px;bottom:591px;letter-spacing:-0.14px;}
#t1m_3798{left:159px;bottom:574px;letter-spacing:-0.16px;}
#t1n_3798{left:316px;bottom:591px;letter-spacing:-0.16px;}
#t1o_3798{left:374px;bottom:591px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1p_3798{left:374px;bottom:574px;letter-spacing:-0.12px;}
#t1q_3798{left:159px;bottom:550px;letter-spacing:-0.14px;}
#t1r_3798{left:159px;bottom:533px;letter-spacing:-0.16px;}
#t1s_3798{left:316px;bottom:550px;letter-spacing:-0.14px;}
#t1t_3798{left:374px;bottom:550px;letter-spacing:-0.11px;}
#t1u_3798{left:159px;bottom:509px;letter-spacing:-0.13px;}
#t1v_3798{left:316px;bottom:509px;letter-spacing:-0.12px;}
#t1w_3798{left:374px;bottom:509px;letter-spacing:-0.14px;}
#t1x_3798{left:159px;bottom:484px;letter-spacing:-0.16px;}
#t1y_3798{left:159px;bottom:467px;letter-spacing:-0.19px;}
#t1z_3798{left:316px;bottom:484px;letter-spacing:-0.16px;}
#t20_3798{left:374px;bottom:484px;letter-spacing:-0.12px;}
#t21_3798{left:374px;bottom:467px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_3798{left:159px;bottom:443px;letter-spacing:-0.15px;}
#t23_3798{left:316px;bottom:443px;letter-spacing:-0.17px;}
#t24_3798{left:374px;bottom:443px;letter-spacing:-0.12px;}
#t25_3798{left:75px;bottom:419px;letter-spacing:-0.12px;}
#t26_3798{left:75px;bottom:402px;letter-spacing:-0.13px;}
#t27_3798{left:126px;bottom:408px;}
#t28_3798{left:70px;bottom:341px;letter-spacing:-0.14px;}
#t29_3798{left:69px;bottom:322px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t2a_3798{left:159px;bottom:419px;letter-spacing:-0.16px;}
#t2b_3798{left:316px;bottom:419px;letter-spacing:-0.12px;}
#t2c_3798{left:374px;bottom:419px;letter-spacing:-0.12px;}
#t2d_3798{left:374px;bottom:402px;letter-spacing:-0.11px;}
#t2e_3798{left:374px;bottom:385px;letter-spacing:-0.11px;}
#t2f_3798{left:374px;bottom:368px;letter-spacing:-0.14px;}
#t2g_3798{left:205px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2h_3798{left:300px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t2i_3798{left:75px;bottom:1063px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t2j_3798{left:281px;bottom:1063px;letter-spacing:-0.12px;}
#t2k_3798{left:338px;bottom:1063px;letter-spacing:-0.12px;}

.s1_3798{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3798{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3798{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3798{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3798{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3798{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3798{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3798{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3798{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3798" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3798Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3798" style="-webkit-user-select: none;"><object width="935" height="1210" data="3798/3798.svg" type="image/svg+xml" id="pdf3798" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3798" class="t s1_3798">20-90 </span><span id="t2_3798" class="t s1_3798">Vol. 3B </span>
<span id="t3_3798" class="t s2_3798">PERFORMANCE MONITORING </span>
<span id="t4_3798" class="t s3_3798">To properly program this extra register, software must set at least one request type bit (Table 20-63) and a valid </span>
<span id="t5_3798" class="t s3_3798">response type pattern (either Table 20-64 or Table 20-70). Otherwise, the event count reported will be zero. It is </span>
<span id="t6_3798" class="t s3_3798">permissible and useful to set multiple request and response type bits in order to obtain various classes of off-core </span>
<span id="t7_3798" class="t s3_3798">response events. Although MSR_OFFCORE_RSPx allow an agent software to program numerous combinations that </span>
<span id="t8_3798" class="t s3_3798">meet the above guideline, not all combinations produce meaningful data. </span>
<span id="t9_3798" class="t s3_3798">To specify a complete offcore response filter, software must properly program bits in the request and response type </span>
<span id="ta_3798" class="t s3_3798">fields. A valid request type must have at least one bit set in the non-reserved bits of 15:0. A valid response type </span>
<span id="tb_3798" class="t s3_3798">must be a non-zero value of the following expression: </span>
<span id="tc_3798" class="t s3_3798">Any_Response Bit | L2 Hit | ‘OR’ of Snoop Info Bits | Outstanding Bit </span>
<span id="td_3798" class="t s4_3798">20.5.3.3 </span><span id="te_3798" class="t s4_3798">Average Offcore Request Latency Measurement </span>
<span id="tf_3798" class="t s3_3798">In Goldmont microarchitecture, measurement of average latency of offcore transaction requests is the same as </span>
<span id="tg_3798" class="t s3_3798">described in Section 20.5.2.3. </span>
<span id="th_3798" class="t s5_3798">PARTIAL_READS </span><span id="ti_3798" class="t s5_3798">7 </span><span id="tj_3798" class="t s5_3798">Counts demand data partial reads, including data in uncacheable (UC) or uncacheable </span>
<span id="tk_3798" class="t s5_3798">(WC) write combining memory types. </span>
<span id="tl_3798" class="t s5_3798">PARTIAL_WRITES </span><span id="tm_3798" class="t s5_3798">8 </span><span id="tn_3798" class="t s5_3798">Counts partial writes, including uncacheable (UC), write through (WT) and write </span>
<span id="to_3798" class="t s5_3798">protected (WP) memory type writes. </span>
<span id="tp_3798" class="t s5_3798">UC_CODE_READS </span><span id="tq_3798" class="t s5_3798">9 </span><span id="tr_3798" class="t s5_3798">Counts code reads in uncacheable (UC) memory region. </span>
<span id="ts_3798" class="t s5_3798">BUS_LOCKS </span><span id="tt_3798" class="t s5_3798">10 </span><span id="tu_3798" class="t s5_3798">Counts bus lock and split lock requests. </span>
<span id="tv_3798" class="t s5_3798">FULL_STREAMING_STORES </span><span id="tw_3798" class="t s5_3798">11 </span><span id="tx_3798" class="t s5_3798">Counts full cacheline writes due to streaming stores. </span>
<span id="ty_3798" class="t s5_3798">SW_PREFETCH </span><span id="tz_3798" class="t s5_3798">12 </span><span id="t10_3798" class="t s5_3798">Counts cacheline requests due to software prefetch instructions. </span>
<span id="t11_3798" class="t s5_3798">PF_L1_DATA_RD </span><span id="t12_3798" class="t s5_3798">13 </span><span id="t13_3798" class="t s5_3798">Counts data cacheline reads generated by hardware L1 data cache prefetcher. </span>
<span id="t14_3798" class="t s5_3798">PARTIAL_STREAMING_STORES </span><span id="t15_3798" class="t s5_3798">14 </span><span id="t16_3798" class="t s5_3798">Counts partial cacheline writes due to streaming stores. </span>
<span id="t17_3798" class="t s5_3798">ANY_REQUEST </span><span id="t18_3798" class="t s5_3798">15 </span><span id="t19_3798" class="t s5_3798">Counts requests to the uncore subsystem. </span>
<span id="t1a_3798" class="t s6_3798">Table 20-70. </span><span id="t1b_3798" class="t s6_3798">MSR_OFFCORE_RSPx For L2 Miss and Outstanding Requests </span>
<span id="t1c_3798" class="t s7_3798">Subtype </span><span id="t1d_3798" class="t s7_3798">Bit Name </span><span id="t1e_3798" class="t s7_3798">Offset </span><span id="t1f_3798" class="t s7_3798">Description </span>
<span id="t1g_3798" class="t s5_3798">L2_MISS </span>
<span id="t1h_3798" class="t s5_3798">(Snoop Info) </span>
<span id="t1i_3798" class="t s5_3798">Reserved </span><span id="t1j_3798" class="t s5_3798">32:31 </span><span id="t1k_3798" class="t s5_3798">Reserved </span>
<span id="t1l_3798" class="t s5_3798">L2_MISS.SNOOP_MISS_O </span>
<span id="t1m_3798" class="t s5_3798">R_NO_SNOOP_NEEDED </span>
<span id="t1n_3798" class="t s5_3798">33 </span><span id="t1o_3798" class="t s5_3798">A true miss to this module, for which a snoop request missed the other module or </span>
<span id="t1p_3798" class="t s5_3798">no snoop was performed/needed. </span>
<span id="t1q_3798" class="t s5_3798">L2_MISS.HIT_OTHER_CO </span>
<span id="t1r_3798" class="t s5_3798">RE_NO_FWD </span>
<span id="t1s_3798" class="t s5_3798">34 </span><span id="t1t_3798" class="t s5_3798">A snoop hit in the other processor module, but no data forwarding is required. </span>
<span id="t1u_3798" class="t s5_3798">Reserved </span><span id="t1v_3798" class="t s5_3798">35 </span><span id="t1w_3798" class="t s5_3798">Reserved </span>
<span id="t1x_3798" class="t s5_3798">L2_MISS.HITM_OTHER_C </span>
<span id="t1y_3798" class="t s5_3798">ORE </span>
<span id="t1z_3798" class="t s5_3798">36 </span><span id="t20_3798" class="t s5_3798">Counts the number of snoops hit in the other module or other core's L1 where </span>
<span id="t21_3798" class="t s5_3798">modified copies were found. </span>
<span id="t22_3798" class="t s5_3798">L2_MISS.NON_DRAM </span><span id="t23_3798" class="t s5_3798">37 </span><span id="t24_3798" class="t s5_3798">Target was a non-DRAM system address. This includes MMIO transactions. </span>
<span id="t25_3798" class="t s5_3798">Outstanding </span>
<span id="t26_3798" class="t s5_3798">requests </span>
<span id="t27_3798" class="t s8_3798">1 </span>
<span id="t28_3798" class="t s9_3798">NOTES: </span>
<span id="t29_3798" class="t s5_3798">1. See Section 20.5.2.3, “Average Offcore Request Latency Measurement,” for details on how to use this bit to extract average latency. </span>
<span id="t2a_3798" class="t s5_3798">OUTSTANDING </span><span id="t2b_3798" class="t s5_3798">38 </span><span id="t2c_3798" class="t s5_3798">Counts weighted cycles of outstanding offcore requests of the request type </span>
<span id="t2d_3798" class="t s5_3798">specified in bits 15:0, from the time the XQ receives the request and any </span>
<span id="t2e_3798" class="t s5_3798">response is received. Bits 37:16 must be set to 0. This bit is only available in </span>
<span id="t2f_3798" class="t s5_3798">MSR_OFFCORE_RESP0. </span>
<span id="t2g_3798" class="t s6_3798">Table 20-69. </span><span id="t2h_3798" class="t s6_3798">MSR_OFFCORE_RSPx Request_Type Field Definition (Contd.) </span>
<span id="t2i_3798" class="t s7_3798">Bit Name </span><span id="t2j_3798" class="t s7_3798">Offset </span><span id="t2k_3798" class="t s7_3798">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
