
---------- Begin Simulation Statistics ----------
final_tick                                23383886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53184                       # Simulator instruction rate (inst/s)
host_mem_usage                                 950372                       # Number of bytes of host memory used
host_op_rate                                   106232                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   564.08                       # Real time elapsed on the host
host_tick_rate                               41454894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023384                       # Number of seconds simulated
sim_ticks                                 23383886000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32598026                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19631974                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.558926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.558926                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1838520                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   908545                       # number of floating regfile writes
system.cpu.idleCycles                         2530284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               710544                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7170456                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.555799                       # Inst execution rate
system.cpu.iew.exec_refs                     15268389                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5640562                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2850374                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10471368                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1336                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             49534                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6253324                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            79481555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9627827                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1079275                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              72761273                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17327                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1088276                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 621210                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1110549                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6141                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       520241                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         190303                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  81297695                       # num instructions consuming a value
system.cpu.iew.wb_count                      72134654                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625037                       # average fanout of values written-back
system.cpu.iew.wb_producers                  50814047                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.542401                       # insts written-back per cycle
system.cpu.iew.wb_sent                       72427075                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                109199184                       # number of integer regfile reads
system.cpu.int_regfile_writes                57899483                       # number of integer regfile writes
system.cpu.ipc                               0.641467                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.641467                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1214327      1.64%      1.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              56171910     76.07%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               121991      0.17%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 83280      0.11%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               54760      0.07%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                21951      0.03%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               258667      0.35%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               103678      0.14%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              176481      0.24%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              15280      0.02%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             112      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             55      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9483714     12.84%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5137023      6.96%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          369315      0.50%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         627828      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               73840548                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1763493                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3439835                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1572031                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2591415                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1176703                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015936                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  977762     83.09%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  21008      1.79%     84.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    418      0.04%     84.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   916      0.08%     84.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  404      0.03%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  56805      4.83%     89.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43741      3.72%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             36179      3.07%     96.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            39465      3.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               72039431                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          189776447                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     70562623                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          96454241                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   79468175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  73840548                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               13380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19558270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            120994                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10203                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     23388693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      44237489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.669185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.292400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24524864     55.44%     55.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3130095      7.08%     62.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3355341      7.58%     70.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3209304      7.25%     77.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2982596      6.74%     84.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2479038      5.60%     89.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2524438      5.71%     95.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1354847      3.06%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              676966      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44237489                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.578877                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            336149                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           580937                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10471368                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6253324                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                30663267                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         46767773                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          329723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1068087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2137301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1490                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9308518                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6587854                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            711678                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4136989                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3588261                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.736054                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  786586                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5813                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          460910                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             200265                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           260645                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        85037                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        19247371                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            606677                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     41423885                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.446587                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.413657                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25355096     61.21%     61.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3811012      9.20%     70.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2541929      6.14%     76.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3673251      8.87%     85.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1153481      2.78%     88.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          688868      1.66%     89.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          625942      1.51%     91.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          399725      0.96%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3174581      7.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     41423885                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3174581                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13012892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13012892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13044422                       # number of overall hits
system.cpu.dcache.overall_hits::total        13044422                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       409918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         409918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       411494                       # number of overall misses
system.cpu.dcache.overall_misses::total        411494                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15111853489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15111853489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15111853489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15111853489                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13422810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13422810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13455916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13455916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36865.552352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36865.552352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36724.359259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36724.359259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       153702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3639                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.237428                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140644                       # number of writebacks
system.cpu.dcache.writebacks::total            140644                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       173754                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       173754                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       173754                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       173754                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       236164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       236164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       237048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       237048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8042908490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8042908490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8069257490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8069257490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017617                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34056.454371                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34056.454371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34040.605658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34040.605658                       # average overall mshr miss latency
system.cpu.dcache.replacements                 236468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8356220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8356220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       333479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        333479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10894041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10894041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8689699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8689699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32667.848650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32667.848650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       173219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       173219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       160260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       160260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3918008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3918008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24447.825409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24447.825409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4656672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4656672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4217811989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4217811989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55178.796020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55178.796020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4124899990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4124899990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54343.644472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54343.644472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        31530                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         31530                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1576                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1576                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        33106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        33106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047605                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047605                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          884                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          884                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     26349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     26349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29806.561086                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29806.561086                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.303319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13281488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            236980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.044763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.303319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27148812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27148812                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20953666                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9739830                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12182107                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                740676                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 621210                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3513064                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                108925                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               84937455                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                532132                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9631839                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5645024                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         73177                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16506                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           22429734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       44661899                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9308518                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4575112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      21061036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1455576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        156                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1902                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         16398                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          449                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6783691                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                381412                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           44237489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.012179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.221211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30214232     68.30%     68.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   728931      1.65%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   793885      1.79%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   697576      1.58%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   987866      2.23%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1011226      2.29%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   959843      2.17%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   913757      2.07%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7930173     17.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             44237489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199037                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.954972                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5880337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5880337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5880337                       # number of overall hits
system.cpu.icache.overall_hits::total         5880337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       903350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         903350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       903350                       # number of overall misses
system.cpu.icache.overall_misses::total        903350                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12630653985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12630653985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12630653985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12630653985                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6783687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6783687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6783687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6783687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13982.015813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13982.015813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13982.015813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13982.015813                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7809                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               306                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.519608                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       831600                       # number of writebacks
system.cpu.icache.writebacks::total            831600                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        71167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        71167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        71167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        71167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       832183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       832183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       832183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       832183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11149380490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11149380490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11149380490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11149380490                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13397.750843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13397.750843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13397.750843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13397.750843                       # average overall mshr miss latency
system.cpu.icache.replacements                 831600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5880337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5880337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       903350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        903350                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12630653985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12630653985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6783687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6783687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13982.015813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13982.015813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        71167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        71167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       832183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       832183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11149380490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11149380490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13397.750843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13397.750843                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.786593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6712520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            832183                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.066159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.786593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14399557                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14399557                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6786356                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         80841                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      888541                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2603491                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6758                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6141                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1524396                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12921                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  23383886000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 621210                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21455475                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4699832                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3570                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12348452                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5108950                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               83038550                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43191                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 358272                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  57940                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4568892                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             360                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            90857662                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   205576998                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                128053852                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2278937                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25336264                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      86                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  70                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2506046                       # count of insts added to the skid buffer
system.cpu.rob.reads                        117292082                       # The number of ROB reads
system.cpu.rob.writes                       161173968                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               815886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               156724                       # number of demand (read+write) hits
system.l2.demand_hits::total                   972610                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              815886                       # number of overall hits
system.l2.overall_hits::.cpu.data              156724                       # number of overall hits
system.l2.overall_hits::total                  972610                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80256                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96428                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16172                       # number of overall misses
system.l2.overall_misses::.cpu.data             80256                       # number of overall misses
system.l2.overall_misses::total                 96428                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1258327500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6037966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7296293500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1258327500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6037966000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7296293500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           832058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           236980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1069038                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          832058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          236980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1069038                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.019436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.338661                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090201                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.019436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.338661                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090201                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77809.021766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75233.826754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75665.714315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77809.021766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75233.826754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75665.714315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53817                       # number of writebacks
system.l2.writebacks::total                     53817                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96415                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96415                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1092585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5219689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6312274000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1092585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5219689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6312274000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.019421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.338661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.019421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.338661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090189                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67614.641995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65037.990929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65469.833532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67614.641995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65037.990929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65469.833532                       # average overall mshr miss latency
system.l2.replacements                          89612                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140644                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140644                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       830815                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           830815                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       830815                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       830815                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.014286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.014286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.014286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             24714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3743920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3743920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.674670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73049.246859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73049.246859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3220858250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3220858250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.674670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.674670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62843.562202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62843.562202                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         815886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             815886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1258327500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1258327500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       832058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         832058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.019436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77809.021766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77809.021766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1092585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1092585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.019421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67614.641995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67614.641995                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        132010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            132010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2294046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2294046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       161014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        161014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79094.124948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79094.124948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1998830750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1998830750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68915.692663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68915.692663                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8126.875447                       # Cycle average of tags in use
system.l2.tags.total_refs                     2135755                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97804                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.837093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     216.910107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2404.882771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5505.082569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.293565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.672007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1048                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17184524                       # Number of tag accesses
system.l2.tags.data_accesses                 17184524                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471368750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53817                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96415                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53817                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.843556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.867368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.772188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3226     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2201     68.18%     68.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.12%     69.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              885     27.42%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      2.88%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.37%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6170560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3444288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    263.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23383183500                       # Total gap between requests
system.mem_ctrls.avgGap                     155647.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1034176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5132992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3442304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44226011.023146450520                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 219509794.052194744349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 147208381.019305348396                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16159                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80256                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53817                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    559309250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2571712750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 553987219500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34612.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32043.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10293907.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1034176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5136384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6170560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1034176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1034176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3444288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3444288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16159                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53817                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53817                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     44226011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    219654851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        263880862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     44226011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     44226011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    147293226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       147293226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    147293226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     44226011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    219654851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       411174088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96362                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53786                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3522                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1324234500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             481810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3131022000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13742.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32492.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66027                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31711                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        52409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.354157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.216912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.405658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26815     51.16%     51.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14757     28.16%     79.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4611      8.80%     88.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1842      3.51%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1048      2.00%     93.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          581      1.11%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          408      0.78%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          303      0.58%     96.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2044      3.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        52409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6167168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3442304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              263.735805                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              147.208381                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       193079880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       102620595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      351487920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142156260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1845763920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8148652170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2117389440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   12901150185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   551.711131                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5423826750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    780780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17179279250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       181127520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        96271560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      336536760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138606660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1845763920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7976621040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2262257760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   12837185220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   548.975701                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5796139750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    780780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16806966250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45163                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53817                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34399                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51252                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       281047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       281047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 281047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9614848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9614848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9614848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96416                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99975000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120518750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            993197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       194461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       831600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75966                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        832183                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       161014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2495841                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       710568                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3206409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    106474112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24167936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              130642048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89737                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3452288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1158845                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1153479     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5366      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1158845                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23383886000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2040894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1248527493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         355708592                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
