X86_64 WW+WW+WW+RR+mfence+po+po+mfence
"MFencedWW Coe PodWW Coe PodWW Rfe MFencedRR Fre"
Cycle=Rfe MFencedRR Fre MFencedWW Coe PodWW Coe PodWW
Relax=
Safe=Rfe Fre Coe PodWW MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:a=W,3:a=F,3:x=T
Com=Co Co Rf Fr
Orig=MFencedWW Coe PodWW Coe PodWW Rfe MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rbx; uint64_t 3:rax;

}
 P0          | P1          | P2          | P3            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z) | movq (a),%rax ;
 mfence      | movq $1,(z) | movq $1,(a) | mfence        ;
 movq $1,(y) |             |             | movq (x),%rbx ;
exists (y=2 /\ z=2 /\ 3:rax=1 /\ 3:rbx=0)
