/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [27:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = !(celloutsig_0_6z ? celloutsig_0_18z : celloutsig_0_4z[6]);
  assign celloutsig_0_21z = ~(celloutsig_0_13z[4] | celloutsig_0_16z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_6z | celloutsig_0_0z) & celloutsig_0_10z);
  assign celloutsig_0_27z = ~((celloutsig_0_17z | celloutsig_0_18z) & celloutsig_0_10z);
  assign celloutsig_0_0z = ~(in_data[93] ^ in_data[76]);
  assign celloutsig_1_19z = ~(celloutsig_1_8z[12] ^ celloutsig_1_8z[10]);
  assign celloutsig_0_2z = in_data[28:21] + { in_data[20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  reg [7:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 8'h00;
    else _10_ <= { celloutsig_0_3z[7:2], celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[7:3], _00_, _01_[1:0] } = _10_;
  assign celloutsig_0_32z = celloutsig_0_23z[26:2] == { _01_[7], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_42z = { celloutsig_0_24z[5:4], celloutsig_0_37z, celloutsig_0_0z } == { celloutsig_0_2z[4:2], celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_3z[13:9], celloutsig_0_4z } == { in_data[35:18], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z[7], celloutsig_0_6z, celloutsig_0_8z } == { in_data[46:45], celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_3z[10:9], celloutsig_0_6z, celloutsig_0_4z } == { celloutsig_0_4z[13:1], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_10z = { _01_[7:3], _00_, _01_[1] } === celloutsig_0_4z[13:7];
  assign celloutsig_0_19z = _01_[6:4] === celloutsig_0_13z[5:3];
  assign celloutsig_0_37z = { celloutsig_0_4z[11:2], celloutsig_0_18z } > { celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_27z };
  assign celloutsig_0_41z = { celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z } <= { celloutsig_0_23z[26:24], celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[187:174] <= { in_data[152:150], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[143:142], celloutsig_1_1z } <= { in_data[186], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_3z[12:7] <= celloutsig_0_3z[9:4];
  assign celloutsig_0_1z = in_data[30:28] <= in_data[55:53];
  assign celloutsig_0_16z = celloutsig_0_2z[6:1] <= { celloutsig_0_13z[5:2], celloutsig_0_13z[4], celloutsig_0_13z[2] };
  assign celloutsig_0_11z = celloutsig_0_2z[6:4] || celloutsig_0_4z[2:0];
  assign celloutsig_0_30z = { celloutsig_0_24z[1:0], celloutsig_0_9z } || { _01_[3], _00_, _01_[1] };
  assign celloutsig_0_3z = in_data[36:22] % { 1'h1, in_data[43:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_0z ? { in_data[72:46], celloutsig_0_8z } : { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_17z, _01_[7:3], _00_, _01_[1:0], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_0z = ~ in_data[108:100];
  assign celloutsig_1_8z = ~ { in_data[184:172], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_15z = | in_data[9:6];
  assign celloutsig_1_18z = celloutsig_1_6z[1] & celloutsig_1_2z;
  assign celloutsig_1_1z = ~^ { in_data[164:133], celloutsig_1_0z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_3z[13:8], celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_13z[3:2], celloutsig_0_13z[4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[13:0] << { celloutsig_0_3z[12:0], celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_4z[11:7] << { celloutsig_0_3z[8:5], celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_0z[8:4] ^ { celloutsig_1_0z[3:0], celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_13z[2], celloutsig_0_13z[4], celloutsig_0_13z[2], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_21z } ^ { celloutsig_0_3z[7:2], celloutsig_0_8z };
  assign { celloutsig_0_13z[3], celloutsig_0_13z[5], celloutsig_0_13z[2], celloutsig_0_13z[4], celloutsig_0_13z[6] } = ~ { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, in_data[82] };
  assign _01_[2] = _00_;
  assign celloutsig_0_13z[1:0] = { celloutsig_0_13z[4], celloutsig_0_13z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
