#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:27:26 MDT 2013
# Start of session at: Sun Dec 22 14:26:03 2013
# Process ID: 5920
# Log file: C:/vivado/oled_project/oled_project.runs/impl_1/main.rdi
# Journal file: C:/vivado/oled_project/oled_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from 'C:/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest 'C:/Users/dgronlund/AppData/Roaming/Xilinx/Vivado/tclapp/manifest.tcl'
source main.tcl -notrace
Command: read_checkpoint C:/vivado/oled_project/oled_project.runs/impl_1/main.dcp
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from C:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [C:/vivado/oled_project/oled_project.runs/impl_1/.Xil/Vivado-5920-HighlandersPC/dcp/main_early.xdc]
WARNING: [Vivado 12-584] No ports matched 'MIO[49]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'MIO[49]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'MIO[49]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'MIO[49]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'MIO[49]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'MIO[48]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'MIO[48]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'MIO[48]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'MIO[48]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'MIO[48]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'DDR_WEB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'DDR_WEB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'DDR_WEB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'DDR_WEB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'DDR_RAS_n'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'DDR_RAS_n'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'DDR_RAS_n'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'DDR_RAS_n'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'DDR_ODT'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'DDR_ODT'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'DDR_ODT'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'DDR_ODT'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'DDR_DRSTB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'DDR_DRSTB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'DDR_DRSTB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'DDR_DRSTB'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[1]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQS_n[0]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[9]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[9]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[9]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[9]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[8]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[8]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[8]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[8]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[7]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[7]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[7]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[7]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[6]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[6]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[6]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[6]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[5]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[5]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[5]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[5]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[4]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[4]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[4]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[4]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[3]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[31]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[31]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[31]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[31]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[30]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[30]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[30]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[30]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[2]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[29]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'DDR_DQ[29]'. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:130]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/../../vivado/oled_project/oled_project.srcs/sources_1/bd/zynq_1/ip/zynq_1_processing_system7_1_0/zynq_1_processing_system7_1_0.xdc:130]
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing XDC File [C:/vivado/oled_project/oled_project.runs/impl_1/.Xil/Vivado-5920-HighlandersPC/dcp/main_early.xdc]
Parsing XDC File [C:/vivado/oled_project/oled_project.runs/impl_1/.Xil/Vivado-5920-HighlandersPC/dcp/main.xdc]
Finished Parsing XDC File [C:/vivado/oled_project/oled_project.runs/impl_1/.Xil/Vivado-5920-HighlandersPC/dcp/main.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 682.984 ; gain = 0.508
Restoring placement.
Restored 7 out of 7 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5eeabc89
read_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 683.121 ; gain = 544.816
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 686.031 ; gain = 2.641

Starting Logic Optimization Task
Logic Optimization | Checksum: 9ed7acf8
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10979fee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 691.480 ; gain = 5.449

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 8c505ade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 691.480 ; gain = 5.449

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 384 unconnected nets.
INFO: [Opt 31-11] Eliminated 292 unconnected cells.
Phase 3 Sweep | Checksum: 0c3d9dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.881 . Memory (MB): peak = 691.480 ; gain = 5.449
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 0c3d9dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.996 . Memory (MB): peak = 692.082 ; gain = 6.051

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 0c3d9dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 692.203 ; gain = 0.121
20 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 693.820 ; gain = 0.703
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 1750b444e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 1750b444e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 1750b444e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 1750b444e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 1ac5c93f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 697.352 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 1ac5c93f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 697.668 ; gain = 0.316

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1ac5c93f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 697.668 ; gain = 0.316

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac5c93f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.727 . Memory (MB): peak = 704.246 ; gain = 6.895

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 1346e6ea9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.617 ; gain = 10.266
Phase 1.9.1 Place Init Design | Checksum: 1631664ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.703 ; gain = 10.352
Phase 1.9 Build Placer Netlist Model | Checksum: 1631664ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.703 ; gain = 10.352

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 1631664ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.703 ; gain = 10.352
Phase 1.10 Constrain Clocks/Macros | Checksum: 1631664ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.703 ; gain = 10.352
Phase 1 Placer Initialization | Checksum: 1631664ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 707.703 ; gain = 10.352

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17fd81c1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 715.352 ; gain = 18.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17fd81c1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 715.352 ; gain = 18.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159ee0de0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 723.133 ; gain = 25.781

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f2310e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 723.141 ; gain = 25.789

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 199a6f937

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 723.355 ; gain = 26.004

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d30a2aa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.156 ; gain = 27.805

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d30a2aa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.172 ; gain = 27.820
Phase 3 Detail Placement | Checksum: 1d30a2aa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.172 ; gain = 27.820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 23a26cd5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23a26cd5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078

Phase 4.3 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=4.514  | TNS=0.000  |

Phase 4.3 Placer Reporting | Checksum: 187918561

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16c514a05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c514a05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078
Ending Placer Task | Checksum: 1ce498b63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 725.430 ; gain = 28.078
28 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 725.430 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 1 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 725.430 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 725.430 ; gain = 0.000
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 865.871 ; gain = 140.441
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 865.871 ; gain = 140.441

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3a3a372a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 865.871 ; gain = 140.441
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.10 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.25 %

Phase 2.2 Restore Routing
INFO: [Route 35-249] Design has 1346 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.2 Restore Routing | Checksum: 3a3a372a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 870.707 ; gain = 145.277

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: f81447ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f81447ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f81447ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f81447ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 2.5 Update Timing | Checksum: f81447ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.48   | TNS=0      | WHS=-0.15  | THS=-20.1  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f81447ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 2 Router Initialization | Checksum: f81447ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 47ab50a0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 75
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c32fa5ad

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c32fa5ad

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.88   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: b8e56041

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 4.1 Global Iteration 0 | Checksum: b8e56041

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Wires with overlaps = 1
 Number of Wires with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 71dc602d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 71dc602d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.88   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 71dc602d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 4.2 Global Iteration 1 | Checksum: 71dc602d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 4 Rip-up And Reroute | Checksum: 71dc602d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=4      | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=4      | TNS=0      | WHS=0.081  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645
Phase 6 Post Hold Fix | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.138552 %
  Global Horizontal Wire Utilization  = 0.239858 %
  Total Num Pips                      = 17453
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 71dc602d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: d77698a4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 888.074 ; gain = 162.645

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.999  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 888.074 ; gain = 162.645

Routing Is Done.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/vivado/oled_project/oled_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 22 14:26:47 2013. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2013.2/doc/webtalk_introduction.html.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 888.074 ; gain = 162.645
51 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 888.074 ; gain = 162.645
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/vivado/oled_project/oled_project.runs/impl_1/main_drc_routed.rpt.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock cpu/zynq_1_i/processing_system7_1/inst/DDR_CKE . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock cpu/zynq_1_i/processing_system7_1/inst/DDR_Clk_n . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock cpu/zynq_1_i/processing_system7_1/inst/DDR_Clk . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock cpu/zynq_1_i/processing_system7_1/inst/PS_CLK . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 888.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 14:26:50 2013...
