<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p175" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_175{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_175{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_175{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_175{left:70px;bottom:580px;letter-spacing:0.12px;}
#t5_175{left:152px;bottom:580px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_175{left:70px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_175{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_175{left:70px;bottom:522px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t9_175{left:76px;bottom:998px;letter-spacing:-0.14px;}
#ta_175{left:76px;bottom:981px;letter-spacing:-0.15px;}
#tb_175{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tc_175{left:434px;bottom:998px;letter-spacing:-0.13px;}
#td_175{left:527px;bottom:998px;letter-spacing:-0.12px;}
#te_175{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tf_175{left:76px;bottom:952px;letter-spacing:-0.14px;}
#tg_175{left:76px;bottom:935px;letter-spacing:-0.15px;}
#th_175{left:190px;bottom:952px;letter-spacing:-0.15px;}
#ti_175{left:434px;bottom:952px;letter-spacing:-0.12px;}
#tj_175{left:527px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_175{left:527px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tl_175{left:76px;bottom:906px;letter-spacing:-0.14px;}
#tm_175{left:76px;bottom:889px;letter-spacing:-0.15px;}
#tn_175{left:190px;bottom:906px;letter-spacing:-0.13px;}
#to_175{left:434px;bottom:906px;letter-spacing:-0.14px;}
#tp_175{left:527px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_175{left:527px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_175{left:76px;bottom:860px;letter-spacing:-0.14px;}
#ts_175{left:76px;bottom:843px;letter-spacing:-0.15px;}
#tt_175{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tu_175{left:434px;bottom:860px;letter-spacing:-0.13px;}
#tv_175{left:527px;bottom:860px;letter-spacing:-0.12px;}
#tw_175{left:527px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_175{left:76px;bottom:814px;letter-spacing:-0.14px;}
#ty_175{left:76px;bottom:797px;letter-spacing:-0.15px;}
#tz_175{left:190px;bottom:814px;letter-spacing:-0.15px;}
#t10_175{left:434px;bottom:814px;letter-spacing:-0.13px;}
#t11_175{left:527px;bottom:814px;letter-spacing:-0.12px;}
#t12_175{left:527px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_175{left:76px;bottom:768px;letter-spacing:-0.14px;}
#t14_175{left:76px;bottom:752px;letter-spacing:-0.15px;}
#t15_175{left:190px;bottom:768px;letter-spacing:-0.15px;}
#t16_175{left:433px;bottom:768px;letter-spacing:-0.13px;}
#t17_175{left:527px;bottom:768px;letter-spacing:-0.12px;}
#t18_175{left:527px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_175{left:76px;bottom:723px;letter-spacing:-0.14px;}
#t1a_175{left:76px;bottom:706px;letter-spacing:-0.15px;}
#t1b_175{left:190px;bottom:723px;letter-spacing:-0.15px;}
#t1c_175{left:434px;bottom:723px;letter-spacing:-0.13px;}
#t1d_175{left:527px;bottom:723px;letter-spacing:-0.12px;}
#t1e_175{left:527px;bottom:701px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_175{left:76px;bottom:677px;letter-spacing:-0.14px;}
#t1g_175{left:76px;bottom:660px;letter-spacing:-0.15px;}
#t1h_175{left:190px;bottom:677px;letter-spacing:-0.15px;}
#t1i_175{left:434px;bottom:677px;letter-spacing:-0.13px;}
#t1j_175{left:527px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_175{left:527px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_175{left:527px;bottom:639px;letter-spacing:-0.12px;}
#t1m_175{left:182px;bottom:478px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1n_175{left:268px;bottom:478px;letter-spacing:0.13px;}
#t1o_175{left:101px;bottom:455px;letter-spacing:-0.12px;}
#t1p_175{left:102px;bottom:438px;letter-spacing:-0.14px;}
#t1q_175{left:232px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_175{left:469px;bottom:438px;letter-spacing:-0.13px;}
#t1s_175{left:648px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1t_175{left:88px;bottom:414px;letter-spacing:-0.17px;}
#t1u_175{left:144px;bottom:414px;letter-spacing:-0.16px;}
#t1v_175{left:82px;bottom:389px;letter-spacing:-0.16px;}
#t1w_175{left:143px;bottom:389px;letter-spacing:-0.17px;}
#t1x_175{left:190px;bottom:389px;letter-spacing:-0.15px;}
#t1y_175{left:447px;bottom:389px;letter-spacing:-0.13px;}
#t1z_175{left:540px;bottom:389px;letter-spacing:-0.11px;}
#t20_175{left:540px;bottom:373px;letter-spacing:-0.13px;}
#t21_175{left:540px;bottom:351px;letter-spacing:-0.12px;}
#t22_175{left:190px;bottom:327px;letter-spacing:-0.09px;}
#t23_175{left:541px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_175{left:540px;bottom:305px;letter-spacing:-0.12px;}
#t25_175{left:190px;bottom:281px;letter-spacing:-0.14px;}
#t26_175{left:540px;bottom:281px;letter-spacing:-0.12px;}
#t27_175{left:540px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t28_175{left:190px;bottom:235px;letter-spacing:-0.15px;}
#t29_175{left:540px;bottom:235px;letter-spacing:-0.12px;}
#t2a_175{left:540px;bottom:214px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2b_175{left:190px;bottom:189px;letter-spacing:-0.15px;}
#t2c_175{left:540px;bottom:189px;letter-spacing:-0.12px;}
#t2d_175{left:540px;bottom:168px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2e_175{left:190px;bottom:144px;letter-spacing:-0.14px;}
#t2f_175{left:540px;bottom:144px;letter-spacing:-0.14px;}
#t2g_175{left:82px;bottom:119px;letter-spacing:-0.16px;}
#t2h_175{left:143px;bottom:119px;letter-spacing:-0.17px;}
#t2i_175{left:190px;bottom:119px;letter-spacing:-0.15px;}
#t2j_175{left:447px;bottom:119px;letter-spacing:-0.13px;}
#t2k_175{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2l_175{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2m_175{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2n_175{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2o_175{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2p_175{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_175{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2r_175{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2s_175{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_175{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_175{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_175{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_175{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_175{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_175{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_175{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts175" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg175Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg175" style="-webkit-user-select: none;"><object width="935" height="1210" data="175/175.svg" type="image/svg+xml" id="pdf175" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_175" class="t s1_175">Vol. 4 </span><span id="t2_175" class="t s1_175">2-159 </span>
<span id="t3_175" class="t s2_175">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_175" class="t s3_175">2.8.1 </span><span id="t5_175" class="t s3_175">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span>
<span id="t6_175" class="t s4_175">The Intel Xeon Processor 5500 and 3400 series supports additional model-specific registers listed in Table 2-16. </span>
<span id="t7_175" class="t s4_175">These MSRs also apply to the Intel Core i7 and i5 processor family with a CPUID Signature </span>
<span id="t8_175" class="t s4_175">DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH; see Table 2-1. </span>
<span id="t9_175" class="t s5_175">C000_ </span>
<span id="ta_175" class="t s5_175">0080H </span>
<span id="tb_175" class="t s5_175">IA32_EFER </span><span id="tc_175" class="t s5_175">Thread </span><span id="td_175" class="t s5_175">Extended Feature Enables </span>
<span id="te_175" class="t s5_175">See Table 2-2. </span>
<span id="tf_175" class="t s5_175">C000_ </span>
<span id="tg_175" class="t s5_175">0081H </span>
<span id="th_175" class="t s5_175">IA32_STAR </span><span id="ti_175" class="t s5_175">Thread </span><span id="tj_175" class="t s5_175">System Call Target Address (R/W) </span>
<span id="tk_175" class="t s5_175">See Table 2-2. </span>
<span id="tl_175" class="t s5_175">C000_ </span>
<span id="tm_175" class="t s5_175">0082H </span>
<span id="tn_175" class="t s5_175">IA32_LSTAR </span><span id="to_175" class="t s5_175">Thread </span><span id="tp_175" class="t s5_175">IA-32e Mode System Call Target Address (R/W) </span>
<span id="tq_175" class="t s5_175">See Table 2-2. </span>
<span id="tr_175" class="t s5_175">C000_ </span>
<span id="ts_175" class="t s5_175">0084H </span>
<span id="tt_175" class="t s5_175">IA32_FMASK </span><span id="tu_175" class="t s5_175">Thread </span><span id="tv_175" class="t s5_175">System Call Flag Mask (R/W) </span>
<span id="tw_175" class="t s5_175">See Table 2-2. </span>
<span id="tx_175" class="t s5_175">C000_ </span>
<span id="ty_175" class="t s5_175">0100H </span>
<span id="tz_175" class="t s5_175">IA32_FS_BASE </span><span id="t10_175" class="t s5_175">Thread </span><span id="t11_175" class="t s5_175">Map of BASE Address of FS (R/W) </span>
<span id="t12_175" class="t s5_175">See Table 2-2. </span>
<span id="t13_175" class="t s5_175">C000_ </span>
<span id="t14_175" class="t s5_175">0101H </span>
<span id="t15_175" class="t s5_175">IA32_GS_BASE </span><span id="t16_175" class="t s5_175">Thread </span><span id="t17_175" class="t s5_175">Map of BASE Address of GS (R/W) </span>
<span id="t18_175" class="t s5_175">See Table 2-2. </span>
<span id="t19_175" class="t s5_175">C000_ </span>
<span id="t1a_175" class="t s5_175">0102H </span>
<span id="t1b_175" class="t s5_175">IA32_KERNEL_GS_BASE </span><span id="t1c_175" class="t s5_175">Thread </span><span id="t1d_175" class="t s5_175">Swap Target of BASE Address of GS (R/W) </span>
<span id="t1e_175" class="t s5_175">See Table 2-2. </span>
<span id="t1f_175" class="t s5_175">C000_ </span>
<span id="t1g_175" class="t s5_175">0103H </span>
<span id="t1h_175" class="t s5_175">IA32_TSC_AUX </span><span id="t1i_175" class="t s5_175">Thread </span><span id="t1j_175" class="t s5_175">AUXILIARY TSC Signature (R/W) </span>
<span id="t1k_175" class="t s5_175">See Table 2-2 and Section 18.17.2, “IA32_TSC_AUX </span>
<span id="t1l_175" class="t s5_175">Register and RDTSCP Support.” </span>
<span id="t1m_175" class="t s6_175">Table 2-16. </span><span id="t1n_175" class="t s6_175">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span>
<span id="t1o_175" class="t s7_175">Register </span>
<span id="t1p_175" class="t s7_175">Address </span><span id="t1q_175" class="t s7_175">Register Name / Bit Fields </span><span id="t1r_175" class="t s7_175">Scope </span><span id="t1s_175" class="t s7_175">Bit Description </span>
<span id="t1t_175" class="t s7_175">Hex </span><span id="t1u_175" class="t s7_175">Dec </span>
<span id="t1v_175" class="t s5_175">1ADH </span><span id="t1w_175" class="t s5_175">429 </span><span id="t1x_175" class="t s5_175">MSR_TURBO_RATIO_LIMIT </span><span id="t1y_175" class="t s5_175">Package </span><span id="t1z_175" class="t s5_175">Actual maximum turbo frequency is multiplied by </span>
<span id="t20_175" class="t s5_175">133.33MHz. </span>
<span id="t21_175" class="t s5_175">(Not available in model 06_2EH.) </span>
<span id="t22_175" class="t s5_175">7:0 </span><span id="t23_175" class="t s5_175">Maximum Turbo Ratio Limit 1C (R/O) </span>
<span id="t24_175" class="t s5_175">Maximum Turbo mode ratio limit with 1 core active. </span>
<span id="t25_175" class="t s5_175">15:8 </span><span id="t26_175" class="t s5_175">Maximum Turbo Ratio Limit 2C (R/O) </span>
<span id="t27_175" class="t s5_175">Maximum Turbo mode ratio limit with 2 cores active. </span>
<span id="t28_175" class="t s5_175">23:16 </span><span id="t29_175" class="t s5_175">Maximum Turbo Ratio Limit 3C (R/O) </span>
<span id="t2a_175" class="t s5_175">Maximum Turbo mode ratio limit with 3 cores active. </span>
<span id="t2b_175" class="t s5_175">31:24 </span><span id="t2c_175" class="t s5_175">Maximum Turbo Ratio Limit 4C (R/O) </span>
<span id="t2d_175" class="t s5_175">Maximum Turbo mode ratio limit with 4 cores active. </span>
<span id="t2e_175" class="t s5_175">63:32 </span><span id="t2f_175" class="t s5_175">Reserved </span>
<span id="t2g_175" class="t s5_175">301H </span><span id="t2h_175" class="t s5_175">769 </span><span id="t2i_175" class="t s5_175">MSR_GQ_SNOOP_MESF </span><span id="t2j_175" class="t s5_175">Package </span>
<span id="t2k_175" class="t s6_175">Table 2-15. </span><span id="t2l_175" class="t s6_175">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2m_175" class="t s7_175">Register </span>
<span id="t2n_175" class="t s7_175">Address </span><span id="t2o_175" class="t s7_175">Register Name / Bit Fields </span><span id="t2p_175" class="t s7_175">Scope </span><span id="t2q_175" class="t s7_175">Bit Description </span>
<span id="t2r_175" class="t s7_175">Hex </span><span id="t2s_175" class="t s7_175">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
