# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pipelined_processor_updated.srcs/sources_1/new/adder_10b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/adder_20b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/ex_mem_pipeline_stage.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/forwarding_branch.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/if_id_pipeline_stage.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/load_byte_unit.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mem_wb_pipeline_stage.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/mux_data_to_mem_to_reg.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/pipeline_2bit_register.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/pipeline_4bit_register.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/pipeline_bit_register.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/pipeline_register.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/sign_extend_8to16.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/slt_result.vhd" \
"../../../../pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd" \
"../../../../pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
