# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831243

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 3192  
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
				la                  sp, begin_signature
				li                  t1, 9496  
				add                 sp, sp, t1
i0000000001:	ld                  a4, 40(sp)          
i0000000002:	lb                  zero, -1592(sp)     
i0000000003:	mulh                t1, s2, s6
i0000000004:	srai                s0, s0, 13
i0000000005:	remu                t5, t1, a4
i0000000006:	srai                a4, a4, 8 
i0000000007:	sb                  s0, 1912(sp)        
i0000000008:	srai                s1, s1, 28
i0000000009:	slliw               s1, s0, 16
i000000000a:	slli                s1, s4, 60
i000000000b:	add                 s2, s2, tp
i000000000c:	mulh                a4, s6, a7
i000000000d:	fence                         
i000000000e:	slliw               s8, s0, 11
i000000000f:	divuw               a5, a1, t3
i0000000010:	divuw               s9, s9, s3
i0000000011:	sd                  a0, 24(sp)          
i0000000012:	lhu                 a4, -240(sp)        
				la                  sp, begin_signature
				li                  t1, 11184 
				add                 sp, sp, t1
i0000000013:	lhu                 a0, -206(sp)        
i0000000014:	div                 t3, s4, s11
i0000000015:	srli                a2, a2, 16
i0000000016:	addi                sp, sp, 112
i0000000017:	addw                a4, a6, s10
i0000000018:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 11968 
				add                 sp, sp, t1
i0000000019:	lbu                 t5, -1928(sp)       
i000000001a:	sb                  zero, -1824(sp)     
i000000001b:	remw                t4, t3, a0
i000000001c:	lbu                 s5, -98(sp)         
i000000001d:	sraiw               t6, t0, 27
i000000001e:	srli                s1, s1, 12
i000000001f:	remu                t3, a5, t3
				la                  sp, begin_signature
				li                  t1, 11872 
				add                 sp, sp, t1
i0000000020:	ld                  s9, 1520(sp)        
i0000000021:	addw                s0, s0, s6
i0000000022:	addi                sp, sp, -96
i0000000023:	srli                s0, s0, 12
i0000000024:	fence                         
i0000000025:	addw                s0, s0, s0
i0000000026:	srai                a4, a4, 5 
i0000000027:	mulhu               s11, zero, a0
i0000000028:	srli                s0, s0, 5 
				la                  sp, begin_signature
				li                  t1, 11880 
				add                 sp, sp, t1
				rem                 s1, s1, a4
				addiw               s6, s0, 308
				lui                 t2, 349998
				srai                s0, s0, 14
				sd                  s4, 32(sp)          
				sw                  a6, 28(sp)          
				remuw               s3, s11, s4
	
b0000000029:
				jal                 x1, i0000000030     
	
				sw                  a4, 64(sp)          
				lbu                 s0, 950(sp)         
				or                  a4, a4, a4
				remuw               s0, s1, s1
				addi                a5, sp, 156
				addw                a5, a5, a4
				sd                  s8, 1968(sp)        
i0000000029:	remw                a6, s1, s0
i000000002a:	div                 a1, s1, s0
				la                  sp, begin_signature
				li                  t1, 6688  
				add                 sp, sp, t1
i000000002b:	ld                  s3, -16(sp)         
i000000002c:	srli                a5, a5, 11
i000000002d:	lb                  s8, -1520(sp)       
i000000002e:	addi                sp, sp, -304
i000000002f:	srli                a1, a1, 10
				la                  sp, begin_signature
				li                  t1, 6112  
				add                 sp, sp, t1
i0000000030:	lw                  s8, -1208(sp)       
				la                  sp, begin_signature
				li                  t1, 11600 
				add                 sp, sp, t1
i0000000031:	sd                  a4, 112(sp)         
i0000000032:	srai                s0, s0, 11
i0000000033:	ld                  s1, 40(sp)          
i0000000034:	addi                a0, a0, -20
i0000000035:	sw                  s1, 16(sp)          
				la                  sp, begin_signature
				li                  t1, 8384  
				add                 sp, sp, t1
i0000000036:	lw                  a1, 4(sp)           
i0000000037:	sra                 s11, s1, s0
				la                  sp, begin_signature
				li                  t1, 3216  
				add                 sp, sp, t1
i0000000038:	sd                  a4, 1376(sp)        
i0000000039:	sw                  a4, 56(sp)          
i000000003a:	addw                s9, t3, t2
i000000003b:	sd                  a3, 56(sp)          
i000000003c:	addi                s1, a6, -2028
i000000003d:	mulhu               t2, a5, a3
i000000003e:	srli                s1, s1, 3 
i000000003f:	or                  a5, a5, a3
i0000000040:	srlw                gp, gp, t3
i0000000041:	sll                 s1, s0, s0
i0000000042:	sltiu               s0, a3, 791
i0000000043:	sraw                a4, a6, t3
i0000000044:	subw                s1, s1, a4
i0000000045:	lb                  s11, -856(sp)       
i0000000046:	sd                  s0, 1656(sp)        
i0000000047:	addi                a3, sp, 36
				la                  sp, begin_signature
				li                  t1, 7552  
				add                 sp, sp, t1
i0000000048:	lhu                 s0, -608(sp)        
i0000000049:	remw                s1, s0, s0
i000000004a:	ld                  a4, 112(sp)         
i000000004b:	divu                s1, s0, a4
i000000004c:	sw                  a0, 48(sp)          
i000000004d:	add                 s1, zero, s0
i000000004e:	srai                s1, s1, 15
i000000004f:	sd                  a4, 128(sp)         
i0000000050:	lwu                 s9, 1124(sp)        
				li                  x22, 11   
				addi                x23, x23, 1
				srai                s0, s0, 11
				addiw               a4, a4, 9 
				addiw               a5, a5, -28
				remw                t4, s1, s1
				srai                a5, a5, 3 
				mulh                zero, a4, s1
				subw                s1, s1, a5
	
b0000000051:
				pre_branch_macro                        
				beq                 x23, x22, i0000000030
				post_branch_macro                       
	
				sll                 t3, a4, a4
				mul                 s0, s3, s8
				srli                a5, a5, 7 
				srli                a5, a5, 12
				mulw                a4, tp, t2
				ld                  s1, 200(sp)         
				addiw               a4, a4, -28
				li                  x23, 10   
i0000000051:	divuw               s0, a4, s1
i0000000052:	mulhu               a1, s0, s0
i0000000053:	addi                a1, sp, 304
i0000000054:	srl                 t3, a2, t2
i0000000055:	fence.i                       
i0000000056:	sd                  t4, 88(sp)          
i0000000057:	lb                  s4, -1694(sp)       
i0000000058:	divw                s1, a4, s0
i0000000059:	addi                sp, sp, -288
i000000005a:	addi                a1, sp, 324
i000000005b:	srli                s1, s1, 18
i000000005c:	or                  a1, a1, a0
i000000005d:	andi                a0, a0, -13
i000000005e:	slli                a1, a1, 19
				la                  sp, begin_signature
				li                  t1, 10888 
				add                 sp, sp, t1
i000000005f:	lwu                 s0, -360(sp)        
i0000000060:	sltu                s0, t2, s2
i0000000061:	lui                 a4, 44314 
i0000000062:	mulh                s0, a2, a3
i0000000063:	lwu                 a2, 692(sp)         
i0000000064:	sra                 a7, s1, a4
i0000000065:	fence                         
i0000000066:	slli                a5, a5, 24
i0000000067:	lbu                 s0, 380(sp)         
i0000000068:	remw                s8, t5, t4
i0000000069:	mulhu               t1, s1, s1
i000000006a:	fence                         
i000000006b:	remuw               s6, a7, tp
i000000006c:	div                 s1, t1, s11
i000000006d:	remu                s0, t2, tp
i000000006e:	fence                         
i000000006f:	addi                a2, sp, 36
i0000000070:	remu                a3, s0, a4
i0000000071:	srai                a4, a4, 5 
i0000000072:	sd                  tp, 1912(sp)        
i0000000073:	lw                  s6, -320(sp)        
i0000000074:	lw                  s1, 44(sp)          
				la                  sp, begin_signature
				li                  t1, 11368 
				add                 sp, sp, t1
i0000000075:	sd                  a6, 88(sp)          
i0000000076:	sw                  s1, -856(sp)        
i0000000077:	sraiw               s4, t3, 18
i0000000078:	divuw               s1, a5, zero
				li                  x29, 0    
				la                  sp, begin_signature
				li                  t1, 7744  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 6216  
				add                 sp, sp, t1
				slt                 a4, s0, s0
				fence                         
				auipc               a4, 389394
				srli                a4, a4, 12
				srai                a5, a5, 14
				addi                s0, sp, 160
				slli                a5, a5, 27
	
b0000000079:
				pre_branch_macro                        
				beq                 x23, x29, i0000000088
				post_branch_macro                       
	
				srai                a5, a5, 2 
				sw                  tp, 8(sp)           
				lw                  s4, 108(sp)         
				lw                  s1, 48(sp)          
				addi                a5, sp, 80
				andi                a4, a4, -23
