# //  ModelSim SE-64 10.2c Jul 19 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L lab12_Memory_lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays lab12_Memory_lib.SRAM(behavior) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sram(behavior)#1
add wave  \
sim:/sram/Addr \
sim:/sram/DataIn \
sim:/sram/clock \
sim:/sram/we \
sim:/sram/DataOut \
sim:/sram/Undef \
sim:/sram/LoadFileName \
sim:/sram/TraceFileName \
sim:/sram/Undefined
force -freeze sim:/sram/clock 1 0, 0 {50 ns} -r 100
force -freeze sim:/sram/Addr 16'h0000 0
force -freeze sim:/sram/DataIn 16'hDDDD 0
force -freeze sim:/sram/we 0 0
run
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 16, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /sram
run
