\hypertarget{structLPC__I2C__T}{\section{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T Struct Reference}
\label{structLPC__I2C__T}\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
}


I2\-C register block structure.  




{\ttfamily \#include $<$i2c\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a98ed6d816b3c7e00a29b32956fe5fa2d}{C\-O\-N\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__I2C__T_ae806722ff38a93680338e5607d96156d}{S\-T\-A\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_ab3babd27c9d202c1fefce13d5498d473}{D\-A\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a900e0819e3f450e08a3566caf6f18851}{A\-D\-R0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a73be20e257e178ea0deafd0057cc7900}{S\-C\-L\-H}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a1cd0d0f95f90d6e6c3380f112144085b}{S\-C\-L\-L}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a091c12dd25fb7db692339da933c8b523}{C\-O\-N\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_ace2d21c2a5042f1355f98b2e687ae8c1}{M\-M\-C\-T\-R\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_ad948a871ac4d57bde1698f91ea554903}{A\-D\-R1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_aad3c43c326c675b3c9a02936f7b906fa}{A\-D\-R2}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a554732a259fca555bcec4201d756e945}{A\-D\-R3}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a63283a528320f69703f42fcc919ab4bc}{D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2C__T_a9e734d7a24b7a02ac1887608552b9c69}{M\-A\-S\-K} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\-C register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__I2C__T_a900e0819e3f450e08a3566caf6f18851}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!A\-D\-R0@{A\-D\-R0}}
\index{A\-D\-R0@{A\-D\-R0}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{A\-D\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-A\-D\-R0}}\label{structLPC__I2C__T_a900e0819e3f450e08a3566caf6f18851}
I2\-C Slave Address Register 0. Contains the 7-\/bit slave address for operation of the I2\-C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. \hypertarget{structLPC__I2C__T_ad948a871ac4d57bde1698f91ea554903}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!A\-D\-R1@{A\-D\-R1}}
\index{A\-D\-R1@{A\-D\-R1}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{A\-D\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-A\-D\-R1}}\label{structLPC__I2C__T_ad948a871ac4d57bde1698f91ea554903}
I2\-C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2\-C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. \hypertarget{structLPC__I2C__T_aad3c43c326c675b3c9a02936f7b906fa}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!A\-D\-R2@{A\-D\-R2}}
\index{A\-D\-R2@{A\-D\-R2}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{A\-D\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-A\-D\-R2}}\label{structLPC__I2C__T_aad3c43c326c675b3c9a02936f7b906fa}
I2\-C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2\-C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. \hypertarget{structLPC__I2C__T_a554732a259fca555bcec4201d756e945}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!A\-D\-R3@{A\-D\-R3}}
\index{A\-D\-R3@{A\-D\-R3}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{A\-D\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-A\-D\-R3}}\label{structLPC__I2C__T_a554732a259fca555bcec4201d756e945}
I2\-C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2\-C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. \hypertarget{structLPC__I2C__T_a091c12dd25fb7db692339da933c8b523}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!C\-O\-N\-C\-L\-R@{C\-O\-N\-C\-L\-R}}
\index{C\-O\-N\-C\-L\-R@{C\-O\-N\-C\-L\-R}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{C\-O\-N\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-C\-O\-N\-C\-L\-R}}\label{structLPC__I2C__T_a091c12dd25fb7db692339da933c8b523}
I2\-C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2\-C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2\-C control register. \hypertarget{structLPC__I2C__T_a98ed6d816b3c7e00a29b32956fe5fa2d}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!C\-O\-N\-S\-E\-T@{C\-O\-N\-S\-E\-T}}
\index{C\-O\-N\-S\-E\-T@{C\-O\-N\-S\-E\-T}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{C\-O\-N\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-C\-O\-N\-S\-E\-T}}\label{structLPC__I2C__T_a98ed6d816b3c7e00a29b32956fe5fa2d}
I2\-C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2\-C control register is set. Writing a zero has no effect on the corresponding bit in the I2\-C control register. \hypertarget{structLPC__I2C__T_ab3babd27c9d202c1fefce13d5498d473}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!D\-A\-T@{D\-A\-T}}
\index{D\-A\-T@{D\-A\-T}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{D\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-D\-A\-T}}\label{structLPC__I2C__T_ab3babd27c9d202c1fefce13d5498d473}
I2\-C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register. \hypertarget{structLPC__I2C__T_a63283a528320f69703f42fcc919ab4bc}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R@{D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R}}
\index{D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R@{D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R}}\label{structLPC__I2C__T_a63283a528320f69703f42fcc919ab4bc}
Data buffer register. The contents of the 8 M\-S\-Bs of the D\-A\-T shift register will be transferred to the D\-A\-T\-A\-\_\-\-B\-U\-F\-F\-E\-R automatically after every nine bits (8 bits of data plus A\-C\-K or N\-A\-C\-K) has been received on the bus. \hypertarget{structLPC__I2C__T_a9e734d7a24b7a02ac1887608552b9c69}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!M\-A\-S\-K@{M\-A\-S\-K}}
\index{M\-A\-S\-K@{M\-A\-S\-K}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-M\-A\-S\-K\mbox{[}4\mbox{]}}}\label{structLPC__I2C__T_a9e734d7a24b7a02ac1887608552b9c69}
I2\-C Slave address mask register \hypertarget{structLPC__I2C__T_ace2d21c2a5042f1355f98b2e687ae8c1}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!M\-M\-C\-T\-R\-L@{M\-M\-C\-T\-R\-L}}
\index{M\-M\-C\-T\-R\-L@{M\-M\-C\-T\-R\-L}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{M\-M\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-M\-M\-C\-T\-R\-L}}\label{structLPC__I2C__T_ace2d21c2a5042f1355f98b2e687ae8c1}
Monitor mode control register. \hypertarget{structLPC__I2C__T_a73be20e257e178ea0deafd0057cc7900}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!S\-C\-L\-H@{S\-C\-L\-H}}
\index{S\-C\-L\-H@{S\-C\-L\-H}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{S\-C\-L\-H}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-S\-C\-L\-H}}\label{structLPC__I2C__T_a73be20e257e178ea0deafd0057cc7900}
S\-C\-H Duty Cycle Register High Half Word. Determines the high time of the I2\-C clock. \hypertarget{structLPC__I2C__T_a1cd0d0f95f90d6e6c3380f112144085b}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!S\-C\-L\-L@{S\-C\-L\-L}}
\index{S\-C\-L\-L@{S\-C\-L\-L}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{S\-C\-L\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-S\-C\-L\-L}}\label{structLPC__I2C__T_a1cd0d0f95f90d6e6c3380f112144085b}
S\-C\-L Duty Cycle Register Low Half Word. Determines the low time of the I2\-C clock. S\-C\-L\-L and S\-C\-L\-H together determine the clock frequency generated by an I2\-C master and certain times used in slave mode. \hypertarget{structLPC__I2C__T_ae806722ff38a93680338e5607d96156d}{\index{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}!S\-T\-A\-T@{S\-T\-A\-T}}
\index{S\-T\-A\-T@{S\-T\-A\-T}!LPC_I2C_T@{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T}}
\subsubsection[{S\-T\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-C\-\_\-\-T\-::\-S\-T\-A\-T}}\label{structLPC__I2C__T_ae806722ff38a93680338e5607d96156d}
I2\-C Status Register. During I2\-C operation, this register provides detailed status codes that allow software to determine the next action needed. 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{i2c__17xx__40xx_8h}{i2c\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
