Analysis & Synthesis report for glue_riscv_32k
Tue Nov 19 21:50:27 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |glue|I2C_HDMI_Config:I2C|mSetup_ST
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0|altsyncram_8912:auto_generated
 17. Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0|altsyncram_9912:auto_generated
 18. Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0|altsyncram_a912:auto_generated
 19. Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0|altsyncram_b912:auto_generated
 20. Source assignments for vgaHdmi:video|altsyncram:mem_rtl_0|altsyncram_6cj1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |glue
 22. Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C
 23. Parameter Settings for User Entity Instance: pll_50m:clock|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: glue_bram:glue_bram
 25. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline
 26. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode
 27. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile
 28. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|alu:alu
 29. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|shift:shift
 30. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign
 31. Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|mul:multiplier
 32. Parameter Settings for User Entity Instance: glue_bram:glue_bram|sio:\G_sio:0:sio_instance
 33. Parameter Settings for User Entity Instance: glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst
 34. Parameter Settings for User Entity Instance: glue_bram:glue_bram|timer:\G_timer:timer
 35. Parameter Settings for User Entity Instance: glue_bram:glue_bram|bram:bram
 36. Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0
 37. Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0
 38. Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0
 39. Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0
 40. Parameter Settings for Inferred Entity Instance: vgaHdmi:video|altsyncram:mem_rtl_0
 41. Parameter Settings for Inferred Entity Instance: vgaHdmi:video|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: vgaHdmi:video|lpm_divide:Div1
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "glue_bram:glue_bram|timer:\G_timer:timer"
 45. Port Connectivity Checks: "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst"
 46. Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|mul:multiplier"
 47. Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|alu:alu"
 48. Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"
 49. Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode"
 50. Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline"
 51. Port Connectivity Checks: "glue_bram:glue_bram"
 52. Port Connectivity Checks: "pll_50m:clock|altera_pll:altera_pll_i"
 53. Port Connectivity Checks: "pll_50m:clock"
 54. Port Connectivity Checks: "I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 55. Port Connectivity Checks: "I2C_HDMI_Config:I2C|I2C_Controller:u0"
 56. Port Connectivity Checks: "I2C_HDMI_Config:I2C"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 19 21:50:27 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; glue_riscv_32k                              ;
; Top-level Entity Name           ; glue                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3497                                        ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 270,336                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; glue               ; glue_riscv_32k     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ../../../../altera/de10nano/i2c/I2C_HDMI_Config.v  ; yes             ; User Verilog HDL File                                 ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_HDMI_Config.v                                   ;         ;
; ../../../../altera/de10nano/vgaHdmi.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v                                               ;         ;
; ../../../../altera/de10nano/pll_50m.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v                                               ;         ;
; ../../../../soc/spi.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/soc/spi.vhd                                                             ;         ;
; ../../../../generic/bootloader/defs_bootblock.vhd  ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd                                   ;         ;
; ../../../../generic/bootloader/boot_sio_rv32el.vhd ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd                                  ;         ;
; ../../../../generic/bootloader/boot_sio_mi32el.vhd ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd                                  ;         ;
; ../../../../generic/bootloader/boot_sio_mi32eb.vhd ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd                                  ;         ;
; ../../../../generic/bootloader/boot_rom_mi32el.vhd ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd                                  ;         ;
; ../../../../generic/glue_bram.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd                                                   ;         ;
; ../../../../soc/timer.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd                                                           ;         ;
; ../../../../cpu/idecode_rv32.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd                                                    ;         ;
; ../../../../cpu/idecode_mi32.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_mi32.vhd                                                    ;         ;
; ../../../../cpu/defs_rv32.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/defs_rv32.vhd                                                       ;         ;
; ../../../../cpu/defs_mi32.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/defs_mi32.vhd                                                       ;         ;
; ../../../../cpu/defs_f32c.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/defs_f32c.vhd                                                       ;         ;
; ../../../../cpu/alu.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/alu.vhd                                                             ;         ;
; ../../../../cpu/shift.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/shift.vhd                                                           ;         ;
; ../../../../cpu/mul_iter.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd                                                        ;         ;
; ../../../../cpu/pipeline.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd                                                        ;         ;
; ../../../../cpu/loadalign.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/loadalign.vhd                                                       ;         ;
; ../../../../cpu/debug.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/cpu/debug.vhd                                                           ;         ;
; ../../../../soc/sio.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/soc/sio.vhd                                                             ;         ;
; ../../../../generic/bram.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd                                                        ;         ;
; ../../../../generic/reg1w2r.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd                                                     ;         ;
; ../../../../generic/bptrace.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/generic/bptrace.vhd                                                     ;         ;
; ../../../../soc/gpio.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd                                                            ;         ;
; ../../../../altera/de10nano/top_bram_riscv_32k.vhd ; yes             ; User VHDL File                                        ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd                                  ;         ;
; ../../../../altera/de10nano/i2c/I2C_WRITE_WDATA.v  ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_WRITE_WDATA.v                                   ;         ;
; ../../../../altera/de10nano/i2c/I2C_Controller.v   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_Controller.v                                    ;         ;
; altera_pll.v                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                     ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal181.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                   ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_8912.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_8912.tdf                       ;         ;
; db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif ;         ;
; db/altsyncram_9912.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_9912.tdf                       ;         ;
; db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif ;         ;
; db/altsyncram_a912.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_a912.tdf                       ;         ;
; db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif ;         ;
; db/altsyncram_b912.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_b912.tdf                       ;         ;
; db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif ;         ;
; db/altsyncram_6cj1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_6cj1.tdf                       ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                  ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;         ;
; db/lpm_divide_dbm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/lpm_divide_dbm.tdf                        ;         ;
; db/sign_div_unsign_jlh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/sign_div_unsign_jlh.tdf                   ;         ;
; db/alt_u_div_cve.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/alt_u_div_cve.tdf                         ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2703                                                 ;
;                                             ;                                                      ;
; Combinational ALUT usage for logic          ; 2582                                                 ;
;     -- 7 input functions                    ; 540                                                  ;
;     -- 6 input functions                    ; 405                                                  ;
;     -- 5 input functions                    ; 637                                                  ;
;     -- 4 input functions                    ; 228                                                  ;
;     -- <=3 input functions                  ; 772                                                  ;
;                                             ;                                                      ;
; Dedicated logic registers                   ; 3497                                                 ;
;                                             ;                                                      ;
; I/O pins                                    ; 66                                                   ;
; Total MLAB memory bits                      ; 0                                                    ;
; Total block memory bits                     ; 270336                                               ;
;                                             ;                                                      ;
; Total DSP Blocks                            ; 0                                                    ;
;                                             ;                                                      ;
; Total PLLs                                  ; 2                                                    ;
;     -- PLLs                                 ; 2                                                    ;
;                                             ;                                                      ;
; Maximum fan-out node                        ; pll_50m:clock|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3459                                                 ;
; Total fan-out                               ; 24148                                                ;
; Average fan-out                             ; 3.85                                                 ;
+---------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |glue                                                    ; 2582 (1)            ; 3497 (0)                  ; 270336            ; 0          ; 66   ; 0            ; |glue                                                                                                               ; glue                ; work         ;
;    |I2C_HDMI_Config:I2C|                                 ; 96 (50)             ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |glue|I2C_HDMI_Config:I2C                                                                                           ; I2C_HDMI_Config     ; work         ;
;       |I2C_Controller:u0|                                ; 46 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0                                                                         ; I2C_Controller      ; work         ;
;          |I2C_WRITE_WDATA:wrd|                           ; 46 (46)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                     ; I2C_WRITE_WDATA     ; work         ;
;    |glue_bram:glue_bram|                                 ; 2304 (159)          ; 3393 (38)                 ; 262144            ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram                                                                                           ; glue_bram           ; work         ;
;       |bram:bram|                                        ; 5 (5)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram                                                                                 ; bram                ; work         ;
;          |altsyncram:bram_0_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0                                                         ; altsyncram          ; work         ;
;             |altsyncram_8912:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0|altsyncram_8912:auto_generated                          ; altsyncram_8912     ; work         ;
;          |altsyncram:bram_1_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0                                                         ; altsyncram          ; work         ;
;             |altsyncram_9912:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0|altsyncram_9912:auto_generated                          ; altsyncram_9912     ; work         ;
;          |altsyncram:bram_2_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0                                                         ; altsyncram          ; work         ;
;             |altsyncram_a912:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0|altsyncram_a912:auto_generated                          ; altsyncram_a912     ; work         ;
;          |altsyncram:bram_3_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0                                                         ; altsyncram          ; work         ;
;             |altsyncram_b912:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0|altsyncram_b912:auto_generated                          ; altsyncram_b912     ; work         ;
;       |gpio:\G_gpio:0:gpio_inst|                         ; 255 (255)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst                                                                  ; gpio                ; work         ;
;       |pipeline:pipeline|                                ; 1523 (691)          ; 2527 (479)                ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline                                                                         ; pipeline            ; work         ;
;          |alu:alu|                                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline|alu:alu                                                                 ; alu                 ; work         ;
;          |idecode_rv32:\G_idecode_rv32:idecode|          ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode                                    ; idecode_rv32        ; work         ;
;          |loadalign:\G_pipelined_load_aligner:loadalign| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign                           ; loadalign           ; work         ;
;          |reg1w2r:regfile|                               ; 617 (617)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile                                                         ; reg1w2r             ; work         ;
;          |shift:shift|                                   ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift                                                             ; shift               ; work         ;
;       |sio:\G_sio:0:sio_instance|                        ; 102 (102)           ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance                                                                 ; sio                 ; work         ;
;       |timer:\G_timer:timer|                             ; 260 (260)           ; 470 (470)                 ; 0                 ; 0          ; 0    ; 0            ; |glue|glue_bram:glue_bram|timer:\G_timer:timer                                                                      ; timer               ; work         ;
;    |pll_50m:clock|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|pll_50m:clock                                                                                                 ; pll_50m             ; work         ;
;       |altera_pll:altera_pll_i|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|pll_50m:clock|altera_pll:altera_pll_i                                                                         ; altera_pll          ; work         ;
;    |vgaHdmi:video|                                       ; 181 (53)            ; 34 (34)                   ; 8192              ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video                                                                                                 ; vgaHdmi             ; work         ;
;       |altsyncram:mem_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|altsyncram:mem_rtl_0                                                                            ; altsyncram          ; work         ;
;          |altsyncram_6cj1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|altsyncram:mem_rtl_0|altsyncram_6cj1:auto_generated                                             ; altsyncram_6cj1     ; work         ;
;       |lpm_divide:Div0|                                  ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|                 ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div0|lpm_divide_dbm:auto_generated                                                   ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider|                ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|                   ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider ; alt_u_div_cve       ; work         ;
;       |lpm_divide:Div1|                                  ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|                 ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div1|lpm_divide_dbm:auto_generated                                                   ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider|                ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|                   ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |glue|vgaHdmi:video|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider ; alt_u_div_cve       ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0|altsyncram_8912:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif ;
; glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0|altsyncram_9912:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif ;
; glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0|altsyncram_a912:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif ;
; glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0|altsyncram_b912:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif ;
; vgaHdmi:video|altsyncram:mem_rtl_0|altsyncram_6cj1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |glue|I2C_HDMI_Config:I2C|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                            ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; glue_bram:glue_bram|R_simple_in[0..13,20..31]                           ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|MEM_WB_multicycle_lh_lb           ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[2,6]                  ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_di                          ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_ei                          ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_cop0_write                  ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_madd                        ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mult                        ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_predict_taken               ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_multicycle_lh_lb            ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mul_compound                ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_fetch_in_progress           ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC[17..31]                  ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_cop0_addr[0..4]             ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_incomplete_branch           ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mult_signed                 ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_we_hi                           ; Stuck at GND due to stuck port clock_enable                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_we_lo                           ; Stuck at GND due to stuck port clock_enable                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[0..63]             ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[2,6]             ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mtlo                        ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mthi                        ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[2..31]                 ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[0..63]         ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[0..63]     ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_timer_intr                 ; Stuck at VCC due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[2..31]               ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[0,1,3..5,7]      ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_multicycle_lh_lb           ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[7]                    ; Stuck at VCC due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_alt_sel[1]                  ; Stuck at VCC due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_alt_sel[2]                  ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_seb_seh_cycle               ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[17..31]       ; Stuck at GND due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|mI2C_DATA[23]                                       ; Stuck at GND due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|mI2C_DATA[20..22]                                   ; Stuck at VCC due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|mI2C_DATA[18,19]                                    ; Stuck at GND due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|mI2C_DATA[17]                                       ; Stuck at VCC due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|mI2C_DATA[16]                                       ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[3,4]                  ; Lost fanout                                                                   ;
; glue_bram:glue_bram|timer:\G_timer:timer|R[14][8]                       ; Lost fanout                                                                   ;
; glue_bram:glue_bram|timer:\G_timer:timer|R[14][9]                       ; Lost fanout                                                                   ;
; glue_bram:glue_bram|timer:\G_timer:timer|R[14][11]                      ; Lost fanout                                                                   ;
; glue_bram:glue_bram|timer:\G_timer:timer|R[14][10]                      ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[5]                    ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[15..29]      ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[17..31]                 ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[0..10,12..63]             ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_compare[0..15,17..31]      ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[0,1]                  ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_cmp[0..8,10..31] ; Merged with glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_cmp[9]     ;
; glue_bram:glue_bram|pipeline:pipeline|R_mul_done                        ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[11]                       ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_mul_commit                      ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_compare[16]                ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_cmp[9]           ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_y[0..31]         ; Lost fanout                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_done             ; Lost fanout                                                                   ;
; I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]       ; Merged with I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]   ;
; I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7]    ; Merged with I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2] ;
; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_taken               ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_delay_follows        ; Stuck at GND due to stuck port data_in                                        ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_wait                        ; Stuck at GND due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]       ; Stuck at GND due to stuck port data_in                                        ;
; I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]         ; Stuck at GND due to stuck port clock_enable                                   ;
; I2C_HDMI_Config:I2C|mSetup_ST~7                                         ; Lost fanout                                                                   ;
; I2C_HDMI_Config:I2C|mSetup_ST~8                                         ; Lost fanout                                                                   ;
; I2C_HDMI_Config:I2C|LUT_INDEX[5]                                        ; Stuck at GND due to stuck port data_in                                        ;
; Total Number of Removed Registers = 570                                 ;                                                                               ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                            ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_madd              ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mult_signed,          ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|R_we_hi,                    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_we_lo,                    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[63],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[62],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[61],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[60],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[59],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[58],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[57],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[56],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[55],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[54],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[53],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[52],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[51],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[50],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[49],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[48],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[47],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[46],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[45],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[44],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[43],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[42],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[41],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[40],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[39],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[38],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[37],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[36],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[35],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[34],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[33],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[32],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[31],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[30],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[29],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[28],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[27],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[26],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[25],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[24],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[23],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[22],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[21],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[20],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[19],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[18],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[17],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[16],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[15],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[14],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[13],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[12],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[11],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[10],         ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[9],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[8],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[7],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[6],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[5],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[4],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[3],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[2],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[1],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo_target[0],          ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mtlo,                 ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mthi,                 ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[0],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[1],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[2],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[3],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[4],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[5],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[6],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[7],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[8],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[9],      ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[10],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[11],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[12],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[13],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[14],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[15],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[16],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[17],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[18],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[19],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[20],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[21],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[22],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[23],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[24],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[25],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[26],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[27],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[28],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[29],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[30],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[31],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[32],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[33],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[34],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[35],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[36],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[37],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[38],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[39],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[40],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[41],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[42],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[43],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[44],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[45],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[46],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[47],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[48],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[49],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[50],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[51],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[52],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[53],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[54],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[55],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[56],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[57],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[58],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[59],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[60],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[61],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_x[62],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[0],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[1],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[2],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[3],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[4],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[5],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[6],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[7],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[8],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[9],  ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[10], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[11], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[12], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[13], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[14], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[15], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[16], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[17], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[18], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[19], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[20], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[21], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[22], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[23], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[24], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[25], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[26], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[27], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[28], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[29], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[30], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[31], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[32], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[33], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[34], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[35], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[36], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[37], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[38], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[39], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[40], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[41], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[42], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[43], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[44], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[45], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[46], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[47], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[48], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[49], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[50], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[51], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[52], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[53], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[54], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[55], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[56], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[57], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[58], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[59], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[60], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[61], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[62], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_hi_lo[63], ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_y[28],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_y[29],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_y[30],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_y[31],     ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|mul:multiplier|R_done       ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_multicycle_lh_lb  ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_alt_sel[1],           ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[17],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[18],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[19],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[20],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[21],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[22],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[23],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[24],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[25],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[26],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[27],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[28],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[29],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[30],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_target[31],    ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[63],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[62],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[61],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[60],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[59],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[58],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[57],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[56],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[55],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[54],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[53],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[52],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[51],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[50],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[49],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[48],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[47],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[46],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[45],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[44],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[43],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[42],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[41],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[40],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[39],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[38],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[37],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[36],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[35],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[34],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[33],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[32],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_hi_lo[11],                ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_mul_commit,               ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_branch_delay_follows  ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_cop0_write        ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_timer_intr,          ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[2],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[3],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[4],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[5],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[6],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[7],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[8],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[9],            ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[10],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[11],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[12],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[13],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[14],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[15],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[16],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[17],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[18],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[19],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[20],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[21],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[22],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[23],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[24],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[25],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[26],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[27],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[28],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[29],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[30],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_EBASE[31],           ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[0],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[1],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[3],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[4],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[5],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[7],        ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[7],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[3],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[4],             ;
;                                                               ;                           ; glue_bram:glue_bram|timer:\G_timer:timer|R[14][8],                ;
;                                                               ;                           ; glue_bram:glue_bram|timer:\G_timer:timer|R[14][9],                ;
;                                                               ;                           ; glue_bram:glue_bram|timer:\G_timer:timer|R[14][11],               ;
;                                                               ;                           ; glue_bram:glue_bram|timer:\G_timer:timer|R[14][10],               ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[5],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[0],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[1]              ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_predict_taken     ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[2],              ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[3],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[4],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[5],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[6],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[7],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[8],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[9],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[10],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[11],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[12],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[13],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[14],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[15],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[16],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[17],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[18],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[19],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[20],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[21],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[22],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[23],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[24],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[25],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[26],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[27],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[28],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[29],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[30],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_PC_4[31],             ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[15],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[16],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[17],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[18],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[19],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[20],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[21],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[22],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[23],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[24],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[25],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[26],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[27],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[28],   ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_target[29]    ;
; glue_bram:glue_bram|pipeline:pipeline|IF_ID_fetch_in_progress ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[17],              ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[18],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[19],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[20],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[21],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[22],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[23],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[24],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[25],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[26],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[27],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[28],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[29],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[30],              ;
;                                                               ;                           ; glue_bram:glue_bram|pipeline:pipeline|IF_ID_EPC[31]               ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[2]          ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[2],        ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_wait                  ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_mul_compound      ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_multicycle_lh_lb,    ;
;                                                               ; due to stuck port data_in ; glue_bram:glue_bram|pipeline:pipeline|ID_EX_seb_seh_cycle         ;
; glue_bram:glue_bram|pipeline:pipeline|MEM_WB_multicycle_lh_lb ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|EX_MEM_branch_taken         ;
;                                                               ; due to stuck port data_in ;                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr[6]          ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_intr_mask[6]         ;
;                                                               ; due to stuck port data_in ;                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|ID_EX_di                ; Stuck at GND              ; glue_bram:glue_bram|pipeline:pipeline|R_mul_done                  ;
;                                                               ; due to stuck port data_in ;                                                                   ;
; glue_bram:glue_bram|pipeline:pipeline|R_cop0_compare[0]       ; Lost Fanouts              ; glue_bram:glue_bram|pipeline:pipeline|R_cop0_compare[16]          ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3497  ;
; Number of registers using Synchronous Clear  ; 202   ;
; Number of registers using Synchronous Load   ; 174   ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3041  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[0]            ; 1       ;
; vgaHdmi:video|vsync                                                ; 1       ;
; vgaHdmi:video|hsync                                                ; 2       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[1]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[2]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[3]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[4]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[23] ; 2       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[5]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[6]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[7]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[8]            ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[10]       ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[19] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[18] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[17] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[7]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[15] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[5]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[14] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[4]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[12] ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[2]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[1]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[0]        ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[9]  ; 1       ;
; glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[8]  ; 1       ;
; Total number of inverted registers = 27                            ;         ;
+--------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+---------------------------------------------+--------------------------------------------+------+
; Register Name                               ; Megafunction                               ; Type ;
+---------------------------------------------+--------------------------------------------+------+
; glue_bram:glue_bram|bram:bram|dbram_0[0..7] ; glue_bram:glue_bram|bram:bram|bram_0_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|ibram_0[0..7] ; glue_bram:glue_bram|bram:bram|bram_0_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|dbram_1[0..7] ; glue_bram:glue_bram|bram:bram|bram_1_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|ibram_1[0..7] ; glue_bram:glue_bram|bram:bram|bram_1_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|dbram_2[0..7] ; glue_bram:glue_bram|bram:bram|bram_2_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|ibram_2[0..7] ; glue_bram:glue_bram|bram:bram|bram_2_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|dbram_3[0..7] ; glue_bram:glue_bram|bram:bram|bram_3_rtl_0 ; RAM  ;
; glue_bram:glue_bram|bram:bram|ibram_3[0..7] ; glue_bram:glue_bram|bram:bram|bram_3_rtl_0 ; RAM  ;
; vgaHdmi:video|tempByte[0..7]                ; vgaHdmi:video|mem_rtl_0                    ; RAM  ;
+---------------------------------------------+--------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |glue|I2C_HDMI_Config:I2C|LUT_INDEX[2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |glue|vgaHdmi:video|pixelV[5]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_writeback_addr[0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_mem_data_out[15]                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_mem_data_out[30]                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_reg1_data[10]                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_reg1_data[17]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_writeback_addr[4]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[21]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_phase[2]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_mem_data_out[22]                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_alu_op2[5]                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_alu_op2[30]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|IF_ID_instruction[19]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_ex_data[1]                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_ex_data[17]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_ex_data[30]                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|timer:\G_timer:timer|Rx[0][5]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_phase[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_tickcnt[3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_mem_data_out[3]                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|timer:\G_timer:timer|R[1][2]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[0][9]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_alu_op2[4]                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_logic_data[27]                      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_MEM_logic_data[6]                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[5][27]                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[3][13]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[1][15]                            ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[3]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[4][16]                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[4][25]                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[4][5]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[4][14]                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[2][19]                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[2][25]                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[2][7]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[2][8]                             ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[3]                  ;
; 129:1              ; 2 bits    ; 172 LEs       ; 14 LEs               ; 158 LEs                ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|ID_EX_shift_funct[1]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[29]                        ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[1]                ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |glue|I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[3]                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[23]                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[13]                        ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[16]                        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[11]                        ;
; 27:1               ; 6 bits    ; 108 LEs       ; 102 LEs              ; 6 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[10]                        ;
; 27:1               ; 4 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|pipeline:pipeline|MEM_WB_mem_data[3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|tx_ser[1]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|R_baudrate[10]                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |glue|glue_bram:glue_bram|sio:\G_sio:0:sio_instance|rx_break_tickcnt[9]                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[0][17]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|R[1][17]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_eff_reg1[22]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_eff_alu_op2[31]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_eff_reg2[7]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift|Mux23                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift|Mux7                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|WB_writeback_data[17]                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift|Mux70                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift|Mux127                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|shift:shift|Mux107                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|EX_shamt[3]                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|IF_PC_next[16]                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|WB_writeback_data[10]                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|WB_writeback_data[0]                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |glue|glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|Mux19                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode|Mux57 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode|Mux80 ;
; 35:1               ; 3 bits    ; 69 LEs        ; 6 LEs                ; 63 LEs                 ; No         ; |glue|glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode|Mux54 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0|altsyncram_8912:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0|altsyncram_9912:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0|altsyncram_a912:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0|altsyncram_b912:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for vgaHdmi:video|altsyncram:mem_rtl_0|altsyncram_6cj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |glue ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; C_arch         ; 1     ; Signed Integer                              ;
; C_clk_freq     ; 100   ; Signed Integer                              ;
; C_bram_size    ; 32    ; Signed Integer                              ;
; C_debug        ; false ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                       ;
; I2C_Freq       ; 20000    ; Signed Integer                       ;
; LUT_SIZE       ; 31       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_50m:clock|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------+
; Parameter Name                       ; Value                  ; Type               ;
+--------------------------------------+------------------------+--------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String             ;
; fractional_vco_multiplier            ; false                  ; String             ;
; pll_type                             ; General                ; String             ;
; pll_subtype                          ; General                ; String             ;
; number_of_clocks                     ; 2                      ; Signed Integer     ;
; operation_mode                       ; direct                 ; String             ;
; deserialization_factor               ; 4                      ; Signed Integer     ;
; data_rate                            ; 0                      ; Signed Integer     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String             ;
; phase_shift0                         ; 0 ps                   ; String             ;
; duty_cycle0                          ; 50                     ; Signed Integer     ;
; output_clock_frequency1              ; 25.000000 MHz          ; String             ;
; phase_shift1                         ; 0 ps                   ; String             ;
; duty_cycle1                          ; 50                     ; Signed Integer     ;
; output_clock_frequency2              ; 0 MHz                  ; String             ;
; phase_shift2                         ; 0 ps                   ; String             ;
; duty_cycle2                          ; 50                     ; Signed Integer     ;
; output_clock_frequency3              ; 0 MHz                  ; String             ;
; phase_shift3                         ; 0 ps                   ; String             ;
; duty_cycle3                          ; 50                     ; Signed Integer     ;
; output_clock_frequency4              ; 0 MHz                  ; String             ;
; phase_shift4                         ; 0 ps                   ; String             ;
; duty_cycle4                          ; 50                     ; Signed Integer     ;
; output_clock_frequency5              ; 0 MHz                  ; String             ;
; phase_shift5                         ; 0 ps                   ; String             ;
; duty_cycle5                          ; 50                     ; Signed Integer     ;
; output_clock_frequency6              ; 0 MHz                  ; String             ;
; phase_shift6                         ; 0 ps                   ; String             ;
; duty_cycle6                          ; 50                     ; Signed Integer     ;
; output_clock_frequency7              ; 0 MHz                  ; String             ;
; phase_shift7                         ; 0 ps                   ; String             ;
; duty_cycle7                          ; 50                     ; Signed Integer     ;
; output_clock_frequency8              ; 0 MHz                  ; String             ;
; phase_shift8                         ; 0 ps                   ; String             ;
; duty_cycle8                          ; 50                     ; Signed Integer     ;
; output_clock_frequency9              ; 0 MHz                  ; String             ;
; phase_shift9                         ; 0 ps                   ; String             ;
; duty_cycle9                          ; 50                     ; Signed Integer     ;
; output_clock_frequency10             ; 0 MHz                  ; String             ;
; phase_shift10                        ; 0 ps                   ; String             ;
; duty_cycle10                         ; 50                     ; Signed Integer     ;
; output_clock_frequency11             ; 0 MHz                  ; String             ;
; phase_shift11                        ; 0 ps                   ; String             ;
; duty_cycle11                         ; 50                     ; Signed Integer     ;
; output_clock_frequency12             ; 0 MHz                  ; String             ;
; phase_shift12                        ; 0 ps                   ; String             ;
; duty_cycle12                         ; 50                     ; Signed Integer     ;
; output_clock_frequency13             ; 0 MHz                  ; String             ;
; phase_shift13                        ; 0 ps                   ; String             ;
; duty_cycle13                         ; 50                     ; Signed Integer     ;
; output_clock_frequency14             ; 0 MHz                  ; String             ;
; phase_shift14                        ; 0 ps                   ; String             ;
; duty_cycle14                         ; 50                     ; Signed Integer     ;
; output_clock_frequency15             ; 0 MHz                  ; String             ;
; phase_shift15                        ; 0 ps                   ; String             ;
; duty_cycle15                         ; 50                     ; Signed Integer     ;
; output_clock_frequency16             ; 0 MHz                  ; String             ;
; phase_shift16                        ; 0 ps                   ; String             ;
; duty_cycle16                         ; 50                     ; Signed Integer     ;
; output_clock_frequency17             ; 0 MHz                  ; String             ;
; phase_shift17                        ; 0 ps                   ; String             ;
; duty_cycle17                         ; 50                     ; Signed Integer     ;
; clock_name_0                         ;                        ; String             ;
; clock_name_1                         ;                        ; String             ;
; clock_name_2                         ;                        ; String             ;
; clock_name_3                         ;                        ; String             ;
; clock_name_4                         ;                        ; String             ;
; clock_name_5                         ;                        ; String             ;
; clock_name_6                         ;                        ; String             ;
; clock_name_7                         ;                        ; String             ;
; clock_name_8                         ;                        ; String             ;
; clock_name_global_0                  ; false                  ; String             ;
; clock_name_global_1                  ; false                  ; String             ;
; clock_name_global_2                  ; false                  ; String             ;
; clock_name_global_3                  ; false                  ; String             ;
; clock_name_global_4                  ; false                  ; String             ;
; clock_name_global_5                  ; false                  ; String             ;
; clock_name_global_6                  ; false                  ; String             ;
; clock_name_global_7                  ; false                  ; String             ;
; clock_name_global_8                  ; false                  ; String             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer     ;
; m_cnt_bypass_en                      ; false                  ; String             ;
; m_cnt_odd_div_duty_en                ; false                  ; String             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer     ;
; n_cnt_bypass_en                      ; false                  ; String             ;
; n_cnt_odd_div_duty_en                ; false                  ; String             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en0                     ; false                  ; String             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en1                     ; false                  ; String             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en2                     ; false                  ; String             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en3                     ; false                  ; String             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en4                     ; false                  ; String             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en5                     ; false                  ; String             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en6                     ; false                  ; String             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en7                     ; false                  ; String             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en8                     ; false                  ; String             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en9                     ; false                  ; String             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en10                    ; false                  ; String             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en11                    ; false                  ; String             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en12                    ; false                  ; String             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en13                    ; false                  ; String             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en14                    ; false                  ; String             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en15                    ; false                  ; String             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en16                    ; false                  ; String             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer     ;
; c_cnt_bypass_en17                    ; false                  ; String             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer     ;
; pll_vco_div                          ; 1                      ; Signed Integer     ;
; pll_slf_rst                          ; false                  ; String             ;
; pll_bw_sel                           ; low                    ; String             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String             ;
; pll_cp_current                       ; 0                      ; Signed Integer     ;
; pll_bwctrl                           ; 0                      ; Signed Integer     ;
; pll_fractional_division              ; 1                      ; Signed Integer     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer     ;
; pll_dsm_out_sel                      ; 1st_order              ; String             ;
; mimic_fbclk_type                     ; gclk                   ; String             ;
; pll_fbclk_mux_1                      ; glb                    ; String             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer     ;
; refclk1_frequency                    ; 0 MHz                  ; String             ;
; pll_clkin_0_src                      ; clk_0                  ; String             ;
; pll_clkin_1_src                      ; clk_0                  ; String             ;
; pll_clk_loss_sw_en                   ; false                  ; String             ;
; pll_auto_clk_sw_en                   ; false                  ; String             ;
; pll_manu_clk_sw_en                   ; false                  ; String             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String             ;
+--------------------------------------+------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram          ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; c_clk_freq           ; 100                              ; Signed Integer  ;
; c_arch               ; 1                                ; Signed Integer  ;
; c_big_endian         ; false                            ; Enumerated      ;
; c_mult_enable        ; true                             ; Enumerated      ;
; c_branch_likely      ; true                             ; Enumerated      ;
; c_sign_extend        ; true                             ; Enumerated      ;
; c_ll_sc              ; false                            ; Enumerated      ;
; c_pc_mask            ; 00000000000000011111111111111111 ; Unsigned Binary ;
; c_exceptions         ; true                             ; Enumerated      ;
; c_cop0_count         ; true                             ; Enumerated      ;
; c_cop0_compare       ; true                             ; Enumerated      ;
; c_cop0_config        ; true                             ; Enumerated      ;
; c_branch_prediction  ; true                             ; Enumerated      ;
; c_full_shifter       ; true                             ; Enumerated      ;
; c_result_forwarding  ; true                             ; Enumerated      ;
; c_load_aligner       ; true                             ; Enumerated      ;
; c_movn_movz          ; false                            ; Enumerated      ;
; c_debug              ; false                            ; Enumerated      ;
; c_bram_size          ; 32                               ; Signed Integer  ;
; c_boot_spi           ; false                            ; Enumerated      ;
; c_sio                ; 1                                ; Signed Integer  ;
; c_sio_init_baudrate  ; 115200                           ; Signed Integer  ;
; c_sio_fixed_baudrate ; false                            ; Enumerated      ;
; c_sio_break_detect   ; true                             ; Enumerated      ;
; c_spi                ; 0                                ; Signed Integer  ;
; c_spi_turbo_mode     ; 0000                             ; Unsigned Binary ;
; c_spi_fixed_speed    ; 1111                             ; Unsigned Binary ;
; c_simple_in          ; 32                               ; Signed Integer  ;
; c_simple_out         ; 32                               ; Signed Integer  ;
; c_gpio               ; 32                               ; Signed Integer  ;
; c_timer              ; true                             ; Enumerated      ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline ;
+----------------------------+----------------------------------+--------------------+
; Parameter Name             ; Value                            ; Type               ;
+----------------------------+----------------------------------+--------------------+
; c_arch                     ; 1                                ; Signed Integer     ;
; c_big_endian               ; false                            ; Enumerated         ;
; c_mult_enable              ; true                             ; Enumerated         ;
; c_mul_acc                  ; false                            ; Enumerated         ;
; c_mul_reg                  ; false                            ; Enumerated         ;
; c_branch_likely            ; true                             ; Enumerated         ;
; c_sign_extend              ; true                             ; Enumerated         ;
; c_movn_movz                ; false                            ; Enumerated         ;
; c_ll_sc                    ; false                            ; Enumerated         ;
; c_exceptions               ; true                             ; Enumerated         ;
; c_pc_mask                  ; 00000000000000011111111111111111 ; Unsigned Binary    ;
; c_init_pc                  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; c_clk_freq                 ; 100                              ; Signed Integer     ;
; c_cache                    ; false                            ; Enumerated         ;
; c_cpuid                    ; 0                                ; Signed Integer     ;
; c_cop0_count               ; true                             ; Enumerated         ;
; c_cop0_compare             ; true                             ; Enumerated         ;
; c_cop0_config              ; true                             ; Enumerated         ;
; c_result_forwarding        ; true                             ; Enumerated         ;
; c_branch_prediction        ; true                             ; Enumerated         ;
; c_bp_global_depth          ; 6                                ; Signed Integer     ;
; c_load_aligner             ; true                             ; Enumerated         ;
; c_full_shifter             ; true                             ; Enumerated         ;
; c_reg_if_pc                ; false                            ; Enumerated         ;
; c_regfile_synchronous_read ; false                            ; Enumerated         ;
; c_debug                    ; false                            ; Enumerated         ;
+----------------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; c_cache        ; false ; Enumerated                                                                                     ;
; c_mul_reg      ; false ; Enumerated                                                                                     ;
; c_ll_sc        ; false ; Enumerated                                                                                     ;
; c_exceptions   ; true  ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; c_synchronous_read ; false ; Enumerated                                                            ;
; c_debug            ; false ; Enumerated                                                            ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|alu:alu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; c_sign_extend  ; true  ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|shift:shift ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; c_load_aligner ; true  ; Enumerated                                                            ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; c_big_endian   ; false ; Enumerated                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|pipeline:pipeline|mul:multiplier ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; c_skip_mux     ; true  ; Enumerated                                                               ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|sio:\G_sio:0:sio_instance ;
+-------------------------+--------+---------------------------------------------------------+
; Parameter Name          ; Value  ; Type                                                    ;
+-------------------------+--------+---------------------------------------------------------+
; c_clk_freq              ; 100    ; Signed Integer                                          ;
; c_big_endian            ; false  ; Enumerated                                              ;
; c_init_baudrate         ; 115200 ; Signed Integer                                          ;
; c_fixed_baudrate        ; false  ; Enumerated                                              ;
; c_break_detect          ; true   ; Enumerated                                              ;
; c_break_detect_delay_ms ; 200    ; Signed Integer                                          ;
; c_break_resets_baudrate ; true   ; Enumerated                                              ;
; c_tx_only               ; false  ; Enumerated                                              ;
; c_bypass                ; false  ; Enumerated                                              ;
+-------------------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; c_addr_bits    ; 3     ; Signed Integer                                                   ;
; c_bits         ; 32    ; Signed Integer                                                   ;
; c_pullup       ; false ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|timer:\G_timer:timer ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; c_ocps             ; 2     ; Signed Integer                                           ;
; c_icps             ; 2     ; Signed Integer                                           ;
; c_period_frac      ; 0     ; Signed Integer                                           ;
; c_have_afc         ; true  ; Enumerated                                               ;
; c_afc_immediate_sp ; true  ; Enumerated                                               ;
; c_have_intr        ; true  ; Enumerated                                               ;
; c_pres             ; 10    ; Signed Integer                                           ;
; c_bits             ; 12    ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_bram:glue_bram|bram:bram ;
+----------------------------+-------+---------------------------------------+
; Parameter Name             ; Value ; Type                                  ;
+----------------------------+-------+---------------------------------------+
; c_bram_size                ; 32    ; Signed Integer                        ;
; c_bram_const_init          ; true  ; Enumerated                            ;
; c_arch                     ; 1     ; Signed Integer                        ;
; c_big_endian               ; false ; Enumerated                            ;
; c_boot_spi                 ; false ; Enumerated                            ;
; c_write_protect_bootloader ; true  ; Enumerated                            ;
+----------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                        ; Type               ;
+------------------------------------+----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped            ;
; WIDTH_A                            ; 8                                            ; Untyped            ;
; WIDTHAD_A                          ; 13                                           ; Untyped            ;
; NUMWORDS_A                         ; 8192                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WIDTH_B                            ; 8                                            ; Untyped            ;
; WIDTHAD_B                          ; 13                                           ; Untyped            ;
; NUMWORDS_B                         ; 8192                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped            ;
; BYTE_SIZE                          ; 8                                            ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; INIT_FILE                          ; db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_8912                              ; Untyped            ;
+------------------------------------+----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                        ; Type               ;
+------------------------------------+----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped            ;
; WIDTH_A                            ; 8                                            ; Untyped            ;
; WIDTHAD_A                          ; 13                                           ; Untyped            ;
; NUMWORDS_A                         ; 8192                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WIDTH_B                            ; 8                                            ; Untyped            ;
; WIDTHAD_B                          ; 13                                           ; Untyped            ;
; NUMWORDS_B                         ; 8192                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped            ;
; BYTE_SIZE                          ; 8                                            ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; INIT_FILE                          ; db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_9912                              ; Untyped            ;
+------------------------------------+----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                        ; Type               ;
+------------------------------------+----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped            ;
; WIDTH_A                            ; 8                                            ; Untyped            ;
; WIDTHAD_A                          ; 13                                           ; Untyped            ;
; NUMWORDS_A                         ; 8192                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WIDTH_B                            ; 8                                            ; Untyped            ;
; WIDTHAD_B                          ; 13                                           ; Untyped            ;
; NUMWORDS_B                         ; 8192                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped            ;
; BYTE_SIZE                          ; 8                                            ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; INIT_FILE                          ; db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_a912                              ; Untyped            ;
+------------------------------------+----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                        ; Type               ;
+------------------------------------+----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped            ;
; WIDTH_A                            ; 8                                            ; Untyped            ;
; WIDTHAD_A                          ; 13                                           ; Untyped            ;
; NUMWORDS_A                         ; 8192                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WIDTH_B                            ; 8                                            ; Untyped            ;
; WIDTHAD_B                          ; 13                                           ; Untyped            ;
; NUMWORDS_B                         ; 8192                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped            ;
; BYTE_SIZE                          ; 8                                            ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; INIT_FILE                          ; db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_b912                              ; Untyped            ;
+------------------------------------+----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaHdmi:video|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 8                    ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6cj1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaHdmi:video|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 3              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaHdmi:video|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 3              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 5                                                     ;
; Entity Instance                           ; glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; vgaHdmi:video|altsyncram:mem_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|timer:\G_timer:timer"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sign       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; icp_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst"                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; gpio_pullup ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|mul:multiplier" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; clk_enable ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|alu:alu" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; seb_seh_select ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rdd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode"                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; madd         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ll           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_i_line ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_d_line ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram|pipeline:pipeline"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; dmem_cache_wait  ; Input  ; Info     ; Stuck at GND                                                                        ;
; snoop_cycle      ; Input  ; Info     ; Stuck at GND                                                                        ;
; flush_i_line     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_d_line     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; intr[5..4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; intr[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; debug_in_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_clk_ena    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_debug      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_active     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_bram:glue_bram"                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; sio_break          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sck            ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; spi_ss             ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; spi_mosi           ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; spi_miso           ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; simple_out[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio[127..32]      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio[15..0]        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_50m:clock|altera_pll:altera_pll_i"                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_50m:clock"                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C|I2C_Controller:u0"                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; W_R   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C"                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3497                        ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 2815                        ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 89                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 103                         ;
;     SCLR              ; 51                          ;
;     SCLR SLD          ; 18                          ;
;     SLD               ; 29                          ;
;     plain             ; 344                         ;
; arriav_io_obuf        ; 19                          ;
; arriav_lcell_comb     ; 2585                        ;
;     arith             ; 335                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 163                         ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 32                          ;
;     extend            ; 540                         ;
;         7 data inputs ; 540                         ;
;     normal            ; 1710                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 254                         ;
;         4 data inputs ; 207                         ;
;         5 data inputs ; 605                         ;
;         6 data inputs ; 405                         ;
; boundary_port         ; 66                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 19.60                       ;
; Average LUT depth     ; 4.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 19 21:49:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_bram -c glue_riscv_32k
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 3 design units, including 3 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/i2c/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_WRITE_WDATA.v Line: 1
    Info (12023): Found entity 2: I2C_Controller File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_Controller.v Line: 58
    Info (12023): Found entity 3: I2C_HDMI_Config File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_HDMI_Config.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/vgahdmi.v
    Info (12023): Found entity 1: vgaHdmi File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/spi.vhd
    Info (12022): Found design unit 1: spi-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/soc/spi.vhd Line: 61
    Info (12023): Found entity 1: spi File: C:/Users/Dan/Documents/f32c/rtl/soc/spi.vhd Line: 34
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd
    Info (12022): Found design unit 1: boot_block_pack File: C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd
    Info (12022): Found design unit 1: boot_sio_rv32el File: C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd
    Info (12022): Found design unit 1: boot_sio_mi32el File: C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd
    Info (12022): Found design unit 1: boot_sio_mi32eb File: C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd
    Info (12022): Found design unit 1: boot_rom_mi32el File: C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/simotor_v.v
    Info (12023): Found entity 1: simotor_v File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor_v.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/simotor.vhd
    Info (12022): Found design unit 1: simotor-syn File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor.vhd Line: 32
    Info (12023): Found entity 1: simotor File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/rotary_decoder_v.v
    Info (12023): Found entity 1: rotary_decoder_v File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder_v.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/rotary_decoder.vhd
    Info (12022): Found design unit 1: rotary_decoder-syn File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder.vhd Line: 25
    Info (12023): Found entity 1: rotary_decoder File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/pid.vhd
    Info (12022): Found design unit 1: pid-arch File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/pid.vhd Line: 69
    Info (12023): Found entity 1: pid File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/pid.vhd Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/ctrlpid_v.v
    Info (12023): Found entity 1: ctrlpid_v File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid_v.v Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/ctrlpid.vhd
    Info (12022): Found design unit 1: ctrlpid-syn File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid.vhd Line: 39
    Info (12023): Found entity 1: ctrlpid File: C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/glue_bram.vhd
    Info (12022): Found design unit 1: glue_bram-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 94
    Info (12023): Found entity 1: glue_bram File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/timer.vhd
    Info (12022): Found design unit 1: timer-arch File: C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd Line: 66
    Info (12023): Found entity 1: timer File: C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/idecode_rv32.vhd
    Info (12022): Found design unit 1: idecode_rv32-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd Line: 73
    Info (12023): Found entity 1: idecode_rv32 File: C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/idecode_mi32.vhd
    Info (12022): Found design unit 1: idecode_mi32-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_mi32.vhd Line: 80
    Info (12023): Found entity 1: idecode_mi32 File: C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_mi32.vhd Line: 35
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_rv32.vhd
    Info (12022): Found design unit 1: rv32_pack File: C:/Users/Dan/Documents/f32c/rtl/cpu/defs_rv32.vhd Line: 32
Info (12021): Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_mi32.vhd
    Info (12022): Found design unit 1: mi32_pack File: C:/Users/Dan/Documents/f32c/rtl/cpu/defs_mi32.vhd Line: 32
Info (12021): Found 2 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_f32c.vhd
    Info (12022): Found design unit 1: f32c_pack File: C:/Users/Dan/Documents/f32c/rtl/cpu/defs_f32c.vhd Line: 36
    Info (12022): Found design unit 2: f32c_pack-body File: C:/Users/Dan/Documents/f32c/rtl/cpu/defs_f32c.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/alu.vhd Line: 44
    Info (12023): Found entity 1: alu File: C:/Users/Dan/Documents/f32c/rtl/cpu/alu.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/shift.vhd
    Info (12022): Found design unit 1: shift-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/shift.vhd Line: 51
    Info (12023): Found entity 1: shift File: C:/Users/Dan/Documents/f32c/rtl/cpu/shift.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/mul_iter.vhd
    Info (12022): Found design unit 1: mul-arch_x File: C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd Line: 45
    Info (12023): Found entity 1: mul File: C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 106
    Info (12023): Found entity 1: pipeline File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/loadalign.vhd
    Info (12022): Found design unit 1: loadalign-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/cpu/loadalign.vhd Line: 47
    Info (12023): Found entity 1: loadalign File: C:/Users/Dan/Documents/f32c/rtl/cpu/loadalign.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/debug.vhd
    Info (12022): Found design unit 1: debug-x File: C:/Users/Dan/Documents/f32c/rtl/cpu/debug.vhd Line: 97
    Info (12023): Found entity 1: debug File: C:/Users/Dan/Documents/f32c/rtl/cpu/debug.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/sio.vhd
    Info (12022): Found design unit 1: sio-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/soc/sio.vhd Line: 72
    Info (12023): Found entity 1: sio File: C:/Users/Dan/Documents/f32c/rtl/soc/sio.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(144) File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 144
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(145) File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 145
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(146) File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 146
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(147) File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 147
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/bram.vhd
    Info (12022): Found design unit 1: bram-x File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 72
    Info (12023): Found entity 1: bram File: C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd Line: 47
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(56) File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 56
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(57) File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 57
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(58) File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/reg1w2r.vhd
    Info (12022): Found design unit 1: reg1w2r-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 50
    Info (12023): Found entity 1: reg1w2r File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/bptrace.vhd
    Info (12022): Found design unit 1: bptrace-Structure File: C:/Users/Dan/Documents/f32c/rtl/generic/bptrace.vhd Line: 45
    Info (12023): Found entity 1: bptrace File: C:/Users/Dan/Documents/f32c/rtl/generic/bptrace.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/gpio.vhd
    Info (12022): Found design unit 1: gpio-arch File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 55
    Info (12023): Found entity 1: gpio File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd
    Info (12022): Found design unit 1: glue-Behavioral File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 70
    Info (12023): Found entity 1: glue File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 36
Info (12127): Elaborating entity "glue" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(86): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 86
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(87): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 87
Warning (10296): VHDL warning at top_bram_riscv_32k.vhd(161): ignored assignment of value to null range File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 161
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(149): port or argument "simple_in" has 26/32 unassociated elements File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 149
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(149): port or argument "simple_out" has 14/32 unassociated elements File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 149
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(149): port or argument "gpio" has 112/128 unassociated elements File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 149
Info (12128): Elaborating entity "vgaHdmi" for hierarchy "vgaHdmi:video" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 116
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(60): truncated value with size 32 to match size of target (7) File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 60
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(61): truncated value with size 32 to match size of target (6) File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 61
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(63): truncated value with size 32 to match size of target (3) File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 63
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(64): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 64
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:I2C" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 132
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:I2C|I2C_Controller:u0" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_HDMI_Config.v Line: 80
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:I2C|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_Controller.v Line: 86
Info (12128): Elaborating entity "pll_50m" for hierarchy "pll_50m:clock" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 140
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_50m:clock|altera_pll:altera_pll_i" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_50m:clock|altera_pll:altera_pll_i" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v Line: 88
Info (12133): Instantiated megafunction "pll_50m:clock|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "glue_bram" for hierarchy "glue_bram:glue_bram" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 149
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(86): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 86
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(87): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 87
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(134): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 134
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(137): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 137
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(222): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 222
Warning (10036): Verilog HDL or VHDL warning at glue_bram.vhd(115): object "icp_enable" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at glue_bram.vhd(136): used implicit default value for signal "from_spi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 136
Warning (10541): VHDL Signal Declaration warning at glue_bram.vhd(143): used implicit default value for signal "sio_to_debug_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at glue_bram.vhd(144): object "debug_to_sio_data" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 144
Warning (10541): VHDL Signal Declaration warning at glue_bram.vhd(145): used implicit default value for signal "deb_sio_rx_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at glue_bram.vhd(145): used implicit default value for signal "deb_sio_tx_busy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at glue_bram.vhd(145): object "deb_sio_tx_strobe" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at glue_bram.vhd(146): used implicit default value for signal "deb_tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at glue_bram.vhd(147): object "debug_debug" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 147
Warning (10492): VHDL Process Statement warning at glue_bram.vhd(244): signal "io_addr_strobe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 244
Warning (10492): VHDL Process Statement warning at glue_bram.vhd(244): signal "dmem_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 244
Warning (10445): VHDL Subtype or Type Declaration warning at glue_bram.vhd(303): subtype or type has null range File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 303
Info (12128): Elaborating entity "pipeline" for hierarchy "glue_bram:glue_bram|pipeline:pipeline" File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 154
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(101): used implicit default value for signal "debug_debug" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 101
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(115): used implicit default value for signal "IF_bpredict_index" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(122): used implicit default value for signal "IF_ID_bpredict_score" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(131): used implicit default value for signal "ID_branch_likely" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 131
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(131): used implicit default value for signal "ID_jump_cycle" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 131
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(133): used implicit default value for signal "ID_cmov_cycle" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 133
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(133): used implicit default value for signal "ID_cmov_condition" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 133
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(161): used implicit default value for signal "ID_seb_seh_cycle" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 161
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(162): used implicit default value for signal "ID_seb_seh_select" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 162
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(231): object "EX_MEM_branch_cycle" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 231
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(233): object "EX_MEM_bpredict_score" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 233
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(236): object "EX_MEM_bpredict_index" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 236
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(273): object "MEM_WB_instruction" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(274): object "MEM_WB_PC" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 274
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(291): object "R_cop0_config" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 291
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(292): object "R_cop0_EPC" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 292
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(294): object "R_cop0_BD" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 294
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(296): object "R_cop0_EX_code" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 296
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(302): used implicit default value for signal "trace_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 302
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(303): object "reg_trace_data" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 303
Warning (10492): VHDL Process Statement warning at pipeline.vhd(984): signal "EX_eff_alu_op2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 984
Warning (10492): VHDL Process Statement warning at pipeline.vhd(985): signal "EX_from_alu_addsubx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 985
Warning (10492): VHDL Process Statement warning at pipeline.vhd(987): signal "EX_eff_alu_op2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 987
Warning (10492): VHDL Process Statement warning at pipeline.vhd(988): signal "EX_from_alu_addsubx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 988
Warning (10492): VHDL Process Statement warning at pipeline.vhd(990): signal "EX_from_alu_addsubx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 990
Warning (10492): VHDL Process Statement warning at pipeline.vhd(992): signal "EX_from_alu_addsubx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 992
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1308): signal "MEM_running" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 1308
Warning (10873): Using initial value X (don't care) for net "debug_out_data" at pipeline.vhd(97) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 97
Warning (10873): Using initial value X (don't care) for net "debug_in_busy" at pipeline.vhd(96) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 96
Warning (10873): Using initial value X (don't care) for net "debug_out_strobe" at pipeline.vhd(98) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 98
Warning (10873): Using initial value X (don't care) for net "debug_active" at pipeline.vhd(102) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 102
Warning (10873): Using initial value X (don't care) for net "ID_EX_seb_seh_select" at pipeline.vhd(196) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 196
Warning (10873): Using initial value X (don't care) for net "EX_MEM_flush_i_line" at pipeline.vhd(248) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "EX_MEM_flush_d_line" at pipeline.vhd(248) File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 248
Info (12128): Elaborating entity "idecode_rv32" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:\G_idecode_rv32:idecode" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 517
Warning (10036): Verilog HDL or VHDL warning at idecode_rv32.vhd(74): object "unsupported_instr" assigned a value but never read File: C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd Line: 74
Info (12128): Elaborating entity "reg1w2r" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 548
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(77): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 77
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(78): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 78
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(79): signal "RD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 79
Warning (10030): Net "RD.data_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.waddr_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.we_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 52
Info (12128): Elaborating entity "alu" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|alu:alu" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 876
Info (12128): Elaborating entity "shift" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|shift:shift" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 902
Info (12128): Elaborating entity "loadalign" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 1364
Info (12128): Elaborating entity "mul" for hierarchy "glue_bram:glue_bram|pipeline:pipeline|mul:multiplier" File: C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd Line: 1382
Warning (10492): VHDL Process Statement warning at mul_iter.vhd(53): signal "clk_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd Line: 53
Info (12128): Elaborating entity "sio" for hierarchy "glue_bram:glue_bram|sio:\G_sio:0:sio_instance" File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 200
Info (12128): Elaborating entity "gpio" for hierarchy "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst" File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 330
Info (12128): Elaborating entity "timer" for hierarchy "glue_bram:glue_bram|timer:\G_timer:timer" File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 354
Warning (10541): VHDL Signal Declaration warning at timer.vhd(84): used implicit default value for signal "L_fractional_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd Line: 84
Info (12128): Elaborating entity "bram" for hierarchy "glue_bram:glue_bram|bram:bram" File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 374
Warning (12161): Node "glue_bram:glue_bram|gpio[127]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[126]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[125]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[124]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[123]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[122]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[121]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[120]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[119]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[118]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[117]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[116]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[115]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[114]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[113]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[112]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[111]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[110]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[109]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[108]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[107]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[106]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[105]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[104]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[103]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[102]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[101]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[100]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[99]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[98]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[97]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[96]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[95]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[94]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[93]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[92]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[91]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[90]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[89]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[88]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[87]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[86]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[85]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[84]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[83]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[82]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[81]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[80]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[79]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[78]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[77]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[76]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[75]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[74]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[73]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[72]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[71]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[70]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[69]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[68]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[67]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[66]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[65]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[64]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[63]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[62]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[61]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[60]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[59]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[58]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[57]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[56]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[55]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[54]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[53]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[52]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[51]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[50]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[49]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[48]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[47]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[46]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[45]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[44]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[43]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[42]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[41]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[40]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[39]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[38]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[37]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[36]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[35]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[34]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[33]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio[32]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd Line: 90
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[31]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[30]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[29]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[28]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[27]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[26]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[25]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[24]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[23]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[22]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[21]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[20]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[19]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[18]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[17]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[16]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 51
Warning (276027): Inferred dual-clock RAM node "vgaHdmi:video|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile|R1" is uninferred due to asynchronous read logic File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 52
    Info (276007): RAM logic "glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile|R2" is uninferred due to asynchronous read logic File: C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd Line: 52
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[15]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[14]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[13]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[12]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[11]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[10]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[9]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[8]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[7]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[6]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[5]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[4]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[3]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[2]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[1]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
    Warning (13049): Converted tri-state buffer "glue_bram:glue_bram|gpio:\G_gpio:0:gpio_inst|gpio_phys[0]~synth" feeding internal logic into a wire File: C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd Line: 50
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_bram:glue_bram|bram:bram|bram_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_bram:glue_bram|bram:bram|bram_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_bram:glue_bram|bram:bram|bram_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_bram:glue_bram|bram:bram|bram_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgaHdmi:video|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgaHdmi:video|Div0" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgaHdmi:video|Div1" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 61
Info (12130): Elaborated megafunction instantiation "glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0"
Info (12133): Instantiated megafunction "glue_bram:glue_bram|bram:bram|altsyncram:bram_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8912.tdf
    Info (12023): Found entity 1: altsyncram_8912 File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_8912.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0"
Info (12133): Instantiated megafunction "glue_bram:glue_bram|bram:bram|altsyncram:bram_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9912.tdf
    Info (12023): Found entity 1: altsyncram_9912 File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_9912.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0"
Info (12133): Instantiated megafunction "glue_bram:glue_bram|bram:bram|altsyncram:bram_2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a912.tdf
    Info (12023): Found entity 1: altsyncram_a912 File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_a912.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0"
Info (12133): Instantiated megafunction "glue_bram:glue_bram|bram:bram|altsyncram:bram_3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b912.tdf
    Info (12023): Found entity 1: altsyncram_b912 File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_b912.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vgaHdmi:video|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vgaHdmi:video|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6cj1.tdf
    Info (12023): Found entity 1: altsyncram_6cj1 File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_6cj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vgaHdmi:video|lpm_divide:Div0" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 60
Info (12133): Instantiated megafunction "vgaHdmi:video|lpm_divide:Div0" with the following parameter: File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/lpm_divide_dbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/alt_u_div_cve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vgaHdmi:video|lpm_divide:Div1" File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 61
Info (12133): Instantiated megafunction "vgaHdmi:video|lpm_divide:Div1" with the following parameter: File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpioa[32]" has no driver File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 57
    Warning (13040): bidirectional pin "gpioa[33]" has no driver File: C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd Line: 57
Info (286030): Timing-Driven Synthesis is running
Info (17049): 375 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/glue_riscv_32k.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_50m:clock|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_50m:clock|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 5485 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 5377 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 229 warnings
    Info: Peak virtual memory: 771 megabytes
    Info: Processing ended: Tue Nov 19 21:50:27 2019
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/glue_riscv_32k.map.smsg.


