/*
 * Copyright (C) 2014 Spreadtrum Communications Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

/* IMPORTANT:
 *
 * TODO:
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/stat.h>
#include <linux/err.h>
#include <linux/delay.h>
#include <linux/of.h>
#include <linux/of_device.h>
/* FIXME: */
#include <soc/sprd/arch_lock.h>
#include <soc/sprd/adi.h>
#include <soc/sprd/sci_glb_regs.h>
#include <soc/sprd/sci.h>

#include "sprd_otp.h"
#include "__regs_ana_efuse.h"



#define EFUSE_BLOCK_MAX                 ( 32 )

#define ANA_REGS_EFUSE_BASE             ( ANA_EFS_BASE )

#ifdef CONFIG_ADIE_SC2731
#define EFUSE_BLOCK_WIDTH               ( 16 )	/* bit counts */
#else
#define EFUSE_BLOCK_WIDTH               ( 8 )	/* bit counts */
#endif

static DEFINE_MUTEX(adie_efuse_mtx);

#if 0
void adie_efuse_workaround(void)
{
#ifdef CONFIG_ADIE_SC2731
#define REG_ADI_GSSI_CFG0					(SPRD_ADI_PHYS + 0x20)
#else
#define REG_ADI_GSSI_CFG0					(SPRD_ADI_PHYS + 0x1c)
#endif

/** BIT_RF_GSSI_SCK_ALL_IN
   * 0: sclk auto gate
   * 1: sclk always on
*/
#define BIT_RF_GSSI_SCK_ALL_IN		BIT(30)
	sci_glb_write(REG_ADI_GSSI_CFG0,
		      BIT_RF_GSSI_SCK_ALL_IN, BIT_RF_GSSI_SCK_ALL_IN);
}
#endif
static void adie_efuse_lock(void)
{
	mutex_lock(&adie_efuse_mtx);
}

static void adie_efuse_unlock(void)
{
	mutex_unlock(&adie_efuse_mtx);
}

static void adie_efuse_reset(void)
{
}

static void __adie_efuse_power_on(void)
{
	sci_adi_set(ANA_REG_GLB_ARM_MODULE_EN, BIT_ANA_EFS_EN);
	/* FIXME: rtc_efs only for prog
	   sci_adi_set(ANA_REG_GLB_RTC_CLK_EN, BIT_RTC_EFS_EN);
	 */

	/* FIXME: sclk always on or not ? */
	/* adie_efuse_workaround(); */
}

static void __adie_efuse_power_off(void)
{
	/* FIXME: rtc_efs only for prog
	   sci_adi_clr(ANA_REG_GLB_RTC_CLK_EN, BIT_RTC_EFS_EN);
	 */
	sci_adi_clr(ANA_REG_GLB_ARM_MODULE_EN, BIT_ANA_EFS_EN);
}

static __inline int __adie_efuse_wait_clear(u32 bits)
{
	int ret = 0;
	unsigned long timeout;
	u32 bit_status = 1;
        u32 val;
	printk("wait %x\n", sci_adi_read(ANA_REG_EFUSE_STATUS));

	/* wait for maximum of 3000 msec */
	timeout = jiffies + msecs_to_jiffies(3000);
	  while (bit_status) {
		val = sci_adi_read(ANA_REG_EFUSE_STATUS);
#ifdef CONFIG_ADIE_SC2731
		bit_status = (~val)& bits;
#else
        bit_status = val & bits;
#endif
		if (time_after(jiffies, timeout)) {
			WARN_ON(1);
			ret = -ETIMEDOUT;
			break;
		}
		cpu_relax();
	}
	return ret;
}

static u32 adie_efuse_read(int blk_index)
{
	u32 val = 0;

	printk("adie efuse read %d\n", blk_index);
	adie_efuse_lock();
	__adie_efuse_power_on();
	/* enable adie_efuse module clk and power before */

	/* FIXME: set read timing, why 0x20 (default value)
	   sci_adi_raw_write(ANA_REG_EFUSE_RD_TIMING_CTRL,
	   BITS_EFUSE_RD_TIMING(0x20));
	 */
#ifdef CONFIG_ADIE_SC2731
	if (IS_ERR_VALUE(__adie_efuse_wait_clear(BIT_STANDBY_BUSY)))
		goto out;
#endif
	sci_adi_raw_write(ANA_REG_EFUSE_BLOCK_INDEX,
			  BITS_READ_WRITE_INDEX(blk_index));
	sci_adi_raw_write(ANA_REG_EFUSE_MODE_CTRL, BIT_RD_START);
#ifdef CONFIG_ADIE_SC2731
	if (IS_ERR_VALUE(__adie_efuse_wait_clear(BIT_NORMAL_RD_DONE)))
		goto out;
#else
	if (IS_ERR_VALUE(__adie_efuse_wait_clear(BIT_READ_BUSY)))
		goto out;
#endif
	val = sci_adi_read(ANA_REG_EFUSE_DATA_RD);
#ifndef CONFIG_ADIE_SC2731
	/* FIXME: reverse the otp value */
	val = BITS_EFUSE_DATA_RD(~val);
#endif
#ifdef CONFIG_ADIE_SC2731
	sci_adi_clr(ANA_REG_EFUSE_STATUS, BIT_NORMAL_RD_DONE);
#endif
out:
	__adie_efuse_power_off();
	adie_efuse_unlock();
	return val;
}

static struct sprd_otp_operations adie_efuse_ops = {
	.reset = adie_efuse_reset,
	.read = adie_efuse_read,
};

u32 __adie_efuse_read(int blk_index)
{
	return adie_efuse_ops.read(blk_index);
}

EXPORT_SYMBOL_GPL(__adie_efuse_read);

u32 __adie_efuse_read_bits(int bit_index, int length)
{
	int i, blk_index = (int)bit_index / EFUSE_BLOCK_WIDTH;
	int blk_max = DIV_ROUND_UP(bit_index + length, EFUSE_BLOCK_WIDTH);
	u32 val = 0;
	pr_debug("otp read blk %d - %d\n", blk_index, blk_max);
	/* FIXME: length should not bigger than 8 */
	for (i = blk_index; i < blk_max; i++) {
		val |= __adie_efuse_read(i)
		    << ((i - blk_index) * EFUSE_BLOCK_WIDTH);
	}
	//pr_debug("val=%08x\n", val);
	val >>= (bit_index & (EFUSE_BLOCK_WIDTH - 1));
	val &= BIT(length) - 1;
	pr_debug("otp read bits %d ++ %d 0x%08x\n\n", bit_index, length, val);
	return val;
}
EXPORT_SYMBOL_GPL(__adie_efuse_read_bits);

static ssize_t adie_efuse_block_show(struct device *dev,
				     struct device_attribute *attr, char *buf)
{
	return sprintf(buf, "adie efuse blocks: %uX%ubits\n",
		       EFUSE_BLOCK_MAX, EFUSE_BLOCK_WIDTH);
}

static ssize_t adie_efuse_block_dump(struct device *dev,
				     struct device_attribute *attr, char *buf)
{
	int i, idx;
	char *p = buf;

	p += sprintf(p, "adie efuse blocks dump:\n");
#ifdef CONFIG_ADIE_SC2731
	p += sprintf(p, "    15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0");
#else
	p += sprintf(p, "    7 6 5 4 3 2 1 0");
#endif
	for (idx = 0; idx < EFUSE_BLOCK_MAX; idx++) {
		u32 val = __adie_efuse_read(idx);
		p += sprintf(p, "\n%02d  ", idx);
		for (i = EFUSE_BLOCK_WIDTH - 1; i >= 0; --i)
			p += sprintf(p, "%s ", (val & BIT(i)) ? "1" : "0");
	}
	p += sprintf(p, "\n");
	return p - buf;
}

static DEVICE_ATTR(block, S_IRUGO, adie_efuse_block_show, NULL);
static DEVICE_ATTR(dump, S_IRUGO, adie_efuse_block_dump, NULL);

int __init sprd_adie_efuse_init(void)
{
	int ret;
	void *dev;
	dev =
	    sprd_otp_register("sprd_adie_efuse_otp", &adie_efuse_ops,
			      EFUSE_BLOCK_MAX, EFUSE_BLOCK_WIDTH / 8);
	if (IS_ERR_OR_NULL(dev))
		return PTR_ERR(dev);

	ret = device_create_file(dev, &dev_attr_block);
	ret |= device_create_file(dev, &dev_attr_dump);
	if (ret)
		return ret;

	return 0;
}
