
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:24:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:353)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:354)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:356)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:361)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 262 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 24s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1998, ed: 6207, lv: 7, pw: 3664.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s CPU user time : 44s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 44s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 51s CPU sys time : 0s MEM : 2416388KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 2416388KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1983
[EFX-0000 INFO] EFX_FF          : 	2163
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:25:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_4f73e11fbe8042c6b7b2be7a8d0c0f39" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_4f73e11fbe8042c6b7b2be7a8d0c0f39" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_4f73e11fbe8042c6b7b2be7a8d0c0f39" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_4f73e11fbe8042c6b7b2be7a8d0c0f39" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_4f73e11fbe8042c6b7b2be7a8d0c0f39(DATA_BYTE_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_4f73e11fbe8042c6b7b2be7a8d0c0f39(DATA_BYTE_WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_4f73e11fbe8042c6b7b2be7a8d0c0f39(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_4f73e11fbe8042c6b7b2be7a8d0c0f39(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 159 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 22s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 630, ed: 2002, lv: 5, pw: 5861.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 28s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 28s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1617 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 2416396KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2615
[EFX-0000 INFO] EFX_FF          : 	2674
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:34:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:353)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:354)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:356)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:361)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 24s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2004, ed: 6308, lv: 7, pw: 3701.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s CPU user time : 45s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 45s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 52s CPU sys time : 0s MEM : 3586224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 3586224KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1990
[EFX-0000 INFO] EFX_FF          : 	2163
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:35:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 150 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 27s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 637, ed: 2019, lv: 6, pw: 5865.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 33s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 33s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1619 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 43s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 44s CPU sys time : 0s MEM : 3586560KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2625
[EFX-0000 INFO] EFX_FF          : 	2681
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:46:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:353)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:354)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:356)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:361)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 24s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2013, ed: 6336, lv: 7, pw: 3704.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s CPU user time : 45s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 45s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 52s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 53s CPU sys time : 0s MEM : 3920816KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1999
[EFX-0000 INFO] EFX_FF          : 	2163
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 12:47:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 22s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 22s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 619, ed: 1917, lv: 6, pw: 5846.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 27s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1617 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 37s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 3920816KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2615
[EFX-0000 INFO] EFX_FF          : 	2677
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:15:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:353)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:354)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:356)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:361)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 261 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 23s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1983, ed: 6307, lv: 7, pw: 3734.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s CPU user time : 43s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 50s CPU sys time : 0s MEM : 1278588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 1278588KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1968
[EFX-0000 INFO] EFX_FF          : 	2163
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:16:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 158 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 22s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 644, ed: 2024, lv: 5, pw: 5844.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 28s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1617 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 37s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 1278604KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2612
[EFX-0000 INFO] EFX_FF          : 	2674
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:31:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 914 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 808 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 22s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1493, ed: 4680, lv: 7, pw: 2914.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s CPU user time : 39s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 808 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 46s CPU sys time : 0s MEM : 2524472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 47s CPU sys time : 0s MEM : 2524472KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1478
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:32:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1427 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 801 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 158 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 20s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 633, ed: 1979, lv: 6, pw: 4877.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1412 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 801 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 34s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 35s CPU sys time : 0s MEM : 2524320KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2113
[EFX-0000 INFO] EFX_FF          : 	2216
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:55:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:3532)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110)" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 914 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 808 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 218 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 22s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1480, ed: 4737, lv: 7, pw: 2901.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s CPU user time : 39s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 808 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 46s CPU sys time : 0s MEM : 3734224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 46s CPU sys time : 0s MEM : 3734224KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1464
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 14:56:37
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1427 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 801 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 162 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 20s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 617, ed: 1963, lv: 5, pw: 4854.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 25s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1412 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 801 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 33s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 3734396KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2077
[EFX-0000 INFO] EFX_FF          : 	2213
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:02:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4479)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4837)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4838)
[EFX-0011 VERI-WARNING] port 'probe24' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:196)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:569)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:270)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5560)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5765)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4914)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011111)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4656)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4606)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:479)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0011 VERI-WARNING] input port 'probe24[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5566)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5567)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5777)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:494)
[EFX-0200 WARNING] Removing redundant signal : din[94]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4669)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4948)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4949)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1105)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:353)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:354)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:356)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:361)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:152)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011111)" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011110,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 266 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 24s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2011, ed: 6256, lv: 7, pw: 3705.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s CPU user time : 44s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 44s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1119 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1064 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 51s CPU sys time : 0s MEM : 4939192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 4939192KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1996
[EFX-0000 INFO] EFX_FF          : 	2163
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:03:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 158 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 22s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 610, ed: 1934, lv: 6, pw: 5852.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 28s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 28s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1617 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1057 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 4939152KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	2610
[EFX-0000 INFO] EFX_FF          : 	2678
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:15:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 370 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 37s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3131, ed: 9877, lv: 7, pw: 6045.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s CPU user time : 60s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 60s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s CPU user time : 73s CPU sys time : 0s MEM : 4429584KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 74s CPU sys time : 0s MEM : 4429584KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	3115
[EFX-0000 INFO] EFX_FF          : 	3561
[EFX-0000 INFO] EFX_RAM_5K      : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:16:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2554 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 593 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 29s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 29s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 608, ed: 1925, lv: 6, pw: 8006.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 35s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2131 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 49s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 4429528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	3686
[EFX-0000 INFO] EFX_FF          : 	3665
[EFX-0000 INFO] EFX_RAM_5K      : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:27:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 14s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 19s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 371 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 37s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3143, ed: 9620, lv: 7, pw: 5953.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s CPU user time : 64s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 64s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 77s CPU sys time : 0s MEM : 5379248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 78s CPU sys time : 0s MEM : 5379248KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	3128
[EFX-0000 INFO] EFX_FF          : 	3561
[EFX-0000 INFO] EFX_RAM_5K      : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:28:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 161 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2554 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 606 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 29s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 644, ed: 2005, lv: 6, pw: 8049.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 36s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 36s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 50s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 5379208KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	3740
[EFX-0000 INFO] EFX_FF          : 	3666
[EFX-0000 INFO] EFX_RAM_5K      : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:49:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 14s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 20s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 370 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 37s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3133, ed: 9727, lv: 7, pw: 5972.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 62s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 62s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2040 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 75s CPU sys time : 0s MEM : 5645864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 76s CPU sys time : 0s MEM : 5645864KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	3119
[EFX-0000 INFO] EFX_FF          : 	3561
[EFX-0000 INFO] EFX_RAM_5K      : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:50:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2554 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 630 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 29s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 29s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 646, ed: 2029, lv: 5, pw: 8064.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 35s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 50s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 5645888KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	3727
[EFX-0000 INFO] EFX_FF          : 	3663
[EFX-0000 INFO] EFX_RAM_5K      : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 15:59:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 3s CPU user time : 14s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=15)" end (Real time : 1s CPU user time : 15s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 15s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 19s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 19s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 25s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 27s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 29s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 29s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2087 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1546 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 387 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 48s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 48s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4367, ed: 13986, lv: 7, pw: 8177.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 35s CPU user time : 83s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 83s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2087 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1546 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 97s CPU sys time : 1s MEM : 5719392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 98s CPU sys time : 1s MEM : 5719392KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	121
[EFX-0000 INFO] EFX_LUT4        : 	4361
[EFX-0000 INFO] EFX_FF          : 	3613
[EFX-0000 INFO] EFX_RAM_5K      : 	1488
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:01:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2596 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 618 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 37s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 632, ed: 1983, lv: 6, pw: 10701.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 44s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 45s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2172 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 59s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 61s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	207
[EFX-0000 INFO] EFX_LUT4        : 	4951
[EFX-0000 INFO] EFX_FF          : 	3713
[EFX-0000 INFO] EFX_RAM_5K      : 	1492
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:03:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 15s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 21s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 22s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2065 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 376 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 39s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3303, ed: 10426, lv: 7, pw: 6361.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s CPU user time : 64s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 64s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2065 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 78s CPU sys time : 0s MEM : 5719360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 78s CPU sys time : 0s MEM : 5719360KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	3295
[EFX-0000 INFO] EFX_FF          : 	3589
[EFX-0000 INFO] EFX_RAM_5K      : 	372
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:05:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2576 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1540 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 613 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 30s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 638, ed: 2011, lv: 6, pw: 8482.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2153 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1540 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 51s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 5719336KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3894
[EFX-0000 INFO] EFX_FF          : 	3693
[EFX-0000 INFO] EFX_RAM_5K      : 	376
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:32:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4575)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4933)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4934)
[EFX-0011 VERI-WARNING] port 'probe48' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:665)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:366)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5656)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5861)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5010)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4752)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4702)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:575)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:444)
[EFX-0011 VERI-WARNING] input port 'probe48[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5662)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:590)
[EFX-0200 WARNING] Removing redundant signal : din[185]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4765)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5044)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5045)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1200)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1216)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:449)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:452)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:457)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:224)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111010,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010111001,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 15s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 20s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 22s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2065 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 380 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 39s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3344, ed: 10543, lv: 7, pw: 6428.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s CPU user time : 64s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 64s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2065 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 77s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 78s CPU sys time : 0s MEM : 6900460KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	3332
[EFX-0000 INFO] EFX_FF          : 	3589
[EFX-0000 INFO] EFX_RAM_5K      : 	372
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:34:12
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. r_scl, driver: i5, type PRIM_INV (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:148)
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6900460KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2576 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:38:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 725 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s CPU user time : 49s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 49s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4129, ed: 13283, lv: 7, pw: 7715.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s CPU user time : 89s CPU sys time : 1s MEM : 6723660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 89s CPU sys time : 1s MEM : 6723660KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 107s CPU sys time : 1s MEM : 6723660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 108s CPU sys time : 1s MEM : 6723660KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4114
[EFX-0000 INFO] EFX_FF          : 	4206
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 16:40:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 594 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 34s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 647, ed: 2013, lv: 6, pw: 10154.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 41s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 60s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 61s CPU sys time : 0s MEM : 6723660KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4727
[EFX-0000 INFO] EFX_FF          : 	4340
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:20:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 727 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s CPU user time : 48s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 49s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4101, ed: 13200, lv: 8, pw: 7654.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 39s CPU user time : 88s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 88s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 106s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 107s CPU sys time : 0s MEM : 7724992KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4082
[EFX-0000 INFO] EFX_FF          : 	4219
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:22:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 167 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 588 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 34s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 34s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 627, ed: 1981, lv: 5, pw: 10122.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 40s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 167 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 60s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 61s CPU sys time : 0s MEM : 7724992KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4679
[EFX-0000 INFO] EFX_FF          : 	4344
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:50:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 49s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 49s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4144, ed: 13241, lv: 7, pw: 7698.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s CPU user time : 89s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 90s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 108s CPU sys time : 0s MEM : 9065492KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 109s CPU sys time : 0s MEM : 9065492KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4125
[EFX-0000 INFO] EFX_FF          : 	4207
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:52:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 9065468KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:53:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 706 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 49s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 49s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4160, ed: 13349, lv: 7, pw: 7747.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s CPU user time : 89s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 90s CPU sys time : 0s MEM : 9065436KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 108s CPU sys time : 1s MEM : 9065436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 109s CPU sys time : 1s MEM : 9065436KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4143
[EFX-0000 INFO] EFX_FF          : 	4196
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 16, 2024 17:55:02
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 144 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 593 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 656, ed: 2063, lv: 5, pw: 10181.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 42s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 144 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 61s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 62s CPU sys time : 0s MEM : 9065468KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4766
[EFX-0000 INFO] EFX_FF          : 	4315
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 10:55:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 721 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 49s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 49s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4112, ed: 13161, lv: 7, pw: 7693.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s CPU user time : 89s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 89s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 108s CPU sys time : 0s MEM : 1486900KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 109s CPU sys time : 0s MEM : 1486900KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4094
[EFX-0000 INFO] EFX_FF          : 	4207
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 10:57:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 598 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 36s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 644, ed: 2007, lv: 6, pw: 10133.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 43s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 62s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 63s CPU sys time : 0s MEM : 1486868KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	305
[EFX-0000 INFO] EFX_LUT4        : 	4702
[EFX-0000 INFO] EFX_FF          : 	4326
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:03:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 24s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 720 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s CPU user time : 54s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 54s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4137, ed: 13366, lv: 7, pw: 7727.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 51s CPU user time : 105s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 105s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 123s CPU sys time : 0s MEM : 1488192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 124s CPU sys time : 0s MEM : 1488192KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4123
[EFX-0000 INFO] EFX_FF          : 	4207
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:05:11
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 166 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 587 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 608, ed: 1913, lv: 6, pw: 10127.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 42s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 61s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 63s CPU sys time : 0s MEM : 1488180KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4700
[EFX-0000 INFO] EFX_FF          : 	4335
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:21:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 725 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s CPU user time : 50s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4176, ed: 13245, lv: 7, pw: 7703.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 43s CPU user time : 93s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 93s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 111s CPU sys time : 0s MEM : 2717924KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 112s CPU sys time : 0s MEM : 2717924KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4161
[EFX-0000 INFO] EFX_FF          : 	4206
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:22:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 169 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 588 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 643, ed: 2015, lv: 5, pw: 10198.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 43s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 62s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 64s CPU sys time : 0s MEM : 2717896KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4770
[EFX-0000 INFO] EFX_FF          : 	4331
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:45:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 718 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 50s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4180, ed: 13309, lv: 7, pw: 7741.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s CPU user time : 91s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 92s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 110s CPU sys time : 0s MEM : 2272984KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 111s CPU sys time : 0s MEM : 2272984KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4159
[EFX-0000 INFO] EFX_FF          : 	4208
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 17:47:24
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 156 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 599 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 35s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 661, ed: 2029, lv: 6, pw: 10212.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 42s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 42s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 61s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 63s CPU sys time : 0s MEM : 2273008KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4790
[EFX-0000 INFO] EFX_FF          : 	4319
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 18:38:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 725 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 49s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4149, ed: 13299, lv: 7, pw: 7696.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s CPU user time : 91s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 91s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 110s CPU sys time : 0s MEM : 3641916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 111s CPU sys time : 0s MEM : 3641916KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4131
[EFX-0000 INFO] EFX_FF          : 	4206
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 17, 2024 18:40:51
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 607 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 661, ed: 2025, lv: 6, pw: 10182.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 42s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 42s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 61s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 62s CPU sys time : 0s MEM : 3642068KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	305
[EFX-0000 INFO] EFX_LUT4        : 	4763
[EFX-0000 INFO] EFX_FF          : 	4324
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 18, 2024 17:32:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 164636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s CPU user time : 50s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4165, ed: 13385, lv: 7, pw: 7749.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s CPU user time : 91s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 92s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 110s CPU sys time : 0s MEM : 298388KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 111s CPU sys time : 0s MEM : 298388KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4150
[EFX-0000 INFO] EFX_FF          : 	4207
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 18, 2024 17:34:12
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 110948KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 111076KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 111844KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 112484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 112484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 112868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 113636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 113892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 113892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 113892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 113892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 132708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 132836KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 132836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 132836KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 132836KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 597 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 225244KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 225244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 664, ed: 2052, lv: 6, pw: 10205.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 42s CPU sys time : 0s MEM : 225244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 225244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 154 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 62s CPU sys time : 0s MEM : 263700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 63s CPU sys time : 0s MEM : 263700KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4781
[EFX-0000 INFO] EFX_FF          : 	4319
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 18, 2024 17:57:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s CPU user time : 50s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4186, ed: 13130, lv: 7, pw: 7696.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s CPU user time : 92s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 92s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 110s CPU sys time : 0s MEM : 1485976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 111s CPU sys time : 0s MEM : 1485976KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4170
[EFX-0000 INFO] EFX_FF          : 	4196
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 18, 2024 17:59:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master/I2C_Master.v:80)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (rst=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_101be2e76448450f80e6b691e7f1d835" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_101be2e76448450f80e6b691e7f1d835(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_101be2e76448450f80e6b691e7f1d835(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_Master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2552 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 143 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 565 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 676, ed: 2122, lv: 5, pw: 10266.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 43s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2028 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'scl_in' with 143 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 62s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 63s CPU sys time : 0s MEM : 1485940KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	304
[EFX-0000 INFO] EFX_LUT4        : 	4818
[EFX-0000 INFO] EFX_FF          : 	4320
[EFX-0000 INFO] EFX_RAM_5K      : 	378
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:01:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4971)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:160)
[EFX-0011 VERI-WARNING] port 'probe46' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:329)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4739)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:702)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5898)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4604)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5047)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4789)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:612)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:481)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0011 VERI-WARNING] input port 'probe46[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5699)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[2]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1242)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5910)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0200 WARNING] Removing redundant signal : din[183]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4802)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5081)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5082)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1235)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1237)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1238)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:138)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010111000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010110111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 272 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 721 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 50s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4149, ed: 13226, lv: 7, pw: 7671.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s CPU user time : 91s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 91s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 2041 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2036 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 159 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 109s CPU sys time : 0s MEM : 1496260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 110s CPU sys time : 0s MEM : 1496260KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	220
[EFX-0000 INFO] EFX_LUT4        : 	4129
[EFX-0000 INFO] EFX_FF          : 	4196
[EFX-0000 INFO] EFX_RAM_5K      : 	374
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:03:38
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:23:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4937)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4938)
[EFX-0011 VERI-WARNING] port 'probe49' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:296)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:669)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:370)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5660)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5660)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5660)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5660)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110001,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5865)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5865)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010011,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5014)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4756)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4706)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:579)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:594)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:448)
[EFX-0011 VERI-WARNING] input port 'probe49[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5666)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5667)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5877)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5877)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:594)
[EFX-0200 WARNING] Removing redundant signal : din[211]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4769)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5048)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5049)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1204)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1205)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1209)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1220)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:453)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:227)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110001,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010100,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010011,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010011,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2305 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1655 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 360 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 42s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3552, ed: 11260, lv: 7, pw: 6974.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 68s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 68s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1655 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 83s CPU sys time : 0s MEM : 2686296KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 84s CPU sys time : 0s MEM : 2686296KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	3544
[EFX-0000 INFO] EFX_FF          : 	3940
[EFX-0000 INFO] EFX_RAM_5K      : 	424
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:24:27
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:66)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[0]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[2]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[6]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[7]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_rd_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:148)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_valid_out'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:37)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2719 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1651 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1386 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 503, ed: 1613, lv: 5, pw: 8589.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2095 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1651 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 50s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 2686488KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	190
[EFX-0000 INFO] EFX_LUT4        : 	3911
[EFX-0000 INFO] EFX_FF          : 	3737
[EFX-0000 INFO] EFX_RAM_5K      : 	428
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:44:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 418 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s CPU user time : 50s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4102, ed: 12950, lv: 7, pw: 8038.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s CPU user time : 83s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 84s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 102s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 103s CPU sys time : 0s MEM : 3997560KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	4093
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 19, 2024 18:45:56
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:66)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[0]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[2]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[6]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[7]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_rd_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:148)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_valid_out'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:37)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3125 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1357 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 36s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 516, ed: 1660, lv: 5, pw: 9927.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 43s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2485 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 60s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 61s CPU sys time : 0s MEM : 3997560KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	190
[EFX-0000 INFO] EFX_LUT4        : 	4538
[EFX-0000 INFO] EFX_FF          : 	4348
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:09:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 26s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 420 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 50s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4094, ed: 12707, lv: 7, pw: 7946.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 34s CPU user time : 85s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 103s CPU sys time : 0s MEM : 1509980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 104s CPU sys time : 0s MEM : 1509980KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4086
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:11:03
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:13:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 416 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s CPU user time : 51s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4089, ed: 12925, lv: 7, pw: 8057.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s CPU user time : 84s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 84s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 102s CPU sys time : 0s MEM : 1524832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 103s CPU sys time : 0s MEM : 1524832KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4078
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:15:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cctrl.en_ack'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:76)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[0]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[2]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[6]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[7]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_rd_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_valid_out'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:37)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3126 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1380 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 36s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 503, ed: 1617, lv: 5, pw: 9863.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 42s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2476 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 59s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 60s CPU sys time : 0s MEM : 1524824KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4495
[EFX-0000 INFO] EFX_FF          : 	4343
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:30:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 26s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 417 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 51s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4103, ed: 12852, lv: 7, pw: 8008.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 31s CPU user time : 82s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 82s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 100s CPU sys time : 0s MEM : 2784768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 101s CPU sys time : 0s MEM : 2784768KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4094
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:32:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[0]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[2]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[6]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[7]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_rd_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:149)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_valid_out'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3126 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1397 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 36s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 517, ed: 1685, lv: 5, pw: 9922.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 43s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 43s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2476 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 60s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 61s CPU sys time : 0s MEM : 2784728KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4527
[EFX-0000 INFO] EFX_FF          : 	4343
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:43:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 3897308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:44:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 415 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s CPU user time : 49s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4132, ed: 12965, lv: 7, pw: 8053.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 31s CPU user time : 80s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 80s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 98s CPU sys time : 0s MEM : 3897288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 99s CPU sys time : 0s MEM : 3897288KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4123
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 11:46:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[0]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[2]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[6]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_reg_addr[7]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_rd_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:149)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_valid_out'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:38)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_out[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3125 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1423 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 36s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 506, ed: 1612, lv: 5, pw: 9912.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 42s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2464 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 59s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 60s CPU sys time : 0s MEM : 3897280KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4549
[EFX-0000 INFO] EFX_FF          : 	4325
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:03:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 417 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 50s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4086, ed: 13251, lv: 7, pw: 8168.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s CPU user time : 83s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 83s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 101s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 102s CPU sys time : 0s MEM : 4414664KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4076
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:04:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3125 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 36s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 514, ed: 1653, lv: 5, pw: 9848.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 43s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2468 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 60s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 61s CPU sys time : 0s MEM : 4414664KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4484
[EFX-0000 INFO] EFX_FF          : 	4335
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:23:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 26s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 415 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 50s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4077, ed: 13037, lv: 7, pw: 8108.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 32s CPU user time : 82s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 83s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 100s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 102s CPU sys time : 0s MEM : 4878848KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4067
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:25:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3124 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2081 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 34s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 446, ed: 1423, lv: 4, pw: 9684.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 40s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 40s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2389 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 55s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 56s CPU sys time : 0s MEM : 4878848KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4403
[EFX-0000 INFO] EFX_FF          : 	4256
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:28:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 26s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 415 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s CPU user time : 51s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 4879004KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4090, ed: 12644, lv: 7, pw: 7947.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 32s CPU user time : 83s CPU sys time : 1s MEM : 4879004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 84s CPU sys time : 1s MEM : 4879004KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 101s CPU sys time : 1s MEM : 4879004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 102s CPU sys time : 1s MEM : 4879004KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4082
[EFX-0000 INFO] EFX_FF          : 	4561
[EFX-0000 INFO] EFX_RAM_5K      : 	502
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:30:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3124 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2071 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 440, ed: 1395, lv: 5, pw: 9691.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 40s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 40s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2395 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1867 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 56s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 57s CPU sys time : 0s MEM : 4878916KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4409
[EFX-0000 INFO] EFX_FF          : 	4262
[EFX-0000 INFO] EFX_RAM_5K      : 	506
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 12:57:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4627)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4985)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4986)
[EFX-0011 VERI-WARNING] port 'probe61' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:344)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:717)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5708)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5913)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4619)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5062)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4804)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:627)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:496)
[EFX-0011 VERI-WARNING] input port 'probe61[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5714)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5715)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5925)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:642)
[EFX-0200 WARNING] Removing redundant signal : din[250]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4817)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5096)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5097)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1250)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1252)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1253)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1268)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:501)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:502)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:504)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:509)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:263)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011111011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011111010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 26s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2710 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1871 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 416 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 50s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 5049244KB)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 13:01:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4631)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4989)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4990)
[EFX-0011 VERI-WARNING] port 'probe62' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:721)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4623)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5066)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4808)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4758)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:631)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:500)
[EFX-0011 VERI-WARNING] input port 'probe62[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5718)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5719)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0200 WARNING] Removing redundant signal : din[258]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4821)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5100)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5101)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1254)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1256)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1261)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1272)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:505)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:508)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:513)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe71[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 25s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 418 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s CPU user time : 51s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4262, ed: 13461, lv: 7, pw: 8353.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 34s CPU user time : 85s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 85s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 103s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 104s CPU sys time : 0s MEM : 5049204KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4251
[EFX-0000 INFO] EFX_FF          : 	4686
[EFX-0000 INFO] EFX_RAM_5K      : 	518
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 13:03:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3213 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1911 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1412 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 35s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 493, ed: 1567, lv: 5, pw: 9990.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 41s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1911 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 58s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 59s CPU sys time : 0s MEM : 5049204KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4600
[EFX-0000 INFO] EFX_FF          : 	4360
[EFX-0000 INFO] EFX_RAM_5K      : 	522
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:15:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4631)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4989)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4990)
[EFX-0011 VERI-WARNING] port 'probe62' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:721)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4623)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5066)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4808)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4758)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:631)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:500)
[EFX-0011 VERI-WARNING] input port 'probe62[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5718)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5719)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0200 WARNING] Removing redundant signal : din[258]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4821)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5100)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5101)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1254)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1256)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1261)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1272)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:505)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:508)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:513)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe71[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 419 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s CPU user time : 51s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4245, ed: 13456, lv: 7, pw: 8324.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s CPU user time : 84s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 84s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 102s CPU sys time : 0s MEM : 6115344KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 103s CPU sys time : 0s MEM : 6115344KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4235
[EFX-0000 INFO] EFX_FF          : 	4686
[EFX-0000 INFO] EFX_RAM_5K      : 	518
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:17:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3213 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1911 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1430 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s CPU user time : 35s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 505, ed: 1613, lv: 5, pw: 9995.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 41s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1911 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 58s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 59s CPU sys time : 0s MEM : 6115308KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4590
[EFX-0000 INFO] EFX_FF          : 	4360
[EFX-0000 INFO] EFX_RAM_5K      : 	522
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:42:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4631)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4989)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4990)
[EFX-0011 VERI-WARNING] port 'probe62' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:348)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:721)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5712)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5917)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4623)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5066)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4808)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4758)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:631)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:500)
[EFX-0011 VERI-WARNING] input port 'probe62[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5718)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5719)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5929)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:646)
[EFX-0200 WARNING] Removing redundant signal : din[258]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4821)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5100)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5101)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1254)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1256)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1257)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1261)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1272)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:505)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:508)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:513)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe65[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe66[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe67[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe68[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe69[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe70[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe71[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:266)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000010,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 418 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s CPU user time : 51s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4264, ed: 13481, lv: 7, pw: 8340.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s CPU user time : 85s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2791 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1915 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s CPU user time : 103s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 104s CPU sys time : 0s MEM : 6368196KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	4255
[EFX-0000 INFO] EFX_FF          : 	4686
[EFX-0000 INFO] EFX_RAM_5K      : 	518
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:44:19
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:47:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 25s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 385 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 43s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 44s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3555, ed: 11247, lv: 7, pw: 6843.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 31s CPU user time : 74s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 74s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 89s CPU sys time : 1s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 90s CPU sys time : 1s MEM : 6368196KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3545
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:48:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 15s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:49:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 374 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 43s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3532, ed: 11050, lv: 7, pw: 6821.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 71s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 71s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 85s CPU sys time : 0s MEM : 6368196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 86s CPU sys time : 0s MEM : 6368196KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3524
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:50:52
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 942 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 31s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 531, ed: 1709, lv: 5, pw: 8880.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2311 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 52s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 6368140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	4000
[EFX-0000 INFO] EFX_FF          : 	3948
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:54:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 369 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 43s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3532, ed: 11249, lv: 7, pw: 6848.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 70s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 71s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 85s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 86s CPU sys time : 0s MEM : 6368228KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3521
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:56:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 943 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 515, ed: 1654, lv: 5, pw: 8847.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2311 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 52s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 53s CPU sys time : 0s MEM : 6368228KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	3979
[EFX-0000 INFO] EFX_FF          : 	3950
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 14:58:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 381 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 43s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3539, ed: 11177, lv: 7, pw: 6842.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s CPU user time : 71s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 71s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 85s CPU sys time : 0s MEM : 6183128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 86s CPU sys time : 0s MEM : 6183128KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3531
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:00:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 940 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 515, ed: 1669, lv: 5, pw: 8872.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2311 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 52s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 53s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	3992
[EFX-0000 INFO] EFX_FF          : 	4005
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:02:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 381 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 43s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3516, ed: 11166, lv: 7, pw: 6880.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 69s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 69s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 84s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 6049032KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3507
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:04:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 929 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 30s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 505, ed: 1604, lv: 5, pw: 8831.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 36s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2311 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 51s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 6049032KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	3964
[EFX-0000 INFO] EFX_FF          : 	3948
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:18:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 384 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 42s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3535, ed: 11260, lv: 7, pw: 6878.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 69s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 70s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 84s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 6016424KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3522
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:19:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2688 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 971 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 31s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 503, ed: 1599, lv: 5, pw: 8819.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2293 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 51s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 6016424KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	3974
[EFX-0000 INFO] EFX_FF          : 	3924
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:34:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 385 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 42s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3576, ed: 11291, lv: 7, pw: 6884.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 69s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 70s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 84s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 6018712KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3567
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:35:58
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2688 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 983 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 499, ed: 1587, lv: 5, pw: 8858.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2293 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 52s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 6018712KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	4012
[EFX-0000 INFO] EFX_FF          : 	3930
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:48:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 24s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 385 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 44s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 44s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3519, ed: 10958, lv: 7, pw: 6790.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 70s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 71s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 85s CPU sys time : 0s MEM : 5298500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 86s CPU sys time : 0s MEM : 5298500KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3511
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:49:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2688 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 937 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 31s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 498, ed: 1593, lv: 5, pw: 8827.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 51s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	3960
[EFX-0000 INFO] EFX_FF          : 	3942
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:51:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 22s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 381 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 42s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3468, ed: 11103, lv: 8, pw: 6814.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 69s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 69s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 83s CPU sys time : 0s MEM : 5298248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 84s CPU sys time : 0s MEM : 5298248KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3457
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 15:53:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2688 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 953 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 31s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 508, ed: 1625, lv: 5, pw: 8769.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 37s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 52s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 5298416KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	3912
[EFX-0000 INFO] EFX_FF          : 	3942
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:07:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 380 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 42s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3552, ed: 11213, lv: 7, pw: 6880.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 70s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 70s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 84s CPU sys time : 0s MEM : 6529172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 85s CPU sys time : 0s MEM : 6529172KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3542
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:08:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 58 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2688 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 939 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 495, ed: 1571, lv: 5, pw: 8846.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 37s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 51s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 6529004KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	3986
[EFX-0000 INFO] EFX_FF          : 	3942
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:32:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4587)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4945)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4946)
[EFX-0011 VERI-WARNING] port 'probe51' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:304)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:677)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:378)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5668)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5873)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4579)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5022)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4764)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4714)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:587)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:456)
[EFX-0011 VERI-WARNING] input port 'probe51[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5674)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5675)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5885)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:602)
[EFX-0200 WARNING] Removing redundant signal : din[205]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4777)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5056)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5057)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1210)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1212)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1213)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:461)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:462)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:464)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:469)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:233)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001110,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001101,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 385 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 43s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 44s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3551, ed: 11159, lv: 7, pw: 6839.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 70s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 70s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1641 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 85s CPU sys time : 1s MEM : 6595188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 86s CPU sys time : 1s MEM : 6595188KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3540
[EFX-0000 INFO] EFX_FF          : 	3881
[EFX-0000 INFO] EFX_RAM_5K      : 	412
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:34:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 942 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 31s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 563, ed: 1807, lv: 5, pw: 8888.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 38s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2306 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1637 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 53s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 54s CPU sys time : 0s MEM : 6595188KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4054
[EFX-0000 INFO] EFX_FF          : 	3943
[EFX-0000 INFO] EFX_RAM_5K      : 	416
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:51:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4961)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4962)
[EFX-0011 VERI-WARNING] port 'probe55' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:320)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:693)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:394)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4595)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5038)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4780)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:603)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:472)
[EFX-0011 VERI-WARNING] input port 'probe55[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5690)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5691)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0200 WARNING] Removing redundant signal : din[223]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4793)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5072)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5073)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1226)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1229)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1233)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1244)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:477)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:478)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:480)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:485)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 7564964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 24s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 26s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 26s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 400 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 47s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 47s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3736, ed: 11672, lv: 7, pw: 7241.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 30s CPU user time : 76s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 77s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 92s CPU sys time : 1s MEM : 7564964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 93s CPU sys time : 1s MEM : 7564964KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3725
[EFX-0000 INFO] EFX_FF          : 	4153
[EFX-0000 INFO] EFX_RAM_5K      : 	448
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 16:53:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2869 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 982 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 34s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 558, ed: 1808, lv: 5, pw: 9351.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 42s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2446 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 58s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 58s CPU sys time : 0s MEM : 7564812KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4233
[EFX-0000 INFO] EFX_FF          : 	4175
[EFX-0000 INFO] EFX_RAM_5K      : 	452
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:09:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4961)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4962)
[EFX-0011 VERI-WARNING] port 'probe55' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:320)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:693)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:394)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4595)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5038)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4780)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:603)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:472)
[EFX-0011 VERI-WARNING] input port 'probe55[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5690)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5691)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0200 WARNING] Removing redundant signal : din[223]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4793)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5072)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5073)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1226)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1229)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1233)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1244)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:477)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:478)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:480)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:485)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 24s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 7799484KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 403 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 45s CPU sys time : 1s MEM : 7799484KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 46s CPU sys time : 1s MEM : 7799484KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3737, ed: 11925, lv: 7, pw: 7343.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 29s CPU user time : 75s CPU sys time : 1s MEM : 7799484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 75s CPU sys time : 1s MEM : 7799484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 90s CPU sys time : 1s MEM : 7799484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 92s CPU sys time : 1s MEM : 7799484KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3728
[EFX-0000 INFO] EFX_FF          : 	4153
[EFX-0000 INFO] EFX_RAM_5K      : 	448
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:10:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7799424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2869 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:12:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4961)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4962)
[EFX-0011 VERI-WARNING] port 'probe55' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:320)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:693)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:394)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4595)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5038)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4780)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:603)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:472)
[EFX-0011 VERI-WARNING] input port 'probe55[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5690)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5691)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0200 WARNING] Removing redundant signal : din[223]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4793)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5072)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5073)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1226)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1229)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1233)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1244)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:477)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:478)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:480)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:485)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 400 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 46s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 46s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3766, ed: 11901, lv: 7, pw: 7357.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s CPU user time : 73s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 74s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 89s CPU sys time : 0s MEM : 7687564KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 90s CPU sys time : 0s MEM : 7687564KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3755
[EFX-0000 INFO] EFX_FF          : 	4153
[EFX-0000 INFO] EFX_RAM_5K      : 	448
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:13:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2869 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 972 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 33s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 33s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 563, ed: 1830, lv: 5, pw: 9395.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 41s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 41s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2446 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 56s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 57s CPU sys time : 0s MEM : 7301820KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4269
[EFX-0000 INFO] EFX_FF          : 	4175
[EFX-0000 INFO] EFX_RAM_5K      : 	452
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:47:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4961)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4962)
[EFX-0011 VERI-WARNING] port 'probe55' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:320)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:693)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:394)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5684)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5889)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4595)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5038)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4780)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:603)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:472)
[EFX-0011 VERI-WARNING] input port 'probe55[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5690)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5691)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5901)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:618)
[EFX-0200 WARNING] Removing redundant signal : din[223]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:4793)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5072)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:5073)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1226)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1228)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1229)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1233)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:1244)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:477)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:478)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:480)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:485)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe62[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe63[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe64[0]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_dbg/debug_top.v:245)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100000,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011011111,DATA_DEPTH=8192,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 394 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 45s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 45s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3783, ed: 11866, lv: 7, pw: 7308.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 29s CPU user time : 74s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 75s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1733 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 90s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 91s CPU sys time : 0s MEM : 7372448KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3774
[EFX-0000 INFO] EFX_FF          : 	4153
[EFX-0000 INFO] EFX_RAM_5K      : 	448
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 20, 2024 17:49:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO/I2C_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2c_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:67)
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[0]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[1]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[2]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[3]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[4]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[5]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[6]=1).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[7]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[8]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[9]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[10]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[11]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[12]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[13]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[14]=0).
[EFX-0266 WARNING] Module Instance 'i2cmaster' input pin tied to constant (i_divider[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[7]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[6]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[5]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[4]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[3]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i2cmaster.i_reg_addr[2]'. (/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/top.v:100)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a51c96a95f424469b7da29b24600982b(WR_DEPTH=1024,RD_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a51c96a95f424469b7da29b24600982b(STAGE=2,WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a51c96a95f424469b7da29b24600982b(WIDTH=11)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a51c96a95f424469b7da29b24600982b(SYNC_CLK=0,WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a51c96a95f424469b7da29b24600982b_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(CLKS_PER_BIT=435)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2869 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1012 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 33s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 33s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 562, ed: 1810, lv: 5, pw: 9407.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 40s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1729 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 56s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 57s CPU sys time : 0s MEM : 7372448KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	192
[EFX-0000 INFO] EFX_LUT4        : 	4282
[EFX-0000 INFO] EFX_FF          : 	4169
[EFX-0000 INFO] EFX_RAM_5K      : 	452
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
