<?xml version="1.0" encoding="utf-8"?><html><head><link rel="stylesheet" href="./assets/css/intelltr.css" /><link rel="stylesheet" href="./assets/css/styles.css" /></head><body><h1>NVL-H 1.0 - Platform Design Guideline</h1><h2>Revision History</h2><table><tr><th>External Rev</th><th>Internal Rev</th><th>Document</th><th>Description</th><th>Date</th><th>Owner</th></tr><tr><td /><td>1.0</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:58 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated series resistor value recommendation for this topology</td><td>07/04/25 08:57 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Added resistor placeholder at CLK signal</td><td>06/26/25 08:17 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.9</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Removed space on reference plane</td><td>06/04/25 06:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 06:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated series resistor R1 recommendation</td><td>06/04/25 02:08 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:05 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:36 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:30 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:33 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:23 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Corrected notes formating</td><td>03/19/25 05:46 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>Noted updated</td><td>09/23/25 12:13 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Changed title</td><td>01/16/25 02:39 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0306F913-AFE0-4BCD-9DE2-5D6DAA4F7F37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for thin PCB</td><td>04/24/25 01:29 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0326A139-48B8-4CF3-BCA1-87FF6EEC485F" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:37 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>add max length per PIF request. </td><td>09/25/25 02:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 09:04 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 09:04 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>minor amendment </td><td>04/24/25 02:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>amend segment length note</td><td>04/24/25 02:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>same max length for all PCB type</td><td>04/23/25 05:08 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>update max length</td><td>04/23/25 11:23 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>remove length</td><td>03/21/25 03:34 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>add length segment note</td><td>03/19/25 02:18 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>update solution space</td><td>03/19/25 02:15 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03308E29-853B-41A5-84E7-56F47FF1DE12" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</a></td><td>update length </td><td>01/17/25 10:36 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#03387825-7F95-4859-94E4-D7968D651D12" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support)</a></td><td>Formatting edits.</td><td>03/24/25 10:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03387825-7F95-4859-94E4-D7968D651D12" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support)</a></td><td>update length matching</td><td>01/23/25 09:35 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03387825-7F95-4859-94E4-D7968D651D12" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support)</a></td><td>Changed to Differential Clock (Gen5 support).</td><td>01/23/25 01:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#035A4CE1-A422-4C1C-807E-B804928A7B6A" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:39 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#035A4CE1-A422-4C1C-807E-B804928A7B6A" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Updated the document title for RDC #557111.</td><td>09/11/25 09:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#035A4CE1-A422-4C1C-807E-B804928A7B6A" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>add general guideline </td><td>06/04/25 11:32 PM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#035A4CE1-A422-4C1C-807E-B804928A7B6A" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>add voiding guide diagram</td><td>04/23/25 11:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#035A4CE1-A422-4C1C-807E-B804928A7B6A" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>selected TBT5</td><td>10/08/24 11:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:42 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:44 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03C8F96D-B56A-4F38-82B0-70090BD1FDD2" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology - Segment Lengths</a></td><td>update notes</td><td>01/16/25 01:22 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:40 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:42 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:09 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table on dutycycle and removed timing spec which already cover in THC IG</td><td>06/04/25 04:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table </td><td>06/03/25 01:19 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update duty cycle cable guideline for 36MHz</td><td>06/03/25 07:05 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>attachment</td><td>04/23/25 03:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated cable guideline freq</td><td>01/21/25 02:46 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update min len</td><td>01/16/25 10:28 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>added note to clarify max length need to met.</td><td>09/03/25 06:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>updated segment length to add up to max length.</td><td>05/21/25 04:10 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>change stackup to none as we can support same length for mainstream and thin stackup.</td><td>04/23/25 06:28 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 06:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>updating Premium 10L T3 stack up note as well.</td><td>10/28/24 05:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>Due to increase in  on die + package loss.</td><td>10/28/24 05:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Rx,Tx</a></td><td>add DSL, as not allowing DSL cause IPDS to note allow DSL simulation. stub requirement remains same as before</td><td>10/16/24 04:43 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:37 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:39 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Corrected notes formating</td><td>03/19/25 06:00 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05C7CF65-0011-4BFA-817A-1F6DF7510C32" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Update max length notes</td><td>01/15/25 08:21 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#06702803-F6FC-4618-94DA-02C1A90B1BD5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Device Down Topology</a></td><td>Added Post-channel Device Down topology</td><td>09/23/25 08:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 09:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Naming change from USB3.2 Gen2 to USB 3.2 Gen 2..</td><td>03/24/25 10:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Renamed from USB3.2 to USB3.2 Gen2.</td><td>03/18/25 02:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0689BBCE-A30C-43FC-A993-870FFA98BB64" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Tx</a></td><td>Max length segment note updated</td><td>09/24/25 10:17 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0689BBCE-A30C-43FC-A993-870FFA98BB64" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Tx</a></td><td>category changed</td><td>04/24/25 09:31 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#06BBE431-C7F9-4209-9E50-F8BC007FBCB6" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector</a></td><td>name change</td><td>04/24/25 05:27 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#06BBE431-C7F9-4209-9E50-F8BC007FBCB6" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector</a></td><td>new section</td><td>04/22/25 06:03 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#07887028-77F2-499B-868D-02D5FFFDD209" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology</a></td><td>Update figure/mrts/name</td><td>07/08/25 04:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#07887028-77F2-499B-868D-02D5FFFDD209" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#07887028-77F2-499B-868D-02D5FFFDD209" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#07887028-77F2-499B-868D-02D5FFFDD209" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology</a></td><td>Update EMC notes based on EMC team feedback</td><td>01/15/25 07:56 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added guideline for microstrip routing near connector</td><td>08/04/25 04:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Change the category from "None" to "Mainstream" to match to the PCB stackup category.</td><td>10/23/24 10:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#09633FF3-D074-421A-A97B-B999678E036C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Rx</a></td><td>updated max len segment note</td><td>09/19/25 07:33 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#09633FF3-D074-421A-A97B-B999678E036C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Rx</a></td><td>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</td><td>04/24/25 09:43 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#09E75B02-93A8-4783-A331-C77E2FBC4C90" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:04 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#09E75B02-93A8-4783-A331-C77E2FBC4C90" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Move min length to this section</td><td>09/19/25 04:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#09E75B02-93A8-4783-A331-C77E2FBC4C90" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update segment length for M10, M12 and M14</td><td>07/07/25 01:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#09E75B02-93A8-4783-A331-C77E2FBC4C90" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Updated max length segment notes and max length total notes</td><td>04/21/25 02:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:59 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Move min length requirement to this section.</td><td>09/19/25 04:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Corrected max length total</td><td>06/05/25 01:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Updated max length total</td><td>06/04/25 09:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Updated Max segment notes</td><td>04/24/25 02:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lenghts</td><td>04/24/25 12:33 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Revert change to maintain IEB length</td><td>03/20/25 07:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lenghts</td><td>03/13/25 05:05 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>Updated max length total notes</td><td>06/04/25 04:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>notes update</td><td>06/03/25 11:34 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update max note</td><td>06/03/25 08:42 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update M2 become 11.5inch instead of 8.5inch</td><td>06/03/25 08:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update m_cable note</td><td>06/03/25 07:18 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>Updated tline type</td><td>03/19/25 03:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update note</td><td>03/19/25 01:00 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update note</td><td>02/04/25 12:43 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update cable model details</td><td>01/22/25 04:50 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update all contents</td><td>01/22/25 04:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update</td><td>11/08/24 07:04 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update</td><td>11/08/24 07:03 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A952952-EF83-4A55-B48C-F4BEBE2BE8C4" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>new segment topology</td><td>11/08/24 07:02 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0AED488B-7AE3-442A-BB55-311164B7CD9E" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology - Tx</a></td><td>category changed</td><td>04/24/25 09:28 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Remove DDR5 SODIMM/CSODIMM from the variant.</td><td>09/25/25 09:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Added DDR5 SODIMM/CSODIMM into the variant.</td><td>09/10/25 09:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Formatting edits.</td><td>03/02/25 10:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Updated the variant for LPDDR5/x Memory Down only.</td><td>01/22/25 05:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Memory routing layers changed from 4RL to 3RL (layer 3, 5, 7) and re-assigned layer 9 to GND, Power per Qinghua inputs. Updated the Non-Memory DSL layer assignment from L3 and L4 (asymmetrical layers) to L5 and L6 central layers (symmetrical layers) to reduce PCB warpage risk due to copper imbalance from asymmetrical DSL layers.</td><td>12/13/24 09:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Updated the variant for LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</td><td>10/09/24 09:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0BD08E52-0760-4331-AF80-C3CD9921D9C4" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:40 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:04 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Update tline type</td><td>09/23/25 08:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Update min length</td><td>09/23/25 07:37 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Updating Lengths </td><td>09/22/25 03:49 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:26 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Update typo</td><td>01/22/25 07:11 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0D34AAAC-5462-408B-A3F7-4CC71F458E1B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</a></td><td>Updates segment length</td><td>01/22/25 04:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>Updated the SI unit from kohm to ohm only on external pull up for 55pF to 100pF bus capacitance</td><td>06/17/25 08:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>Updated ext PU and int PU</td><td>03/20/25 02:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:02 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Move min length to this section</td><td>09/19/25 04:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated max length total</td><td>06/04/25 09:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated M1 segment length and its note</td><td>04/24/25 04:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Update lenghts</td><td>04/23/25 11:53 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#10AF85B9-DC8F-4C2A-A090-9222953D319F" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) DP Hot Plug Detect Implementation</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 02:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#10AF85B9-DC8F-4C2A-A090-9222953D319F" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) DP Hot Plug Detect Implementation</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#10DC5904-A4AC-44EB-AEB8-C116B9E21298" target="contentwin">High Speed I/O - eDP</a></td><td>reframed sentence to indicate same guidelines for DDI port and TCP port.</td><td>05/23/25 04:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated Signal Group</td><td>06/05/25 01:53 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:25 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:25 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1299658F-B30C-44D4-AF98-DA187585AE3E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update MRTS</td><td>06/03/25 05:51 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1299658F-B30C-44D4-AF98-DA187585AE3E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:46 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1299658F-B30C-44D4-AF98-DA187585AE3E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1299658F-B30C-44D4-AF98-DA187585AE3E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Updates topology name and diagram</td><td>01/22/25 04:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1302FBB6-A1C1-4EF9-ACEF-CF9059F72A6B" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations</a></td><td>Fixed minor typo</td><td>12/19/24 09:29 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1302FBB6-A1C1-4EF9-ACEF-CF9059F72A6B" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations</a></td><td>Fixed typo at the bullet points</td><td>12/19/24 09:12 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1302FBB6-A1C1-4EF9-ACEF-CF9059F72A6B" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations</a></td><td>Bullet points and figures added in this section</td><td>12/19/24 09:08 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1302FBB6-A1C1-4EF9-ACEF-CF9059F72A6B" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations</a></td><td>Change title to EMC Mechanical Consideration</td><td>12/16/24 09:45 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#13C5EEAD-C10D-4F58-B333-D2641668046A" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated section naming</td><td>04/23/25 04:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#147238AD-9702-4788-AD6B-6A133BDD2804" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support)</a></td><td>Formatting edits.</td><td>03/24/25 10:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#147238AD-9702-4788-AD6B-6A133BDD2804" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support)</a></td><td>Remove notes length matching since the table has call it</td><td>01/14/25 06:24 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#147238AD-9702-4788-AD6B-6A133BDD2804" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support)</a></td><td>Update on length matching</td><td>01/14/25 06:16 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#147238AD-9702-4788-AD6B-6A133BDD2804" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support)</a></td><td>Separating from Differential Clock to Differential Clock (Gen3 and below support).</td><td>11/22/24 10:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#14842102-20A2-4DB5-9A0E-F56327882DD4" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:31 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#14842102-20A2-4DB5-9A0E-F56327882DD4" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</a></td><td>Updated signal netname</td><td>01/21/25 02:41 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1498B431-E79F-4EE6-B90C-3B477E8C5B2D" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>vias added</td><td>06/03/25 07:15 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1498B431-E79F-4EE6-B90C-3B477E8C5B2D" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>stub length updated</td><td>06/03/25 07:12 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#14A7A5B4-D9EC-43FE-9802-9B02DEBEA670" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology</a></td><td>update name</td><td>07/08/25 04:51 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#14A7A5B4-D9EC-43FE-9802-9B02DEBEA670" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology</a></td><td>Align with Hx</td><td>07/08/25 04:46 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#14A7A5B4-D9EC-43FE-9802-9B02DEBEA670" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#151A6667-6871-45C1-982E-59A0BCE5F7E1" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation</a></td><td>Added NPU RFI Mitigation section</td><td>08/21/25 03:38 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1574EBBF-7FAC-4909-9562-07C735BBBD1A" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Minimize ESD Chassis Entry Points</a></td><td>Added this new section under EMC Mechanical Considerations</td><td>12/19/24 09:28 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:27 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Edited Image and table to highlight Case 3 RF Cap placement is not recommended</td><td>09/19/25 01:45 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Edited Graphic Power Plane RF Capacitor Placement Guidelines table</td><td>08/21/25 04:59 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Splited NPU &amp; GFX RF Decoupling Capacitors on GFX Power Planes section</td><td>08/21/25 03:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Updated RF Cap value for NPU and Graphic power planes RFI Design Guidelines</td><td>08/13/25 05:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Updated figure</td><td>03/06/25 10:22 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Change the term from GPU to GFX</td><td>03/06/25 10:15 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Updated the figure</td><td>03/06/25 10:10 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Change the term from GPU to GFX</td><td>03/06/25 10:04 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#15C182A6-AE9A-4AC6-85F4-0F0EF399C727" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Change GPU term to GFX</td><td>03/06/25 09:55 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1727F426-0CF4-4F24-921D-F8CFFBDC9972" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations</a></td><td>Change title to EMC ESD Considerations</td><td>12/16/24 10:11 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#179090EC-B176-4470-9495-2314ED864DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated CMC guideline for HDMI 2.0</td><td>09/03/25 02:32 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#179090EC-B176-4470-9495-2314ED864DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Rearrange the content in table</td><td>04/18/25 07:21 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#179090EC-B176-4470-9495-2314ED864DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Added recommendation for eUSB2</td><td>04/17/25 01:39 PM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#179090EC-B176-4470-9495-2314ED864DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Removed the notes with * and **</td><td>01/07/25 03:49 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#179090EC-B176-4470-9495-2314ED864DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated entire CMC Selection Table</td><td>01/02/25 05:29 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>MRTS corrected to M2 instead of BI to align with topology diagram.</td><td>09/22/25 05:32 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>update note</td><td>01/22/25 10:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>Update topology diagram and max via count</td><td>12/16/24 04:14 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>Revision 5.2 - Updated the diagram name to UFS4.0 Gear5 Device Down Topology to reflect the UFS version and data rate.</td><td>11/22/24 03:20 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>Revision 5.2 - Updated the diagram name to UFS4.0 Gear5 Device Down Topology to reflect the UFS version and data rate.</td><td>11/22/24 03:20 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>UFS4.0 Gear5 to reflect UFS version and data rate</td><td>11/14/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>UFS4.0 Gear5 to reflect UFS version and data rate</td><td>11/14/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>UFS is POR for NVL UPH. atleast one of sku</td><td>10/17/24 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</a></td><td>UFS is POR for NVL UPH. atleast one of sku</td><td>10/17/24 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update M1&amp;M2 length equally</td><td>06/04/25 03:09 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>R placement change, M1&amp;M2 value changed</td><td>03/27/25 11:37 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update min len</td><td>03/18/25 03:34 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>change R closer to dev</td><td>01/22/25 03:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update max len</td><td>01/22/25 03:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update all item</td><td>01/16/25 11:18 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1819E8C6-F1E7-44F1-9582-608B53EDCE56" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1819E8C6-F1E7-44F1-9582-608B53EDCE56" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology</a></td><td>new name for type-C topology</td><td>03/28/25 06:34 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology</a></td><td>Renamed "Add-In" to "Add-in" per CCE feedback.</td><td>09/22/25 09:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology</a></td><td>Update name/figure/mrts </td><td>07/08/25 04:56 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#186F98F4-56C8-4CAF-99D7-1EEE0613E2EB" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Antenna Barricade Technology</a></td><td>Update this title</td><td>03/13/25 09:51 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:52 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology</a></td><td>rename</td><td>03/19/25 08:12 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:39 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:41 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Added diagram naming</td><td>03/05/25 08:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>Notes updated</td><td>09/23/25 12:14 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1B5962F6-716E-4F90-8A96-D2522D7A875E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:09 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1B5962F6-716E-4F90-8A96-D2522D7A875E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated Min length notes for this topology</td><td>06/04/25 02:38 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1BBE1622-A993-4BD7-81E8-FA9279A1C054" target="contentwin">High Speed I/O - TCP DP AUX</a></td><td>separate aux topology chapter to go along with DP section and one for type-C section</td><td>04/07/25 05:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Added Hayden Bridge document into the list</td><td>09/19/25 02:02 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Replaced Rood Bridge reference document with June Bridge's</td><td>09/10/25 03:01 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updated the Reference Document table</td><td>05/28/25 01:49 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Removed 564413 reference document number</td><td>05/27/25 07:44 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updated the reference documents description</td><td>05/22/25 07:51 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Update RDC# for Rood Bridge</td><td>01/14/25 02:05 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Removed Gothic Bridge Collateral and replace with Rood Bridge Collateral </td><td>01/09/25 07:33 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updated column PDG Sub-section</td><td>01/02/25 04:14 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updated column for PDG Sub-section</td><td>01/02/25 04:13 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Added column "PDG-Subsection(s)"</td><td>12/23/24 03:03 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BFE86EF-CC6A-4F0B-98DF-CB633938A65A" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Change title to EMC/ RF Reference Documents</td><td>12/16/24 10:13 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>Updated topology diag and notes</td><td>03/25/25 01:09 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>Formatting edits.</td><td>03/20/25 11:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>UPDATED NOTES</td><td>03/20/25 09:42 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>Updated the topology diagram name to match the topology name.</td><td>03/20/25 07:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>minor</td><td>03/17/25 07:27 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - TCP AUX</a></td><td>type-C to TCP name change</td><td>11/14/24 07:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CA5B357-F21D-404C-A227-ED85C631A0DC" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SDA</a></td><td>Updated current assist note</td><td>03/20/25 02:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CA5B357-F21D-404C-A227-ED85C631A0DC" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SDA</a></td><td>Updated ext PU and int PU</td><td>03/20/25 02:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated Signal name in Notes</td><td>09/24/25 05:15 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Corrected notes formating</td><td>03/19/25 05:36 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>01/21/25 02:00 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#1F07A279-3334-489D-8959-872027998894" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology</a></td><td>Update power rail name in topology diagram</td><td>04/22/25 04:44 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB)</a></td><td>Naming change 15w to H404</td><td>01/13/25 11:35 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#23245BB4-D03E-48E8-831C-4329466CC815" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology - Rx,Tx</a></td><td>changing category to none</td><td>04/24/25 07:47 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#23269C96-0ADD-4D91-B939-E72D23C791D0" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</a></td><td>Updated max length  notes</td><td>04/23/25 05:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#23928346-16B9-4B3D-8A5D-D79037784C55" target="contentwin">High Speed I/O - eDP - (Internal Only) eDP AUX MUX Topology</a></td><td>Adding prefix (Internal Only) to the topology naming. </td><td>09/26/25 06:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#23928346-16B9-4B3D-8A5D-D79037784C55" target="contentwin">High Speed I/O - eDP - (Internal Only) eDP AUX MUX Topology</a></td><td>digram name check, also to refresh title</td><td>09/26/25 06:09 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#23928346-16B9-4B3D-8A5D-D79037784C55" target="contentwin">High Speed I/O - eDP - (Internal Only) eDP AUX MUX Topology</a></td><td>AUX MUX Topology is added</td><td>09/26/25 06:04 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</a></td><td>category changed</td><td>04/24/25 09:27 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</a></td><td>HDMI Re-driver Pre-channel length is changed to 163mm</td><td>01/16/25 07:12 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#247F8E4E-B20D-4D1F-9EF9-3AA18598B57B" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>update notes EMC</td><td>01/15/25 08:01 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#247F8E4E-B20D-4D1F-9EF9-3AA18598B57B" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Update EMC notes based to align with EMC team</td><td>01/15/25 07:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>UPDATED MRTS DIAG</td><td>09/18/25 08:05 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>added reference to June bridge collateral.</td><td>09/17/25 08:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated image to show June bridge name </td><td>09/17/25 06:08 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>removed reference for 40G as collateral is common for both.</td><td>09/17/25 06:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number.</td><td>09/17/25 05:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number.</td><td>09/17/25 05:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology diagram to remove reference to rood bridge.</td><td>08/29/25 08:49 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology diagram to remove reference to rood bridge.</td><td>08/29/25 08:49 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>change to June Bridge from June and Rood Bridge both.</td><td>07/04/25 10:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>change to June Bridge from June and Rood Bridge both.</td><td>07/04/25 10:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>since barlow ridge topolgy separated from re-timer. pull up comment removed from this section</td><td>04/07/25 05:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>since barlow ridge topolgy separated from re-timer. pull up comment removed from this section</td><td>04/07/25 05:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>separate Barlow ridge and re-timer topologies</td><td>04/07/25 05:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>separate Barlow ridge and re-timer topologies</td><td>04/07/25 05:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology and notes</td><td>03/25/25 01:12 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology and notes</td><td>03/25/25 01:12 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology and notes</td><td>03/25/25 01:12 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>UPDATED NOTES</td><td>03/20/25 09:41 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>UPDATED NOTES</td><td>03/20/25 09:41 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>UPDATED NOTES</td><td>03/20/25 09:41 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name.</td><td>03/20/25 07:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name.</td><td>03/20/25 07:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name.</td><td>03/20/25 07:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>topology diag correction</td><td>03/18/25 04:46 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>topology diag correction</td><td>03/18/25 04:46 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>topology diag correction</td><td>03/18/25 04:46 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology diag</td><td>03/17/25 11:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology diag</td><td>03/17/25 11:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>updated topology diag</td><td>03/17/25 11:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Typo correction.</td><td>02/26/25 02:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Typo correction.</td><td>02/26/25 02:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>Typo correction.</td><td>02/26/25 02:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:35 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:35 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:35 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#25753145-C33C-4AA2-B2F0-D4B0D27CB6B8" target="contentwin">High Speed I/O - (Internal) eUSB2V2</a></td><td>Formatting edits.</td><td>03/20/25 02:18 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#262D2273-F62A-4DD9-9F3F-675E4C6DA377" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:26 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#262D2273-F62A-4DD9-9F3F-675E4C6DA377" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>Renamed CPU to Processor.</td><td>09/24/25 01:03 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#262D2273-F62A-4DD9-9F3F-675E4C6DA377" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>PCB type modified</td><td>06/03/25 07:08 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:14 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:14 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Remove note for WCK Tee segment</td><td>01/22/25 03:07 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Rx,Tx</a></td><td>Update max length</td><td>09/04/25 02:51 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A1B61E9-8B7D-4EA5-8D19-CA17933F7417" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>01/10/25 05:43 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>Changed the Max length segment note to match IPDS</td><td>09/12/25 09:15 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>Update Category from Mainstream to None</td><td>06/03/25 12:50 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>Total Length increase from 6inch to 7inch</td><td>04/25/25 04:32 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>Updated category back to mainstream</td><td>04/24/25 02:56 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>Updated the category from Mainstream to None</td><td>04/23/25 07:20 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</a></td><td>M1, BO AND MAX LENGTH UPDATE</td><td>01/20/25 05:38 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>add max length note</td><td>09/25/25 02:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>typo</td><td>09/24/25 11:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>typo</td><td>09/24/25 11:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>update max length to align with Hx</td><td>09/24/25 11:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2B617ECF-AA32-44A1-B7DF-836D2ED548A3" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>remove tittle from the diagram</td><td>09/25/25 02:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>Updated MRTS</td><td>04/18/25 01:14 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>Typo correction.</td><td>02/26/25 04:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>Update topology diagram</td><td>01/22/25 11:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>update note</td><td>01/22/25 08:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2BDD2C3A-4901-4421-868F-68A1703C7980" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</a></td><td>Added redriver Topology</td><td>12/05/24 06:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Correct MRTS naming. </td><td>09/24/25 03:04 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>correct to Rx only</td><td>09/23/25 07:32 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Added camera module length</td><td>09/23/25 07:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology diagram. Correct MRTS.</td><td>09/23/25 07:22 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>corrected MRTS as per topology</td><td>09/22/25 05:42 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>update cable from M3 to Cable as M* represent main route trace geometry as in Tlinespec. also updated M4 as M3</td><td>09/22/25 05:40 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update MRTS</td><td>06/03/25 05:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Confirmed from RF/EMC team that do not require CMC in native camera topology</td><td>04/23/25 08:32 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update CMC requirement. </td><td>03/20/25 01:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2D89EF73-08D6-498E-A019-300A8ADC1B60" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2D9A07F2-BDA1-4537-82F3-ED242C69830C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:27 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated timing register in Notes</td><td>09/18/25 05:13 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated signal netname</td><td>03/19/25 03:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated TS for DATA</td><td>03/19/25 02:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Tx</a></td><td>Max length segment note updated</td><td>09/24/25 10:16 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Tx</a></td><td>category changed</td><td>04/24/25 09:30 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:36 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:38 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated notes</td><td>03/19/25 05:56 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Added diagram naming</td><td>03/05/25 08:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#2F32E581-DCF5-4C28-AB98-313D78B520B8" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated Min Length notes for this topology</td><td>06/04/25 02:28 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2F492C53-A082-41D5-B31D-59330DB8D52C" target="contentwin">High Speed I/O - HDMI - [UL Only] HDMI CR 1.65G Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2F492C53-A082-41D5-B31D-59330DB8D52C" target="contentwin">High Speed I/O - HDMI - [UL Only] HDMI CR 1.65G Topology</a></td><td>UL HDMI 1.65 topology</td><td>03/28/25 06:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:19 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#2FD92481-01DA-4CD5-8AC8-EF41080FC013" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2FD92481-01DA-4CD5-8AC8-EF41080FC013" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Post-Channel</a></td><td>Remover material </td><td>01/22/25 08:23 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3004CB7F-D52D-4CD3-8273-70AB6047BEBE" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:53 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3004CB7F-D52D-4CD3-8273-70AB6047BEBE" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update Min length requirement. Move from notes to this section. </td><td>09/19/25 04:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3004CB7F-D52D-4CD3-8273-70AB6047BEBE" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated tline type and max length segment notes for M6</td><td>06/05/25 02:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3004CB7F-D52D-4CD3-8273-70AB6047BEBE" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update lengths based on H sims</td><td>06/04/25 12:20 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3004CB7F-D52D-4CD3-8273-70AB6047BEBE" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Added SL tline type</td><td>01/15/25 02:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#308098B5-A72F-41A2-A87F-4210B2EBDBFA" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5</a></td><td>Document moved</td><td>09/10/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#308098B5-A72F-41A2-A87F-4210B2EBDBFA" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5</a></td><td>Document moved</td><td>01/22/25 11:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:03 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update R1 from 20ohm to 9.1ohm. Update R4 and R5 to 0ohm. </td><td>07/07/25 01:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Renamed "Flash device electrical characteristics recommendation for 100MHz support: Option 1" and updated its guideline</td><td>06/05/25 02:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 notes</td><td>06/05/25 02:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS connection</td><td>05/19/25 01:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update MRTS</td><td>05/16/25 12:52 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>MRTS </td><td>05/16/25 12:29 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated topology diagram</td><td>04/21/25 02:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#30B92B26-A732-4CE1-9E8C-AA03260181E2" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Rename it</td><td>03/13/25 04:01 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB)</a></td><td>0.5</td><td>03/20/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#30E99867-82B7-4F7C-BC00-8230FE36541B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update topology diagram and corrected MRTS</td><td>09/23/25 08:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#30E99867-82B7-4F7C-BC00-8230FE36541B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update MRTS</td><td>06/03/25 06:11 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#30E99867-82B7-4F7C-BC00-8230FE36541B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:45 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#30E99867-82B7-4F7C-BC00-8230FE36541B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Content formatting</td><td>09/10/25 02:52 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Content formatting</td><td>09/10/25 02:33 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Updated RFI Friendly LPCAMM2 Connector sentence</td><td>07/21/25 05:05 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Added new content for RFI-Friendly LPCAMM2 Connector Option</td><td>07/21/25 03:35 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Rearrange content</td><td>04/23/25 01:49 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Updated content for memory power plane and a few figures</td><td>04/18/25 03:24 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#315ABF29-E558-4B06-84FF-9D4973DA6CB3" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Modification on the title</td><td>04/17/25 02:15 PM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>Updated table nominal loss</td><td>09/19/25 09:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>Updated table nominal loss</td><td>09/19/25 09:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>Update max length</td><td>09/05/25 04:25 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#31E03A88-A33D-4619-8199-25C9CB208EB9" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Standard Mode (100 kHz)</a></td><td>Remove SMBus.</td><td>05/29/25 08:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#323A3B88-2A8E-4B93-B15F-837B090ADEE1" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise</a></td><td>Change title to Wi-Fi/WWAN Radios Performance vs. Platform Noise</td><td>12/16/24 09:42 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#32C1526B-72E7-4906-A042-CCF4E978091A" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology - Tx</a></td><td>Length notes update</td><td>09/09/25 06:10 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#32C1526B-72E7-4906-A042-CCF4E978091A" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology - Tx</a></td><td>Update notes</td><td>07/08/25 04:52 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#32C1526B-72E7-4906-A042-CCF4E978091A" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology - Tx</a></td><td>Update to none to cover thin stackup</td><td>04/23/25 10:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#32C1526B-72E7-4906-A042-CCF4E978091A" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology - Tx</a></td><td>Formatting edits.</td><td>02/26/25 04:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#32C1526B-72E7-4906-A042-CCF4E978091A" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology - Tx</a></td><td>update length notes</td><td>01/15/25 07:53 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:35 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Removed PMC_I2C_SDA, PMC_I2C_SCL,  in the signal netname</td><td>06/04/25 02:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated Extended length support notes</td><td>06/03/25 05:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated signal netname</td><td>05/29/25 11:26 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated signal netlist</td><td>05/06/25 12:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated extended length guide</td><td>04/23/25 03:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Signal Group*</td><td>06/05/25 01:50 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:16 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3459D377-4177-4C21-9F72-EDB2879C6035" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Changed M_Cable length</td><td>06/04/25 06:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3459D377-4177-4C21-9F72-EDB2879C6035" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated tline type</td><td>03/19/25 02:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:14 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Changed speed</td><td>10/23/24 03:09 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:05 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update topology diagram and correct MRTS</td><td>09/23/25 07:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>splitting Type-a and Type-c for MRTS support</td><td>09/22/25 04:44 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.9</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add MRTS</td><td>06/03/25 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add MRTS</td><td>06/03/25 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:45 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:45 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 05:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 05:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add Type-C connector topology</td><td>01/22/25 09:16 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#358BF184-6D78-41B4-9B3D-8FC8D9E00381" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add Type-C connector topology</td><td>01/22/25 09:16 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>DDC MRTS is added</td><td>09/04/25 07:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>TCP HDMI to HDMI name change</td><td>11/14/24 07:42 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Added max segment length note</td><td>09/24/25 08:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Small clarifcation</td><td>09/03/25 03:20 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Added Note for PML</td><td>09/02/25 07:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Updated the material type from none to Mid Loss (ML).</td><td>08/27/25 08:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Corrected lengths</td><td>08/07/25 03:15 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</a></td><td>Updated lengths for mainstream mid loss</td><td>08/07/25 03:13 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Formatting edits.</td><td>03/24/25 10:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>update length matching</td><td>01/23/25 09:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Changed to Differential Clock (Gen4 support).</td><td>01/23/25 01:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Update the length matching sentences</td><td>01/07/25 07:29 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Update the length matching sentences</td><td>01/07/25 07:29 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Separating from Differential Clock to Differential Clock (Gen4 and Gen5 support).</td><td>11/22/24 10:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#371D0AC9-DEA5-4399-B9F1-91A94DFBB705" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Separating from Differential Clock to Differential Clock (Gen4 and Gen5 support).</td><td>11/22/24 10:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:41 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>M3 length added</td><td>09/25/25 05:46 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:03 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:18 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:17 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:14 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 08:01 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Rx,Tx</a></td><td>added ''rx' to signal group</td><td>09/19/25 07:06 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38558FD0-B8E5-4FF8-8A71-6CF55CC625E3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 08:00 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38558FD0-B8E5-4FF8-8A71-6CF55CC625E3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:03 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38558FD0-B8E5-4FF8-8A71-6CF55CC625E3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology - Rx,Tx</a></td><td>added RX also</td><td>09/17/25 10:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:09 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>Update tline type to include all tline type</td><td>09/23/25 08:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>Remove min length from segment table notes</td><td>09/23/25 08:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>Lengths update </td><td>09/22/25 04:54 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:27 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>corrected typo</td><td>01/22/25 08:53 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#38814644-7D2E-45BB-AA46-C262B52A41B5" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</a></td><td>Updates segment length and total max length</td><td>01/22/25 07:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3912AEAF-6044-4260-B33F-B94AD9C8BCF6" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated Min length notes for this topology</td><td>06/04/25 02:42 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3912AEAF-6044-4260-B33F-B94AD9C8BCF6" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated M1, M2 and max length total</td><td>03/19/25 04:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology</a></td><td>Updated the wording PCIe for all the diagrams for consistency.</td><td>02/26/25 03:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology</a></td><td>removed pcie cem requirement. earlier we used to use better than spec connector. now we use minimally spec compliant model  since 2-3 generations now. this is internal topology only.</td><td>02/12/25 08:51 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA" target="contentwin">Low Speed I/O - Processor GPIO</a></td><td>Renamed "CPU GPIO" to "Processor GPIO".</td><td>09/22/25 04:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3BC61CA5-F24D-40B9-A8FC-D95E8755CF8C" target="contentwin">High Speed I/O - USB 3.2 Gen 1</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 09:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3BC61CA5-F24D-40B9-A8FC-D95E8755CF8C" target="contentwin">High Speed I/O - USB 3.2 Gen 1</a></td><td>Naming change from USB3.2 Gen1 to USB 3.2 Gen 1.</td><td>03/24/25 10:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3BC61CA5-F24D-40B9-A8FC-D95E8755CF8C" target="contentwin">High Speed I/O - USB 3.2 Gen 1</a></td><td>Renamed from USB3.2 to USB3.2 Gen1.</td><td>03/18/25 02:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>Changed the max segement length field for IPDS</td><td>09/12/25 09:15 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>Update Category from Mainstream to None</td><td>06/03/25 12:50 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>Total Length increase from 6inch to 7inch</td><td>04/25/25 04:32 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>Updated category back to mainstream</td><td>04/24/25 02:55 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>Updated the category from Mainstream to None</td><td>04/23/25 07:19 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</a></td><td>M1, BO AND MAX LENGTH UPDATE</td><td>01/20/25 05:38 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) DP AUX Dual Mode Protection Circuit</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 02:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) DP AUX Dual Mode Protection Circuit</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>updates notes</td><td>06/03/25 05:39 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Updated configuration diagrams</td><td>04/23/25 04:50 PM</td><td>Pavithra</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Signal Group</td><td>06/05/25 01:55 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:35 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:27 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:34 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:55 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Trace spacing update more detail; 125um for MS&amp;SL, 250um for DSL Tline type</td><td>06/25/25 12:07 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 04:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 12:37 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 12:32 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>MRTS correction on instances option</td><td>05/23/25 09:31 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>MRTS update for this topology</td><td>05/23/25 08:06 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>change note, eSPI Header or Connector at 33 MHz.</td><td>04/24/25 02:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Updated diagram naming</td><td>04/24/25 01:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>replace diagram and rename as internal device down and aic</td><td>04/23/25 02:21 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>update ts=250</td><td>04/22/25 06:45 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Updated diagram naming</td><td>04/08/25 03:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>typo</td><td>03/19/25 04:43 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>update diagram</td><td>03/19/25 04:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>update note</td><td>03/19/25 12:26 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>rename topology</td><td>03/19/25 12:18 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>UPDATE NOTES</td><td>03/18/25 04:25 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>typo</td><td>03/18/25 03:44 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>edit all contents</td><td>03/18/25 03:44 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C96E228-587D-44D8-B948-9E2C9F2F7E85" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>2 load topology daisy chain</td><td>03/18/25 03:36 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Update topology diagram. Remove BC1.2 charger and power switch support</td><td>09/23/25 07:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Update MRTS</td><td>06/03/25 05:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:46 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Updates topology name and diagram</td><td>01/22/25 04:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</a></td><td>Updates topology name and diagram</td><td>01/22/25 04:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CDC30B6-A80E-4FFE-AA01-6C9C68491D00" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added diagram naming</td><td>03/05/25 03:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>cable notes are updated</td><td>02/20/25 08:37 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3F6AF40C-94C6-4809-BA7C-7192551F11EF" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology</a></td><td>Labeling the topology as (Internal Only).</td><td>04/24/25 08:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3F6AF40C-94C6-4809-BA7C-7192551F11EF" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology</a></td><td>minor naming change</td><td>04/07/25 05:52 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#3F6AF40C-94C6-4809-BA7C-7192551F11EF" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology</a></td><td>separate Barlow ridge Topology</td><td>04/07/25 05:48 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology</a></td><td>update topology image and MRTS to mention BI instead of M5 .udpated M5 to BI as expect breakout geometry to be used there.</td><td>09/22/25 08:04 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#41418F2E-5AF0-45C3-A7FD-A9036188EE04" target="contentwin">Low Speed I/O - UFS Reference Clock</a></td><td>UFS is a POR IO in NVL-UH.</td><td>10/11/24 06:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Formatting edits. </td><td>02/26/25 04:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated signal netname</td><td>03/17/25 02:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>Renamed title from 1-load to 1-Load</td><td>09/19/25 04:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>removed M.2 connector topology MRTS entry</td><td>07/08/25 08:13 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated topology name to 1-load device down and removed diagram for M.2 connector</td><td>07/08/25 08:10 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated platform resistor tolerance and removed via count and min length from notes section</td><td>06/04/25 12:43 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated platform resistor tolerance and removed via count and min length from notes section</td><td>06/04/25 12:43 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated MRTS for M.2 topology</td><td>05/23/25 06:34 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated MRTS for M.2 topology</td><td>05/23/25 06:34 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated MRTS</td><td>05/20/25 03:00 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated MRTS</td><td>05/20/25 03:00 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>Updated ohm to symbol and spacing on the SI unit (mm)</td><td>04/23/25 09:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>Updated ohm to symbol and spacing on the SI unit (mm)</td><td>04/23/25 09:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated note for Cap requirement (formatting)</td><td>04/23/25 03:56 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated note for Cap requirement (formatting)</td><td>04/23/25 03:56 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>added C placeholder requirement and MS routing limitation as part of RFI requirement</td><td>04/18/25 08:17 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>added C placeholder requirement and MS routing limitation as part of RFI requirement</td><td>04/18/25 08:17 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated R1 value to 47ohm</td><td>02/24/25 03:25 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>updated R1 value to 47ohm</td><td>02/24/25 03:25 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>added UFS CLK M.2 conn topology diagram</td><td>01/13/25 01:26 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>added UFS CLK M.2 conn topology diagram</td><td>01/13/25 01:26 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>UFS is a POR IO in NVL-UH.</td><td>10/11/24 06:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</a></td><td>UFS is a POR IO in NVL-UH.</td><td>10/11/24 06:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#450C0E55-EEDC-4839-946B-63208010E3C7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Rx,Tx</a></td><td>Corrected typo.</td><td>09/23/25 08:21 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#450C0E55-EEDC-4839-946B-63208010E3C7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Rx,Tx</a></td><td>Update tline type</td><td>09/23/25 08:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#450C0E55-EEDC-4839-946B-63208010E3C7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Rx,Tx</a></td><td>M5 removed and addition as Cable </td><td>09/22/25 04:50 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#450C0E55-EEDC-4839-946B-63208010E3C7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Rx,Tx</a></td><td>Lengths update</td><td>09/22/25 04:49 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#45340D29-921E-41A3-B0C0-51E778AD83E0" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology</a></td><td>Update power rail name in topology diagram </td><td>04/22/25 04:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>TX-TX/RX-RX skew relax to 50mm</td><td>09/23/25 10:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Updated the document title for RDC #723631.</td><td>09/11/25 08:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Updated as per Jack input</td><td>06/03/25 03:03 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Reverting the naming to PCIe Gen 4.</td><td>03/24/25 09:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Updated the naming from PCIe Gen 4 to PCIe Gen4.</td><td>02/27/25 01:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#460540E4-CF5A-4C1B-B3A2-A1FD140E61A2" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>New T3 10L 0.8mm Thin PCB Stackup to support and enable LP5x 9.6 GT/s memory.</td><td>03/02/25 10:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:19 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#46D54044-CF58-4943-8EAD-6CE8193FBD95" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>Updated section naming</td><td>04/23/25 04:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46D716BC-0FB7-4719-B1A4-DD4F4A65B980" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology - Tx</a></td><td>notes update</td><td>09/09/25 06:43 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46D716BC-0FB7-4719-B1A4-DD4F4A65B980" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology - Tx</a></td><td>Length notes update</td><td>09/09/25 06:08 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#46D716BC-0FB7-4719-B1A4-DD4F4A65B980" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology - Tx</a></td><td>Update to none to cover thin stackup</td><td>04/23/25 10:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:08 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>Update min length and tline type</td><td>09/23/25 08:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>M7 removed and addition as Cable </td><td>09/22/25 04:52 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:27 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>Formatting edits. </td><td>02/26/25 05:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#46DC7F67-B31E-4F93-B623-BF697452840A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</a></td><td>Remove PML material. Update max length</td><td>01/22/25 09:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Topology name modified</td><td>09/25/25 05:46 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:27 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updated Topology name to reflect Barlow Ridge</td><td>04/24/25 09:44 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Formatting edits.</td><td>04/07/25 06:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Formatting edits.</td><td>04/07/25 06:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Renamed from DP TCP to DP TCP to maintain naming consistency for IO from TCP IP.</td><td>03/20/25 08:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Typo correction.</td><td>02/24/25 01:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#498345E5-070C-4B40-82A9-F7A4599DA8F7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#498345E5-070C-4B40-82A9-F7A4599DA8F7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Title change</td><td>01/15/25 09:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4A1ACB8A-9E44-47FB-9A18-15B8F3B61105" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</td><td>09/25/25 02:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4A744EA9-CA50-471D-9BE9-6202EC597876" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4A744EA9-CA50-471D-9BE9-6202EC597876" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>PIBOM</td><td>01/10/25 05:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4AFFF263-33E0-4442-B562-3D3B4A6915B7" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - System Efficient ESD Design (SEED)</a></td><td>Rename the SEED document</td><td>05/22/25 08:01 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Signal Group</td><td>06/05/25 01:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:24 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:24 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 M.2 Topology</a></td><td>Typo correction. </td><td>02/26/25 02:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB)</a></td><td>Updated the title from (TYPE-3) to (T3 PCB).</td><td>05/06/25 12:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB)</a></td><td>name change</td><td>04/22/25 04:17 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4C882EAD-CF8B-46CC-9289-968EF1D8947C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</a></td><td>pibom</td><td>01/10/25 05:45 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4D1763FD-C9DB-4BA6-9E11-86C16C3CB846" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB)</a></td><td>0.5</td><td>03/20/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4D1763FD-C9DB-4BA6-9E11-86C16C3CB846" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB)</a></td><td>Title Simplified</td><td>03/20/25 12:38 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.9</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4D899971-5BEC-490E-87D3-DF0C4A223B80" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</td><td>09/25/25 02:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:54 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</a></td><td>rename</td><td>03/19/25 08:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 02:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4E898032-BE55-45AC-98EE-F28C60FA82DE" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4E898032-BE55-45AC-98EE-F28C60FA82DE" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology</a></td><td>new name for type-C topology</td><td>03/28/25 06:33 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Formatting edits.</td><td>02/26/25 05:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Pre-Channel</a></td><td>changing category to none</td><td>04/24/25 07:49 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Pre-Channel</a></td><td>changing pdg lengths</td><td>03/18/25 04:18 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Pre-Channel</a></td><td>updating pdg lengths</td><td>03/18/25 04:05 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Pre-Channel</a></td><td>Updating lengths to Zero. Will update the original length in Revp5</td><td>01/23/25 04:23 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Removed min length requirement as there is no restriction for Clink. </td><td>04/24/25 01:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>typo</td><td>04/23/25 03:26 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update min len</td><td>01/22/25 04:58 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction</td><td>09/25/25 10:44 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>06/03/25 07:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>06/03/25 07:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:13 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:13 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>04/23/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>04/23/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#504CE5FC-31B2-45C7-A277-63062489C4C3" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#50628648-65FF-4DB3-BD6D-11182EBB2B19" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#50628648-65FF-4DB3-BD6D-11182EBB2B19" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</a></td><td>Minor change</td><td>04/23/25 10:36 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#50628648-65FF-4DB3-BD6D-11182EBB2B19" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</a></td><td>update length</td><td>04/23/25 10:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#50628648-65FF-4DB3-BD6D-11182EBB2B19" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:44 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#50628648-65FF-4DB3-BD6D-11182EBB2B19" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 08:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#52C2DC20-BBCD-4C2E-BC2A-6F6E1A64C92D" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</td><td>09/25/25 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Reverted the topology naming change.</td><td>03/14/25 02:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:59 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update Tx MRTS to matched with diagram</td><td>06/11/25 07:39 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update R1 notes and topology diagram.</td><td>06/04/25 01:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update R1 to 0ohm. Update reference plane info.</td><td>03/18/25 06:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:34 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>Updated MRTS topologies</td><td>06/05/25 05:20 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>align with chapter name</td><td>11/14/24 08:40 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</a></td><td>CCB has moved the HSD 13012284930 to por-1, hence making this topology a POR to PDG.</td><td>10/11/24 04:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:52 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Trace spacing update more detail; 125um for MS&amp;SL, 250um for DSL Tline type</td><td>06/25/25 08:41 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 11:39 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Corrected signal assignment for MRTS</td><td>05/19/25 07:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update TS=250</td><td>04/22/25 06:43 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R from 27 to 30 to share same solution as Hx</td><td>03/28/25 07:04 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>R update</td><td>03/19/25 09:20 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>final change back R to 47 because using PTL-Tline model</td><td>03/19/25 03:39 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>typo</td><td>03/19/25 12:17 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>typo</td><td>03/19/25 12:13 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>TS update</td><td>03/19/25 12:11 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R value to 30ohm</td><td>03/18/25 03:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 01:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>change R value based on latest sim</td><td>01/22/25 03:41 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated buffer notes</td><td>01/22/25 12:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R value and notes</td><td>01/16/25 11:13 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:03 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Update min length</td><td>09/23/25 07:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Update min length</td><td>09/23/25 07:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Update min length</td><td>09/23/25 07:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Update min length</td><td>09/23/25 07:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Updating Lengths </td><td>09/22/25 03:48 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Updating Lengths </td><td>09/22/25 03:48 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:25 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:25 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Remove PML material. Split M4 and M5 length </td><td>01/22/25 04:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#564323A3-B6D2-4CC9-B070-FAF78B726F8C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Rx,Tx</a></td><td>Remove PML material. Split M4 and M5 length </td><td>01/22/25 04:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#56ABD7AF-8801-47EF-B9BF-6B47FE80B51F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</a></td><td>Notes updated</td><td>09/23/25 12:16 PM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#57B0425F-3143-4468-94FC-8C859462A68A" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</a></td><td>Adding LPDDR5/x Section</td><td>04/16/25 05:53 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>Max length segment note updated</td><td>09/24/25 10:13 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>Max length segment note updated</td><td>09/24/25 10:13 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>added rx to signal group</td><td>09/18/25 08:34 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>added rx to signal group</td><td>09/18/25 08:34 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>category changed</td><td>04/24/25 09:29 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP AUX Topology - Rx,Tx</a></td><td>category changed</td><td>04/24/25 09:29 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:01 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>Corrected segment length according to diagram. </td><td>09/23/25 07:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:25 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>Update max length</td><td>01/22/25 08:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#58AA971F-C169-4794-93C3-E00A508FDFDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</a></td><td>Remove PML material</td><td>01/22/25 04:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 05:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 05:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:51 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</a></td><td>0.5 inch reduction due to NVL-P PKG length increment</td><td>10/08/24 03:27 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update ts=250</td><td>04/22/25 06:42 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5984F323-4E98-4192-8AE4-03BFA20F1B8A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for thin PCB</td><td>04/24/25 01:29 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:04 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:19 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:18 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:15 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:07 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5B0E8B77-1E9B-4F6B-82CB-509203B3B49F" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5B0E8B77-1E9B-4F6B-82CB-509203B3B49F" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove material </td><td>01/22/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:06 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Corrected typo.</td><td>09/23/25 08:21 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Update tline type</td><td>09/23/25 08:07 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Remove cable segment to "Cable"</td><td>09/23/25 07:53 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Minimum Length update</td><td>09/22/25 04:36 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Minimum Length update</td><td>09/22/25 04:36 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:27 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:27 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 05:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Update max length and segment length</td><td>01/22/25 09:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5B22F2B6-058B-4495-A988-3F3ED6E404F7" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Rx,Tx</a></td><td>Update max length and segment length</td><td>01/22/25 09:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Rx,Tx</a></td><td>Update max length</td><td>09/04/25 02:52 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5BB0745F-A092-4BA7-88BE-35C94C38D28C" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Updated the Memory RFI Mitigation Consideration table</td><td>08/13/25 07:19 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Renamed from CPU to processor.</td><td>09/24/25 02:27 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated reference plane notes</td><td>06/03/25 03:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated tolerance on R1</td><td>04/23/25 05:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated R1, R2 and R3 recommendation</td><td>03/17/25 02:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Typo correction.</td><td>02/26/25 04:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Formatting edits. </td><td>02/26/25 04:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Typo correction.</td><td>02/26/25 04:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 07:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>add MRTS</td><td>06/04/25 02:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Formatting edits.</td><td>03/25/25 02:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>note amendment </td><td>03/21/25 03:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>update via count</td><td>03/19/25 09:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>update notes</td><td>03/19/25 09:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Removed last row from the notes which is unused.</td><td>02/26/25 06:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D019D3B-B00A-4954-B7BD-2E52D2C04FF6" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5D0642A1-D46D-486D-99CD-9BFB995B50E2" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - Narrowband Spur Noise from eDP Data and TCON Clock</a></td><td>Fixed typo in the image</td><td>06/30/25 02:49 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5D5B2FDC-FF84-429D-8E95-5A020014379F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</a></td><td>Changed less than to less than equal to</td><td>09/24/25 08:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5D5B2FDC-FF84-429D-8E95-5A020014379F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</a></td><td>Added segment length note</td><td>09/24/25 08:28 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5D5B2FDC-FF84-429D-8E95-5A020014379F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</a></td><td>Unified material and category. Updated PCB length. Added note for PML</td><td>09/03/25 03:18 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5D5B2FDC-FF84-429D-8E95-5A020014379F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</a></td><td>Updated the material type from none to Mid Loss (ML).</td><td>08/27/25 08:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5D5B2FDC-FF84-429D-8E95-5A020014379F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</a></td><td>Updated lengths for mainstream mid loss</td><td>08/07/25 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5E91F4AE-8A37-4AEC-A6D1-36891889DEB2" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:50 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>correct typo</td><td>09/19/25 04:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Move min length from notes to min length section.</td><td>09/19/25 03:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update lenghts</td><td>04/24/25 03:51 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated typo</td><td>01/15/25 03:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5EF02446-640D-40FE-AEDF-FEF0D7A702CD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Added SL tline type</td><td>01/15/25 02:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5F48C6D4-ADB2-40BE-B11F-D04D945B9D52" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology - Tx</a></td><td>Length notes update</td><td>09/09/25 06:44 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#5F48C6D4-ADB2-40BE-B11F-D04D945B9D52" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology - Tx</a></td><td>update notes</td><td>07/08/25 04:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#5F48C6D4-ADB2-40BE-B11F-D04D945B9D52" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology - Tx</a></td><td>Update to none to cover thin stackup</td><td>04/23/25 10:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5F48C6D4-ADB2-40BE-B11F-D04D945B9D52" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology - Tx</a></td><td>Formatting edits.</td><td>02/26/25 04:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5F48C6D4-ADB2-40BE-B11F-D04D945B9D52" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-in Card Clock Topology - Tx</a></td><td>update format</td><td>01/23/25 09:38 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:57 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update min length requirement. Move from notes to this section.</td><td>09/19/25 04:20 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated tline type</td><td>06/05/25 01:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update tline type for M8</td><td>06/03/25 11:20 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update lenghts</td><td>06/03/25 11:02 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Lenghts updated</td><td>06/03/25 10:54 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5F4B5B88-42A7-4127-AD7C-51E6F16AD435" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Added SL tline type</td><td>01/15/25 02:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5F6BC658-7715-4984-9164-CB4B6BFE1E5E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology - Rx,Tx</a></td><td>length table for SD express topology</td><td>09/16/25 05:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/26/25 01:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Add max length segment note BO+M1+M2 = 190mm</td><td>09/23/25 03:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>The new simulation setup shows a reduction in MS length, while SL remains unaffected as the Tx FFE compensates and restores the margin.</td><td>09/23/25 03:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>add dsl for bo</td><td>07/15/25 09:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:11 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/24/25 04:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>mainstream ML</td><td>04/24/25 04:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>mainstream ML</td><td>04/24/25 04:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:11 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:11 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:11 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update Tline type, max length note</td><td>04/23/25 09:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update Tline type, max length note</td><td>04/23/25 09:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update Tline type, max length note</td><td>04/23/25 09:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update the PML max length note to indicate it is only applicable to the T3 stackup</td><td>04/23/25 02:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update the PML max length note to indicate it is only applicable to the T3 stackup</td><td>04/23/25 02:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update the PML max length note to indicate it is only applicable to the T3 stackup</td><td>04/23/25 02:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length </td><td>03/19/25 09:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length </td><td>03/19/25 09:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length </td><td>03/19/25 09:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update material and length</td><td>01/22/25 08:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update material and length</td><td>01/22/25 08:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Update material and length</td><td>01/22/25 08:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#61EEEA04-0EFA-47AE-87D3-11723D2B5CDD" target="contentwin">Low Speed I/O - VDD2PWRGOOD</a></td><td>Updated diagram naming</td><td>03/26/25 01:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#62BC65EA-4A1E-4338-8D0F-4FF65AD15E49" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - NPU RFI Mitigation Considerations</a></td><td>Added NPU RFI Mitigation Considerations subsection</td><td>08/21/25 03:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63AFE7EA-FA37-46FB-ACC2-F763AFD1BB57" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updates segment length and total max length</td><td>01/22/25 04:01 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63AFE7EA-FA37-46FB-ACC2-F763AFD1BB57" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updated section title</td><td>01/15/25 02:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63AFE7EA-FA37-46FB-ACC2-F763AFD1BB57" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added SL tline type</td><td>01/15/25 02:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#64054FEA-9EA6-4B02-A31D-8F3CB8A09277" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB)</a></td><td>Updated the title from (TYPE-4) to (T4 PCB).</td><td>05/06/25 12:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#64054FEA-9EA6-4B02-A31D-8F3CB8A09277" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB)</a></td><td>name change</td><td>04/22/25 05:32 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#64054FEA-9EA6-4B02-A31D-8F3CB8A09277" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB)</a></td><td>name change</td><td>04/22/25 04:24 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON</a></td><td>Updated diagram naming</td><td>03/26/25 01:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6578CE32-660F-44E7-A395-EAA1E0DE32D2" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - (Internal Only) USB 3.2 Gen 1x1 Traditional Docking Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:53 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</a></td><td>ADDED RX ALSO</td><td>09/18/25 08:06 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9</td><td><a href="content.html#65CF0EAF-10FC-4315-8598-2A89C573EFAB" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated Signal Group</td><td>06/05/25 01:53 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#65CF0EAF-10FC-4315-8598-2A89C573EFAB" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for thin PCB</td><td>04/24/25 01:28 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6600E369-74F1-4D95-83A1-5EDCD2007D2F" target="contentwin">High Speed I/O - HDMI (Post-Channel)</a></td><td>Created for PDS Cloud purposes.</td><td>09/18/25 01:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</a></td><td>Notes updated</td><td>09/23/25 12:10 PM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology</a></td><td>Add interleave requirements</td><td>10/17/24 05:22 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Noted updated</td><td>09/23/25 12:10 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:00 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update diagram. rename PCH to CPU</td><td>06/04/25 03:32 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update reference plane notes</td><td>03/19/25 05:58 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#684E00B3-A79B-47FB-B45A-EF43482959E1" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 08:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#684E00B3-A79B-47FB-B45A-EF43482959E1" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:16 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#684E00B3-A79B-47FB-B45A-EF43482959E1" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9</td><td><a href="content.html#68F3C121-DF3D-459D-AAF6-FA480E4563B6" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84 Gbps</a></td><td>Add MRTS</td><td>06/03/25 06:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#68F3C121-DF3D-459D-AAF6-FA480E4563B6" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84 Gbps</a></td><td>Formatting edits.</td><td>03/20/25 02:19 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 09:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>update max length segment note</td><td>08/20/25 07:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>update segment</td><td>08/20/25 07:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>Update UFS G4 max length to 6inch</td><td>04/23/25 05:07 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>update segment tline type</td><td>03/19/25 08:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:39 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6946104A-EE2F-4351-BBA6-A30097DE1128" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</a></td><td>since copy from gear5, reverting lenght back to 150mm.</td><td>11/26/24 03:33 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>PIBOM</td><td>01/10/25 05:47 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6AB2B474-190C-4A83-928E-6A7B67EF6D6A" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Tx</a></td><td>MAx length segment note updated</td><td>09/24/25 10:18 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6AB2B474-190C-4A83-928E-6A7B67EF6D6A" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Tx</a></td><td>category changed</td><td>04/24/25 09:31 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>update diagram</td><td>04/23/25 10:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>update diagram</td><td>01/22/25 08:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>update note</td><td>01/22/25 08:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>Updated UFS notes</td><td>01/16/25 12:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>update topology diagram and remove min length for PDG0.2</td><td>12/16/24 04:27 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>Updated the diagram name to UFS4.0 Gear5 M.2 Topology to reflect the UFS version and data rate.</td><td>11/22/24 03:17 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>Updated the diagram name to UFS4.0 Gear5 M.2 Topology to reflect the UFS version and data rate.</td><td>11/22/24 03:17 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>UFS4.0 Gear5 to reflect UFS version and data rate</td><td>11/14/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</a></td><td>UFS4.0 Gear5 to reflect UFS version and data rate</td><td>11/14/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6BD5F937-5C27-446B-9A07-47846FD6117C" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for thin PCB</td><td>04/24/25 01:24 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Updated the Reference plane row of General Guidelines</td><td>06/03/25 12:54 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Updated the Cnvio3 Spacing recommendation snapshot</td><td>04/21/25 05:00 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Updated the snapshots for the pth voiding in T4 guideline</td><td>04/21/25 05:00 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Typo update</td><td>03/18/25 11:38 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>CNVIO3 spacing requirement </td><td>03/18/25 11:31 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Formatting edits.</td><td>02/26/25 04:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Formatting edits.</td><td>02/26/25 04:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Updated images , notes and description as per CNVIO3 </td><td>01/20/25 06:00 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB)</a></td><td>Updated the title from (TYPE-3) to (T3 PCB).</td><td>05/06/25 12:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB)</a></td><td>nc</td><td>04/22/25 05:32 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB)</a></td><td>name change</td><td>04/22/25 04:21 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#6C9C09D6-B32E-4138-85C6-3EBCE1471F0B" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated Tline Type and Segment</td><td>06/06/25 09:29 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Updating max segment Length notes </td><td>09/24/25 08:03 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Update to Rx only</td><td>09/24/25 03:02 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>corrected tline type</td><td>09/23/25 07:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Update max length to remove cable and camera module length</td><td>09/23/25 07:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td> Max Length given is excluding the cable Length . </td><td>09/22/25 03:45 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Separating Cable and Mother Board length for IPDS support </td><td>09/22/25 03:44 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Cable segment udpated to cable instead of M3 which denote cable trace segment.</td><td>09/22/25 05:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>changing category</td><td>04/24/25 10:25 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Formatting edits.</td><td>02/26/25 05:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6E4565B2-A76B-4E24-ADCF-5394026E4A72" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</a></td><td>Remove PML material. Updates M3 to cable</td><td>01/22/25 04:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:06 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Renamed topology diagram naming and topology naming </td><td>06/03/25 05:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Added Signal name/ list</td><td>05/21/25 08:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>Updated the Decap solution from 0603 47uf to 0603 PH. Updated the images</td><td>07/10/25 06:37 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>Formatting edits.</td><td>04/25/25 04:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>nc</td><td>04/23/25 09:49 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>new content</td><td>04/23/25 09:41 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>new content</td><td>04/23/25 09:37 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>NC</td><td>04/22/25 07:13 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#6FA1B204-2ABE-4268-8102-6511AF7CAE05" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>new addition</td><td>04/22/25 06:38 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6FECE9BD-5FC8-43D5-A028-6D2AFFFB2E6F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</a></td><td>Added max segment length note</td><td>09/24/25 08:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6FECE9BD-5FC8-43D5-A028-6D2AFFFB2E6F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</a></td><td>(1) Changed Category to None (2) Changed material to None (3) Updated cable length to 80% of total length (4) Added note for PML</td><td>09/03/25 03:21 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#6FECE9BD-5FC8-43D5-A028-6D2AFFFB2E6F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</a></td><td>Updated the material type from none to Mid Loss (ML).</td><td>08/27/25 08:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#6FECE9BD-5FC8-43D5-A028-6D2AFFFB2E6F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</a></td><td>Updated lengths for mainstream mid loss</td><td>08/07/25 03:14 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Change title name</td><td>01/16/25 02:24 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Update Rx-RX/TX-TX skew</td><td>09/24/25 09:17 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:24 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Formatting updates.</td><td>03/24/25 09:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Formatting edits.</td><td>02/27/25 12:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Updated Sideband attachment</td><td>02/26/25 08:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Refine attachment quality</td><td>02/26/25 06:51 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Add in Toe Side HSIO routing</td><td>02/26/25 05:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Typo correction.</td><td>02/26/25 03:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Updated the wording PCIe for all the diagrams for consistency.</td><td>02/26/25 03:20 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</a></td><td>Updated the wording PCIe for all the diagrams for consistency.</td><td>02/26/25 03:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7209B02B-8A01-46F2-9342-FC69334388F8" target="contentwin">Low Speed I/O - SMLink</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7209B02B-8A01-46F2-9342-FC69334388F8" target="contentwin">Low Speed I/O - SMLink</a></td><td>Remove SMBus.</td><td>05/29/25 08:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7209B02B-8A01-46F2-9342-FC69334388F8" target="contentwin">Low Speed I/O - SMLink</a></td><td>Remove SMBus.</td><td>05/29/25 08:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:52 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Corrected diagram</td><td>07/10/25 09:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update topology diagram: change R1 near flash to R2</td><td>07/10/25 09:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Add Option2 Flash device recommendation and update EC max frequency to 50MHz.</td><td>07/10/25 09:23 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated R1 notes</td><td>06/04/25 09:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update based on H sims</td><td>06/03/25 11:48 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added MRTS for Wired OR 2-3 Load topologies</td><td>06/03/25 10:56 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7227D516-753B-437D-8AC7-EA2D9D299720" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updates signal netname on CS</td><td>03/10/25 08:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#725D06DE-0084-4B56-A6D5-7CC40C919BC5" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology</a></td><td>Edited text formatting.</td><td>09/24/25 10:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#725D06DE-0084-4B56-A6D5-7CC40C919BC5" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology</a></td><td>Updated MRTS</td><td>09/23/25 03:45 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#725D06DE-0084-4B56-A6D5-7CC40C919BC5" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology</a></td><td>new prechannel cable topology added </td><td>09/23/25 03:15 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#72798BCF-B910-472D-8F86-C59D96915EDF" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</a></td><td>Updated M2 and M4 segment length</td><td>04/23/25 05:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#73FA5723-F9ED-4339-AC79-6690DF55E150" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode Plus (1 MHz)</a></td><td>Remove SMBus.</td><td>05/29/25 08:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Updated the topology name with prefix (Internal Only).</td><td>06/05/25 03:36 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>ESD comments</td><td>06/03/25 07:00 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Re-driver comments are updated</td><td>06/03/25 06:59 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Internal</td><td>06/03/25 06:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Re-driver description is modified</td><td>06/03/25 06:48 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>redriver notes updated</td><td>01/22/25 07:45 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Re-driver part number updated</td><td>01/22/25 06:36 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Redriver type changed</td><td>01/22/25 05:01 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Topology name and diagram is updaed</td><td>01/22/25 04:59 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Via placement added</td><td>01/20/25 10:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>TCP HDMI to HDMI name change</td><td>11/14/24 07:42 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>Reverted the topology naming change.</td><td>03/14/25 02:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>(Internal Validation) added to topology name</td><td>11/14/24 08:46 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74E181B6-CECD-4D11-9CDA-312D0E76698C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</a></td><td>M.2 Modular Topology</td><td>11/14/24 08:45 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Rx,Tx</a></td><td>added note to clarify max length need to met.</td><td>09/03/25 06:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Rx,Tx</a></td><td>updated segment length to add up to max length.</td><td>05/21/25 04:09 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Rx,Tx</a></td><td>change stackup to none as we can support same length for mainstream and thin stackup.</td><td>04/23/25 06:27 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>02/26/25 06:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Rx,Tx</a></td><td>length reduction due to Due to increase in on die + package loss.</td><td>10/28/24 05:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7584E785-D545-4C46-AAA8-888133D8D429" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7584E785-D545-4C46-AAA8-888133D8D429" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Remove the (Internal Validation) wording from the topology diagram name.</td><td>07/03/25 08:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7584E785-D545-4C46-AAA8-888133D8D429" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Label the topology for internal validation purposes.</td><td>07/03/25 08:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>updated max segment len note</td><td>09/22/25 06:18 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>added RX to signal group</td><td>09/18/25 08:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:04 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:20 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>updated len info</td><td>07/02/25 04:51 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>updated len info</td><td>07/02/25 04:50 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:15 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</a></td><td>Updated len as per PTL</td><td>03/17/25 11:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:16 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:26 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Clean up the notes</td><td>03/10/25 11:13 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Add note of BO neck down routing for ROV mitigation</td><td>01/22/25 04:29 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 08:05 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 08:00 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:04 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>added RX to signal group</td><td>09/18/25 08:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</a></td><td>minor</td><td>03/19/25 09:03 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7670AB98-E8EB-45C7-AD2B-2352472D6300" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Post-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:15 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>length reduction. latest simulation method show length reduction on surface routing. 90% inner layer routing remain unchange </td><td>09/25/25 02:44 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>create new for category for mainstream PML</td><td>04/24/25 03:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#76A22A1F-A4F0-4834-8AAC-91EC02899589" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>create new for category for mainstream PML</td><td>04/24/25 03:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated signal netname and extended length notes</td><td>06/04/25 03:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated signal netlist</td><td>05/06/25 12:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated extended length notes</td><td>04/23/25 03:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>update minor length notes </td><td>09/09/25 06:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Update notes align with Hx</td><td>07/08/25 04:41 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Update category to None</td><td>04/23/25 03:46 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Formatting edits.</td><td>02/26/25 04:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Update max length notes</td><td>01/15/25 07:52 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Update Mcard notes</td><td>01/15/25 04:23 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7831E6B9-87FA-439B-898F-C756859A0A13" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology - Tx</a></td><td>Update Mcard notes</td><td>01/15/25 04:22 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</td><td>09/26/25 01:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl for bo</td><td>07/15/25 09:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update segment length</td><td>06/05/25 01:28 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:19 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/24/25 04:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7991A2C7-E151-4E73-9371-B154B779CEDB" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>thin pcb PML pre channel</td><td>04/24/25 04:09 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7BD8039E-4413-4A1F-B3CD-69642CD6C4CB" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Typo correction.</td><td>02/26/25 04:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Formatting edits. </td><td>02/26/25 04:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Updated the diagram name.</td><td>02/26/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D1D867D-860A-4EEC-A28E-C118965ECAEB" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology - Rx,Tx</a></td><td>Update M3 length </td><td>09/25/25 03:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D1D867D-860A-4EEC-A28E-C118965ECAEB" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology - Rx,Tx</a></td><td>Updated Notes</td><td>09/23/25 03:46 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D1D867D-860A-4EEC-A28E-C118965ECAEB" target="contentwin">High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology - Rx,Tx</a></td><td>New Prechannel Cable topology added</td><td>09/23/25 03:19 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Renamed "Add-In" to "Add-in" per CCE feedback.</td><td>09/22/25 09:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Update notes, align with HX</td><td>07/08/25 04:50 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7DB3F1CF-1B01-4B77-92A8-43923B74B15D" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-in Card Clock Topology</a></td><td>Update EMC/RF notes to align with EMC team</td><td>01/15/25 04:55 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Rx,Tx</a></td><td>udpated M5 to BI as expect breakout geometry to be used there.</td><td>09/22/25 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Rx,Tx</a></td><td>added note to clarify max length need to met.</td><td>09/03/25 06:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Rx,Tx</a></td><td>updated segment length to add up to max length.</td><td>05/21/25 04:10 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Rx,Tx</a></td><td>change stackup to none as we can support same length for mainstream and thin stackup.</td><td>04/23/25 06:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Rx,Tx</a></td><td>length reduction due to Due to increase in on die + package loss.</td><td>10/28/24 05:14 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#7EB4343A-1A17-4EC9-BFD5-091FA4FC055C" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines (Internal)</a></td><td>Added new subsection for internal use</td><td>08/13/25 08:13 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>via placement added</td><td>01/20/25 10:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>TCP HDMI to HDMI name change</td><td>11/14/24 07:42 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7FC193F5-14D8-4DFC-A0FE-9A30949C5D49" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Signal Group</td><td>06/05/25 01:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7FC193F5-14D8-4DFC-A0FE-9A30949C5D49" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for thin PCB</td><td>04/24/25 01:24 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:28 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated timing register in Notes</td><td>09/18/25 05:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated timing register in Notes</td><td>09/18/25 05:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Formatting edits.</td><td>04/18/25 08:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated Rse value and signal netname</td><td>03/19/25 03:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated TS for DATA</td><td>03/19/25 02:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated max via section</td><td>03/10/25 07:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Name change</td><td>01/14/25 02:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel 2</a></td><td>lengths comments updated</td><td>09/25/25 05:45 PM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel 2</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:14 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#82154EF6-B283-4B0D-839A-E640626C9401" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#82457D88-9B88-4252-8A52-97C9E728D6E9" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Device Down Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:02 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#82457D88-9B88-4252-8A52-97C9E728D6E9" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Device Down Topology - Rx,Tx</a></td><td>Update segment length table for device down topology</td><td>09/23/25 08:18 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#827C0516-9256-429E-8CBB-396FE92BC3F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:11 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated minimum length</td><td>06/04/25 07:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated tolerance symbol</td><td>04/23/25 04:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated resistor value tolerance</td><td>04/18/25 08:28 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated resistor values based on most recent simulation results</td><td>03/19/25 06:28 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated R1 and R2 value</td><td>03/19/25 04:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:06 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Added tolerance</td><td>04/23/25 08:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated R2 values</td><td>03/19/25 08:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated resistor values</td><td>03/19/25 06:23 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:28 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology</a></td><td>Labeling the topology as (Internal Only).</td><td>04/24/25 08:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology</a></td><td>Renamed from DP TCP to DP TCP to maintain naming consistency for IO from TCP IP.</td><td>03/20/25 08:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB 3.2 Gen 2</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:44 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:55 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>update diagram</td><td>05/26/25 05:50 PM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>rename</td><td>03/19/25 08:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:29 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update topology diagram, rename PCH as CPU</td><td>06/04/25 06:11 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Renamed topology naming and diagram naming, Added description details and updated R1 and R2 notes. Removed min length notes as covered in segment length section.</td><td>06/04/25 04:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>re-arrange notes sequence</td><td>06/04/25 01:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>typo in max freq</td><td>06/04/25 01:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update latest topology diagram with correct cable picture</td><td>06/04/25 01:06 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>notes update</td><td>06/03/25 11:31 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update notes (cable details) update topology diagram (put m cable diagram)</td><td>06/03/25 08:24 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Update notes from specifically using samtec cable to general cable (M-Cable)</td><td>06/03/25 07:19 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>add m_cable characteristics</td><td>06/03/25 07:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>MRTS update on cable correction</td><td>05/27/25 11:42 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>MRTS update on CPU to Dev and Dev to CPU</td><td>05/27/25 11:27 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>MRTS update for this topology</td><td>05/23/25 09:24 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>add 0 â„¦ placeholder</td><td>04/24/25 12:32 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Updated the title</td><td>03/19/25 03:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update note</td><td>03/19/25 01:01 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Added diagram on topology naming and updated device drive strength notes</td><td>03/10/25 01:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update notes</td><td>02/04/25 12:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update note</td><td>01/22/25 04:53 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update diagram</td><td>01/22/25 04:53 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update contents</td><td>01/22/25 04:49 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update contents</td><td>01/22/25 04:44 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update contents</td><td>01/22/25 04:43 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update</td><td>11/08/24 07:28 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#864618E6-097B-4860-99DA-74AA25F4686E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>new topology</td><td>11/08/24 06:47 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8687CA60-30A0-4260-B157-0D944093C644" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2</a></td><td>nc</td><td>04/22/25 05:34 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#868B360F-D3AB-4FC8-ABCD-2E57439CC658" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:54 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#868B360F-D3AB-4FC8-ABCD-2E57439CC658" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>Updated min length total note and max length total.</td><td>06/04/25 04:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#868B360F-D3AB-4FC8-ABCD-2E57439CC658" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>ADD BACK 2 LOAD BRANCH DEVICE DOWN AFTER THIS CANT MERGE WITH 2 LOAD DAISY CHAIN IN hX</td><td>04/23/25 02:12 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</a></td><td>edit tline type</td><td>03/19/25 08:21 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8764C684-E6F4-45A9-846F-E136C5C637BC" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology - Tx</a></td><td>Length update (notes)</td><td>09/09/25 06:42 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8764C684-E6F4-45A9-846F-E136C5C637BC" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology - Tx</a></td><td>Length update</td><td>09/09/25 06:07 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8764C684-E6F4-45A9-846F-E136C5C637BC" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology - Tx</a></td><td>Update to none to cover thin stackup</td><td>04/23/25 10:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update MRTS</td><td>06/03/25 05:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update MRTS</td><td>06/03/25 05:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>CMC in M.2 topology is optional. </td><td>04/23/25 08:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>CMC in M.2 topology is optional. </td><td>04/23/25 08:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87705240-3F41-4196-BDB2-FD3D97364F26" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8842935F-0602-4FD3-A8B1-5CD00E1B2A52" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:14 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8842935F-0602-4FD3-A8B1-5CD00E1B2A52" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology - Rx,Tx</a></td><td>change stackup to none as we can support same length for mainstream and thin stackup.</td><td>04/23/25 06:06 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8895650F-9B30-4025-B3FA-6D43E6CC8976" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:38 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:53 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>rename</td><td>03/19/25 08:14 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 07:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>add MRTS</td><td>06/04/25 02:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>add FPC connector requirement</td><td>06/03/25 06:56 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/25/25 02:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>note amendment </td><td>03/21/25 03:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>update via count</td><td>03/19/25 09:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>update notes</td><td>03/19/25 09:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Removed last row from the notes which is unused.</td><td>02/26/25 06:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#89E398F7-0A21-437B-AFB5-CCB4C1CC7E50" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8A041523-39F6-4C91-99A4-A15ADFC18144" target="contentwin">Electromagnetic Compatibility</a></td><td>Document moved</td><td>04/17/25 08:11 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8A041523-39F6-4C91-99A4-A15ADFC18144" target="contentwin">Electromagnetic Compatibility</a></td><td>Added eUSB2V2 section for internal validation</td><td>04/11/25 02:30 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Renamed the topology from "TCP TBT4 Retimer with Internal Cable Topology" to "TCP TBT4 June Bridge Retimer with Internal Cable Topology".</td><td>09/17/25 11:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Renamed the topology from "TCP TBT4 Retimer with Internal Cable Topology" to "TCP TBT4 June Bridge Retimer with Internal Cable Topology".</td><td>09/17/25 11:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>add MRTS</td><td>06/04/25 03:13 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>add MRTS</td><td>06/04/25 03:13 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>note amendment </td><td>03/21/25 03:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>note amendment </td><td>03/21/25 03:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>update notes and via count</td><td>03/19/25 09:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>update notes and via count</td><td>03/19/25 09:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Rename the topology to be consistent with TCP TBT5.</td><td>01/26/25 09:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8A148793-B9B6-45D5-AE88-1674E2E2C264" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</a></td><td>Rename the topology to be consistent with TCP TBT5.</td><td>01/26/25 09:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A366F17-9DAD-4587-88B4-2FAC4FE36393" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A366F17-9DAD-4587-88B4-2FAC4FE36393" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology</a></td><td>updated MRTS diag</td><td>09/19/25 06:41 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A366F17-9DAD-4587-88B4-2FAC4FE36393" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology</a></td><td>UPDATED MRTS DIAG</td><td>09/18/25 08:22 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8A366F17-9DAD-4587-88B4-2FAC4FE36393" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology</a></td><td>added separate guideline for Hayden bridge as MRTS will be different. only change from June bridge in series cap</td><td>09/17/25 06:06 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>Updated table nominal loss</td><td>09/19/25 09:48 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>Updated table nominal loss</td><td>09/19/25 09:38 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>Update max length</td><td>09/05/25 04:26 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC</a></td><td>Updated the name from "VCCRTC" to "VCCRTC_PROC" aligning to the external naming.</td><td>05/06/25 01:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:04 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:25 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8C9AEEE1-5325-4AB9-A578-CF71092CCDA0" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8C9AEEE1-5325-4AB9-A578-CF71092CCDA0" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8C9AEEE1-5325-4AB9-A578-CF71092CCDA0" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology</a></td><td>new name for type-C topology</td><td>03/28/25 06:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated the Min length notes for this topology</td><td>06/04/25 02:36 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8CC5D5F3-0DE1-4BAF-ABDC-3E15E5E400BE" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology</a></td><td>Updated the retimer to Hayden Bridge 40.</td><td>09/17/25 11:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8CC5D5F3-0DE1-4BAF-ABDC-3E15E5E400BE" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology</a></td><td>Added TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology.</td><td>09/17/25 11:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:09 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Removed CNV_MFUART2_RXD, CNV_MFUART2_TXD in signal netname</td><td>06/04/25 03:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Updated signal naming</td><td>06/03/25 05:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:02 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Move min length to this section</td><td>09/19/25 04:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update max lenghts</td><td>04/23/25 11:39 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lenghts</td><td>04/23/25 11:35 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lenghts</td><td>04/23/25 11:34 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Revert changes on segment length and total length</td><td>03/20/25 01:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lengths </td><td>03/13/25 05:47 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DBB92D6-60EC-468E-9FD7-E1049DE1D780" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update lengths</td><td>03/13/25 05:41 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Noted updated</td><td>09/23/25 12:11 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</a></td><td>Update Rx-RX/TX-TX skew</td><td>09/24/25 09:17 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</a></td><td>Update Rx-RX/TX-TX skew to 50mm</td><td>09/24/25 09:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:23 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8E9CD756-4C1B-4E90-B9E4-CBDCF64ABBC9" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9CD756-4C1B-4E90-B9E4-CBDCF64ABBC9" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9CD756-4C1B-4E90-B9E4-CBDCF64ABBC9" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology</a></td><td>rename</td><td>03/19/25 08:28 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 06:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>add MRTS</td><td>06/04/25 01:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Formatting edits.</td><td>03/25/25 02:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>note amendment </td><td>03/21/25 03:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>update via count</td><td>03/19/25 09:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>update notes</td><td>03/19/25 09:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Removed last row from the notes which is unused.</td><td>02/26/25 06:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E9EE75E-D950-4176-BA8F-B04E205EA606" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#8FA5E6CD-9853-465F-B2CA-4FB305465D76" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated the Min length notes for this topology</td><td>06/04/25 02:34 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8FA5E6CD-9853-465F-B2CA-4FB305465D76" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated M1 segment length</td><td>03/19/25 05:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</a></td><td>Updated table nominal loss</td><td>09/19/25 09:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</a></td><td>Update max length</td><td>09/05/25 04:27 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:56 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated min length total note and max length total.</td><td>06/04/25 04:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update new segmentation</td><td>04/23/25 02:24 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>typo on max len total</td><td>04/22/25 07:02 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation according to Hx POR</td><td>04/22/25 06:57 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation</td><td>03/19/25 04:42 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update notes</td><td>03/19/25 12:52 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update </td><td>03/19/25 12:29 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#906D961A-8A13-4666-9D46-314149F32778" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update contents</td><td>03/18/25 04:21 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added guideline for microstrip routing near connector</td><td>08/04/25 04:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Change the category from "None" to "Mainstream" to match to the PCB stackup category.</td><td>10/23/24 10:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#91AB76EC-1BE5-436D-A87B-30ED7AA34BCE" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology</a></td><td>Updated the retimer to Hayden Bridge 40.</td><td>09/17/25 11:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#91AB76EC-1BE5-436D-A87B-30ED7AA34BCE" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology</a></td><td>Added TCP TBT4 Hayden Bridge Retimer Topology.</td><td>09/17/25 11:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#928DCA44-B959-477B-B5BB-6E699EAA724C" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for thin PCB</td><td>04/24/25 01:30 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB)</a></td><td>Updated the interface naming. </td><td>09/10/25 04:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB)</a></td><td>NVL CCB approved DDR5 POR for NVL-H404 and NVL-H484 products. Remove the prefix [Internal Only] from the interface naming.</td><td>09/10/25 04:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB)</a></td><td>DDR5 is not POR in NVL-UPH. Updated the naming with prefix [Internal Only] to reflect this is for internal only.</td><td>05/06/25 02:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB)</a></td><td>Name change</td><td>04/22/25 04:14 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#937866DF-6AF0-413D-AE46-0B779E54BBFA" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SCL</a></td><td>Updated ext PU and int PU</td><td>03/20/25 02:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93847CE4-2732-4CFD-961D-DFC629EA536C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB)</a></td><td>Name change</td><td>01/13/25 11:37 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>UPDATED MRTS DIAG</td><td>09/19/25 06:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated MRTS DIAG</td><td>09/18/25 08:20 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>added reference to June bridge collateral.</td><td>09/17/25 08:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated topology name with June bridge</td><td>09/17/25 06:10 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number. - Major</td><td>09/17/25 05:46 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number. - Major</td><td>09/17/25 05:46 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>change to June Bridge from June and Rood Bridge both.</td><td>07/04/25 10:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>change to June Bridge from June and Rood Bridge both.</td><td>07/04/25 10:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated notes</td><td>03/20/25 10:16 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated notes</td><td>03/20/25 10:16 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated notes</td><td>03/20/25 10:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated notes</td><td>03/20/25 10:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated topology diag</td><td>03/20/25 09:59 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated topology diag</td><td>03/20/25 09:59 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>Updated notes</td><td>03/20/25 09:42 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>Updated notes</td><td>03/20/25 09:42 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated Notes</td><td>03/19/25 12:49 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>updated Notes</td><td>03/19/25 12:49 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:37 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:37 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Added min length total</td><td>06/04/25 06:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated M2 and max length notes</td><td>04/23/25 03:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated M2 segment length and max total length with notes</td><td>03/18/25 07:25 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9442C80B-8347-48E8-8A7F-A42C409FC40C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Update topology diagram and correct MRTS</td><td>09/23/25 07:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9442C80B-8347-48E8-8A7F-A42C409FC40C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Update MRTS</td><td>06/03/25 05:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9442C80B-8347-48E8-8A7F-A42C409FC40C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#96977225-6E81-4206-BF0D-CD705A7E3AD9" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - Minimize DLVR Input Power Planesâ€™ Exposure</a></td><td>Change title to Minimize DLVR Input Power Planesâ€™ Exposure </td><td>01/27/25 06:35 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#96977225-6E81-4206-BF0D-CD705A7E3AD9" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - Minimize DLVR Input Power Planesâ€™ Exposure</a></td><td>Clarification DLVR Input power plane is VCCCORE</td><td>01/06/25 07:16 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology</a></td><td>Formatting edits. </td><td>03/24/25 10:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology</a></td><td>rename</td><td>03/19/25 08:10 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97888421-A3E6-4504-B656-673DAF21EB0D" target="contentwin">Low Speed I/O - Processor Sideband</a></td><td>Renamed "CPU Sideband" to "Processor Sideband".</td><td>09/22/25 04:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97888421-A3E6-4504-B656-673DAF21EB0D" target="contentwin">Low Speed I/O - Processor Sideband</a></td><td>Created for PDS Cloud purposes.</td><td>09/18/25 01:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9920FEA9-098F-479C-8BD1-FE30E2D21FFF" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update contents</td><td>01/22/25 04:27 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:30 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added space on SI unit</td><td>03/10/25 07:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#994BFFE9-B19F-4F0F-8A21-C004B6788C66" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Rx,Tx, Post-Channel</a></td><td>post channel</td><td>04/24/25 06:11 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#994BFFE9-B19F-4F0F-8A21-C004B6788C66" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Rx,Tx, Post-Channel</a></td><td>MML post channel</td><td>04/24/25 04:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#994BFFE9-B19F-4F0F-8A21-C004B6788C66" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove material</td><td>01/22/25 08:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#995F09D8-BAEE-427A-BA9B-66F6CCC801C8" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:35 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9979D283-B6FE-4306-BEFB-3A92922A746A" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated Min length notes for this topology</td><td>06/04/25 02:43 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#99E6765B-2670-42E5-A889-9FE6940D3DEC" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:37 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Post-Channel</a></td><td>DSL and SL removed</td><td>05/19/25 10:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Post-Channel</a></td><td>category changed</td><td>04/24/25 09:27 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Post-Channel</a></td><td>TBD removed</td><td>01/22/25 05:16 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9A1BB24D-5193-45E8-98FB-3BFD413E7759" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated HSIO table</td><td>05/22/25 07:59 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9A1BB24D-5193-45E8-98FB-3BFD413E7759" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Added recommendation for eUSB2, UFS Reference Clock and UFS 4.0 Gear 5</td><td>04/17/25 03:23 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9A1BB24D-5193-45E8-98FB-3BFD413E7759" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Removed USB2 from the table</td><td>01/27/25 07:52 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A1BB24D-5193-45E8-98FB-3BFD413E7759" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Change from "breakout" to "breakout region"</td><td>01/06/25 06:39 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A1BB24D-5193-45E8-98FB-3BFD413E7759" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Removed interfaces that are not applicable to this product</td><td>01/02/25 08:01 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:20 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:19 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</a></td><td>new name for type-C topology</td><td>03/28/25 06:35 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 05:50 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:53 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</a></td><td>0.5 inch reduction due to NVL-P PKG length increment</td><td>10/08/24 03:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:15 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Changed speed</td><td>10/23/24 03:10 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Changed speed</td><td>10/23/24 03:05 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:08 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated R1 notes and signal name notes.</td><td>06/04/25 03:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>CORRECTION ON MRTS; INTERNAL CABLE HEADER</td><td>06/04/25 01:45 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Notes update</td><td>06/03/25 01:22 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>MRTS update for M_Cable connection</td><td>05/28/25 03:16 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update note</td><td>03/19/25 01:03 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated buffer drive strength notes</td><td>01/21/25 02:49 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update note</td><td>01/21/25 03:17 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update R value and other notes</td><td>01/16/25 10:26 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9CDAB6B5-64A0-4379-AEE9-BB550A66D69A" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Type A Connector Selection</a></td><td>Added this section under EMC Mechanical Considerations</td><td>12/19/24 09:11 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:29 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</a></td><td>Edited image and table to highlight Case 3 RF cap placement is not recommended</td><td>09/19/25 01:39 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</a></td><td>Edited the typo for NPU Power Plane RF Capacitor Placement Guidelines table</td><td>09/08/25 09:58 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</a></td><td>removed VCCNPU net name</td><td>08/21/25 03:55 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D" target="contentwin">Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</a></td><td>Added RF Decoupling Capacitors on NPU Power Plane subsection</td><td>08/21/25 03:55 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9D62A7ED-AE22-42D4-B983-2C78CBC3C404" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updated the section naming</td><td>01/15/25 01:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9D914BF2-6C0F-4921-A614-1475847843B0" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Corrected typo on M2 segment length from 239.6 to 329.6</td><td>06/04/25 03:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9D914BF2-6C0F-4921-A614-1475847843B0" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update segment length table according to updated topology diagram. </td><td>06/04/25 01:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update C1/C2 value</td><td>06/20/25 08:06 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update figure</td><td>06/05/25 11:56 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update figure</td><td>06/05/25 11:45 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update notes</td><td>06/03/25 02:47 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update diagram with C1/C2 value</td><td>06/03/25 02:43 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update figure</td><td>01/16/25 01:10 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Remove Rs EMI resistor as recommended by EMC team</td><td>01/16/25 01:06 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9E37C9E9-2029-4A9B-802A-73591827DCB5" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Added RFI Suppression Guidelines on Memory Signal and power plane exposure figure</td><td>08/13/25 07:37 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9E37C9E9-2029-4A9B-802A-73591827DCB5" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Updated the Memory Signals Design Guidelines sentence for type-3 &amp; 4 board</td><td>08/13/25 07:25 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9E37C9E9-2029-4A9B-802A-73591827DCB5" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Rearrange content</td><td>04/17/25 02:22 PM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/25/25 10:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction</td><td>09/25/25 10:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction</td><td>09/25/25 09:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update Tline type and segment note</td><td>06/03/25 07:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:12 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update segment length can cable note</td><td>04/23/25 03:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>minor touch the segment length</td><td>03/19/25 09:26 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 09:14 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EA60F1C-AEAA-496E-897E-EF5483C90851" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>update material and length </td><td>01/22/25 08:26 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update C1/C2 value</td><td>06/20/25 08:05 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update figure</td><td>06/05/25 11:52 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update C1/C2 value</td><td>06/05/25 11:41 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update figure</td><td>01/16/25 01:10 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update figure, remove Rs based on EMC team feedback</td><td>01/16/25 12:56 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update the drawing as EMC recommendation</td><td>01/15/25 09:17 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:34 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated topology diagram</td><td>03/19/25 01:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated topology diagram and signal netname</td><td>03/17/25 03:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#9F5BC972-0B45-4CD5-B8AB-21706140BFE2" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology</a></td><td>Update notes/figure</td><td>07/08/25 04:59 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9F5BC972-0B45-4CD5-B8AB-21706140BFE2" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9F5BC972-0B45-4CD5-B8AB-21706140BFE2" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology - Rx,Tx</a></td><td>added "rx" to signal group</td><td>09/19/25 07:07 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology - Rx,Tx</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 09:03 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>Update Bi into M2</td><td>09/09/25 03:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>remove M3 from segment</td><td>05/28/25 06:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>same max length for all PCB type</td><td>04/23/25 05:08 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>Formatting edits.</td><td>04/23/25 02:15 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>update category</td><td>04/23/25 11:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>remove cmc from max length note</td><td>04/23/25 10:59 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>add solution space</td><td>03/19/25 02:09 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>remove all the length for PDG0.2</td><td>12/16/24 04:29 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>UFS m.2 topology is still TBD</td><td>11/14/24 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</a></td><td>UFS m.2 topology is still TBD</td><td>11/14/24 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A1462881-9F0A-441D-ABB1-021058F35EA0" target="contentwin">Low Speed I/O - I2C</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:03 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A1A08BFD-72C5-432E-88DC-D4FFF053A2B8" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology</a></td><td>update diagram</td><td>08/20/25 07:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A1A08BFD-72C5-432E-88DC-D4FFF053A2B8" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A1A08BFD-72C5-432E-88DC-D4FFF053A2B8" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology</a></td><td>Adding gear4 Device down toplogy</td><td>11/26/24 03:16 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>Renamed "Add-In" to "Add-in" per CCE feedback.</td><td>09/22/25 09:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>Update name notes. </td><td>07/08/25 04:49 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>Update diagram align with Hx</td><td>07/08/25 04:43 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>update MRTS </td><td>07/08/25 04:39 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A1B56EFF-9D74-4CDA-AD79-7245E4862E50" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-in Card Clock Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/26/25 01:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>revert to original length, wrong calculation </td><td>09/26/25 01:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/26/25 01:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Update max length to align with cascaded topology</td><td>09/26/25 01:34 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Reducing max length, latest simulation method show length reduction on surface routing. 90% inner layer routing remain the same.</td><td>09/25/25 02:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl for bo</td><td>07/15/25 09:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:17 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/24/25 04:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A29A5FE6-60F6-438C-A3F6-F84F54C38CDD" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Mainstream PML</td><td>04/24/25 04:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A2A6AB0D-4DED-452D-815C-4BF934F5E63C" target="contentwin">Low Speed I/O - UFS Reference Clock - [For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</a></td><td>Renamed title from 1-load to 1-Load</td><td>09/19/25 04:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A2A6AB0D-4DED-452D-815C-4BF934F5E63C" target="contentwin">Low Speed I/O - UFS Reference Clock - [For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</a></td><td>renamed title to indicate for internal validation</td><td>07/08/25 08:13 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#A2A6AB0D-4DED-452D-815C-4BF934F5E63C" target="contentwin">Low Speed I/O - UFS Reference Clock - [For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</a></td><td>added a separate M.2 connector topology for internal use only</td><td>07/08/25 08:12 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Post-Channel</a></td><td>changing category to none</td><td>04/24/25 07:48 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Post-Channel</a></td><td>updating pdg lengths</td><td>03/18/25 04:19 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Rx,Tx, Post-Channel</a></td><td>Updating legths</td><td>01/23/25 04:24 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A366982A-08DC-4CDB-90DC-EF8B36F4B418" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A366982A-08DC-4CDB-90DC-EF8B36F4B418" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A366982A-08DC-4CDB-90DC-EF8B36F4B418" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology</a></td><td>rename</td><td>03/19/25 08:23 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:16 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:24 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:26 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>UPDATED MRTS DIAG</td><td>09/17/25 10:48 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>separate support for Hayden Bridge</td><td>09/17/25 09:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>minor formatting update</td><td>09/17/25 06:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>added reference to RDC number for Hayden bridge.</td><td>09/17/25 06:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A758FF58-A88F-4CD4-B40B-06E2100A51FB" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</a></td><td>added separate guideline for Hayden bridge as MRTS will be different. only change from June bridge  in series cap  </td><td>09/17/25 06:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A7B8379C-2741-4204-BC59-E66A52A13943" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Rx</a></td><td>updated max len segment note</td><td>09/19/25 07:37 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#A7B8379C-2741-4204-BC59-E66A52A13943" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Rx</a></td><td>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</td><td>04/24/25 09:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8BBCEA2-3F12-4F78-9DE3-BFD964BAB490" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel 2</a></td><td>pre-channel2 added</td><td>09/25/25 06:03 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8BBCEA2-3F12-4F78-9DE3-BFD964BAB490" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel 2</a></td><td>pre-channel2 added</td><td>09/25/25 06:03 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8BBCEA2-3F12-4F78-9DE3-BFD964BAB490" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel 2</a></td><td>Prechannel2 section added</td><td>09/25/25 06:03 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8BBCEA2-3F12-4F78-9DE3-BFD964BAB490" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel 2</a></td><td>Prechannel2 section added</td><td>09/25/25 06:03 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update topology diagram and corrected MRTS. </td><td>09/23/25 07:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update topology diagram and corrected MRTS. </td><td>09/23/25 07:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update MRTS</td><td>06/03/25 05:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update MRTS</td><td>06/03/25 05:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update notes for CMC</td><td>03/20/25 01:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update notes for CMC</td><td>03/20/25 01:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AA122CD2-EC39-4581-B0D7-736C6D657778" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Rx</a></td><td>updated max len segment note</td><td>09/19/25 07:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Rx</a></td><td>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</td><td>04/24/25 09:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#AACA2072-F601-4795-8D98-8491ACFF0716" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eUSB2V2 (Internal Validation)</a></td><td>Clean up content in the table</td><td>04/18/25 07:23 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#AACA2072-F601-4795-8D98-8491ACFF0716" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eUSB2V2 (Internal Validation)</a></td><td>New section added</td><td>04/17/25 08:11 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB38613B-2997-447B-A0F6-D1DF984F34BF" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Type C Connector Selection</a></td><td>More description added for Type C Connector Selection</td><td>12/19/24 09:18 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>update tline type</td><td>09/23/25 07:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>update tline type</td><td>09/23/25 07:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Updating minor changes in Lengths </td><td>09/22/25 03:47 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Updating minor changes in Lengths </td><td>09/22/25 03:47 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:24 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:24 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Formatting edits. </td><td>02/26/25 05:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Formatting edits. </td><td>02/26/25 05:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Remove PML material. </td><td>01/22/25 04:07 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB511E74-0C10-43AE-82A8-19DD5C33BEA4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Rx,Tx</a></td><td>Remove PML material. </td><td>01/22/25 04:07 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:07 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update Pull-up DC supply name</td><td>05/07/25 05:40 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update topology diagram</td><td>03/18/25 02:49 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:11 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Rename component restriction table</td><td>09/23/25 08:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>minimum Length update</td><td>09/22/25 04:56 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:28 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Update typo</td><td>01/22/25 08:55 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Update component restriction table</td><td>01/22/25 08:55 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Remove PML material. updates length information</td><td>01/22/25 07:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</a></td><td>Remove PML material. updates length information</td><td>01/22/25 07:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AC3760C2-FDF3-4A04-87FF-A485C8DBD35D" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Cable Routing and Shielding, Ground Cables to Chassis</a></td><td>Update entire contents in this section</td><td>12/19/24 09:24 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#AC80282E-440A-4586-B373-DDAEE01C2562" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Mid Loss (ML), Tx</a></td><td>eDP M.2 topology is added</td><td>06/25/25 05:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:57 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Corrected R2 notes. </td><td>07/11/25 12:56 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update R2 value and add option 2 for flash device recommendation.</td><td>07/10/25 09:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update branch distance for R1</td><td>06/04/25 12:23 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added MRTS for Wired OR 4 Load topology</td><td>06/03/25 11:02 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.9</td><td><a href="content.html#AD914F84-BF09-41E7-9DBF-3DEB39337FCD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update all parameters based on H sims</td><td>06/03/25 09:55 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category and material </td><td>04/24/25 06:21 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category and material </td><td>04/24/25 06:21 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>add material</td><td>04/24/25 03:39 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>add material</td><td>04/24/25 03:39 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove material </td><td>01/22/25 10:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</a></td><td>remove material </td><td>01/22/25 10:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ADBC8610-D696-4BC9-937F-829316E5580E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology</a></td><td>Updated the topology name.</td><td>09/16/25 11:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ADBC8610-D696-4BC9-937F-829316E5580E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology</a></td><td>Adding prefix (Internal Only) as the topology guideline is still WIP and not ready for NVL-H iPDG Rev1.0 release.</td><td>09/16/25 11:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ADBC8610-D696-4BC9-937F-829316E5580E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology</a></td><td>PCIe Gen 3 SD Express Gen 3 Bridge Chip Topology </td><td>09/16/25 05:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AE22BAC8-D496-46D1-912A-26E9D5241013" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>Change naming for nvl-h 0.5</td><td>03/18/25 03:47 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AE22BAC8-D496-46D1-912A-26E9D5241013" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>Naming change</td><td>03/18/25 03:40 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B041C947-B463-412B-9566-1AAC48AEBE93" target="contentwin">Electromagnetic Compatibility - EMC Audio</a></td><td>Change title from EMC Audio - Copy to EMC Audio</td><td>12/16/24 09:38 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B0E25762-8F9A-474F-A6BA-7FF657953E63" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated Segments</td><td>06/06/25 09:46 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:18 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:54 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Added min length and its notes</td><td>06/06/25 12:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:35 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:27 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Corrected notes formating</td><td>03/19/25 05:50 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology</a></td><td>align with chapter name</td><td>11/14/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:38 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B5A3752D-DAEC-42DE-A5FE-A43E45D5769F" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84 Gbps - Rx,Tx</a></td><td>Update Material to None. 3.84Gbps have same solution for PML and MML</td><td>04/25/25 01:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B5AB37C2-2B20-4D33-A87F-0FA011CD12CD" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B5AB37C2-2B20-4D33-A87F-0FA011CD12CD" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Name change</td><td>01/13/25 11:36 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:28 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B694F966-FBF1-449D-B12A-43CCDE5A98CA" target="contentwin">Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</a></td><td>Updated description</td><td>06/05/25 06:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B694F966-FBF1-449D-B12A-43CCDE5A98CA" target="contentwin">Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</a></td><td>Remove SMBus from EIO Flexi-PDG as SMBus is not POR for NVL-H.</td><td>06/05/25 04:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B694F966-FBF1-449D-B12A-43CCDE5A98CA" target="contentwin">Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</a></td><td>Removed SMBUS in the description</td><td>06/05/25 04:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B741A248-0B88-4C01-9E19-644EC87C4F64" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Topology name updated</td><td>09/25/25 05:50 PM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B741A248-0B88-4C01-9E19-644EC87C4F64" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Updated name to be consistent with mainlink</td><td>04/24/25 09:44 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B741A248-0B88-4C01-9E19-644EC87C4F64" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Formatting edits.</td><td>04/07/25 06:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B741A248-0B88-4C01-9E19-644EC87C4F64" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>minor naming order change</td><td>04/07/25 05:51 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B741A248-0B88-4C01-9E19-644EC87C4F64" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Barlow ridge not re-timer corrected to ridge</td><td>04/07/25 05:50 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B74D00C7-E0AC-4694-839B-29812AD73220" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:25 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B74D00C7-E0AC-4694-839B-29812AD73220" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Updated Tline type</td><td>03/19/25 01:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:04 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:35 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:27 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 07:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>note amendment </td><td>03/21/25 03:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>update notes and via count</td><td>03/19/25 09:44 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Removed last row from the notes which is unused.</td><td>02/26/25 06:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B8036E22-9543-4898-9E5C-22A5F57C831B" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Labeling the topology as (Internal Validation).</td><td>11/29/24 09:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:05 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Added Signal name/ list</td><td>05/21/25 08:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B9BCC68F-71EA-400A-8E20-4E5FDCA5C3BA" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for thin PCB</td><td>04/24/25 01:27 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B9C1FF53-2418-47DA-9887-3C546C9E9ABA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:00 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B9C1FF53-2418-47DA-9887-3C546C9E9ABA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Move min length requirement to this section.</td><td>09/19/25 04:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#B9C1FF53-2418-47DA-9887-3C546C9E9ABA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated max length total</td><td>06/04/25 09:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B9C1FF53-2418-47DA-9887-3C546C9E9ABA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated max length segment note</td><td>04/24/25 04:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#B9C1FF53-2418-47DA-9887-3C546C9E9ABA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Update lenghts</td><td>04/24/25 12:46 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:05 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated tolerance symbol</td><td>04/23/25 04:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated Resistor values to include tolerance</td><td>04/18/25 06:41 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated R1 and R2 value</td><td>03/19/25 05:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BA777C87-75B8-4B0E-9A9A-DEADB8CA8D94" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for thin PCB</td><td>04/24/25 01:27 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>updated min length</td><td>06/04/25 12:42 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>updated min length</td><td>06/04/25 12:42 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>excluded MS tline type from M1 as part of RFI requirement</td><td>04/18/25 08:18 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>excluded MS tline type from M1 as part of RFI requirement</td><td>04/18/25 08:18 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>corrected M2 tline type, and updated max length from 150mm to 203.2</td><td>01/13/25 01:28 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</a></td><td>corrected M2 tline type, and updated max length from 150mm to 203.2</td><td>01/13/25 01:28 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - Processor GPIO - Processor GPIO CMOS Buffer Type Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:29 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - Processor GPIO - Processor GPIO CMOS Buffer Type Topology</a></td><td>Renamed â€œCPUâ€ to â€œProcessorâ€ from the topology name and diagram name.</td><td>09/22/25 03:59 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - Processor GPIO - Processor GPIO CMOS Buffer Type Topology</a></td><td>Updated Note 6</td><td>04/09/25 02:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:24 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated timing register in Notes</td><td>09/18/25 05:12 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated signal netname</td><td>03/19/25 03:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated TS for DATA</td><td>03/19/25 01:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Removed additional annotation </td><td>03/10/25 07:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BBE34F0E-1FC3-4490-AAC5-1E76C3311E37" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>Change title from HSIO RFI Mitigation - Copy to HSIO RFI Mitigation</td><td>12/16/24 09:33 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:57 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Added Port2 and Port1A on R1 and R2 recommendation.</td><td>09/24/25 04:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated signal name to add GSPI2 port and GSPI1A port</td><td>09/23/25 07:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Removed comma symbol on R1 and R2 notes</td><td>06/04/25 06:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated R1 and R2 notes and signal netname. Removed min length notes as covered in segment length section. </td><td>06/04/25 06:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology to match the latest updated circuit diagram</td><td>05/19/25 06:34 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated diagram, R2 guide and signal netname</td><td>04/23/25 02:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated resistor values, signal netname, and device characteristics</td><td>04/18/25 09:04 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated the circuit diagram</td><td>04/18/25 01:56 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Changed topology diagram to the latest one</td><td>04/09/25 08:50 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated resistor R1 recommendation</td><td>03/13/25 04:37 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Removed min length notes as it has been covered in segment length section.</td><td>06/06/25 12:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Added min length total</td><td>06/04/25 08:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BCA302EA-6444-4500-AD80-432CB2AC2394" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for thin PCB</td><td>04/24/25 01:27 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:44 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Updated signal name in notes</td><td>09/24/25 05:45 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Formatting edits.</td><td>04/18/25 09:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Formatting edits.</td><td>04/18/25 08:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Added diagram naming</td><td>03/05/25 08:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</a></td><td>max length segment note updated</td><td>09/24/25 10:19 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</a></td><td>category changed</td><td>04/24/25 09:26 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</a></td><td>Re-timer pre-channel length updated</td><td>03/06/25 06:12 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BD557EAB-A075-4438-ABFA-76CE8341DD38" target="contentwin">Electromagnetic Compatibility - EMC General Considerations</a></td><td>Rename section title from EMC General Considerations - Copy to EMC General Considerations</td><td>12/16/24 09:17 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:38 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>Updated the document title for RDC #557111.</td><td>09/11/25 09:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>update general guideline </td><td>06/05/25 01:54 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>update general guideline</td><td>06/05/25 01:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>Rename (Placeholder) TCP TBT4 to TCP TBT4.</td><td>11/12/24 09:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFCF5499-A787-4C2D-A250-2A3147F70FBC" target="contentwin">High Speed I/O - TCP TBT4</a></td><td>selected TBT4</td><td>10/08/24 11:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:18 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>ALERT Notes and via guideline updated</td><td>09/22/25 01:21 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C05B2D56-CF18-4F3B-A3BC-8245D1C9C45E" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updates segment length and total max length</td><td>01/22/25 04:03 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C05B2D56-CF18-4F3B-A3BC-8245D1C9C45E" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added SL tline type</td><td>01/15/25 02:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:13 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Added tolerance</td><td>04/23/25 08:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated Signal Group</td><td>06/05/25 01:51 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:17 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</td><td>09/25/25 02:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note</td><td>06/05/25 01:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Thin PCB</td><td>04/24/25 03:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Thin PCB</td><td>04/24/25 03:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Rx,Tx</a></td><td>udpated M5 to BI as expect breakout geometry to be used there.</td><td>09/22/25 08:05 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Rx,Tx</a></td><td>added note to clarify max length need to met.</td><td>09/03/25 06:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Rx,Tx</a></td><td>updated segment length to add up to max length.</td><td>05/21/25 04:09 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Rx,Tx</a></td><td>change stackup to none as we can support same length for mainstream and thin stackup.</td><td>04/23/25 06:25 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Rx,Tx</a></td><td>length reduction due to Due to increase in on die + package loss.</td><td>10/28/24 05:14 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Length reduction, new simulation method show length reduction on surface routing. 90% inner routing remain unchange</td><td>09/25/25 02:40 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note </td><td>06/05/25 01:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length segment note </td><td>06/05/25 01:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:22 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>amend max length note</td><td>04/24/25 06:22 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>amend note</td><td>04/24/25 03:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>amend note</td><td>04/24/25 03:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>remove PML length</td><td>04/24/25 03:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>remove PML length</td><td>04/24/25 03:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>remove PML length</td><td>04/24/25 03:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>remove PML length</td><td>04/24/25 03:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Formatting edits.</td><td>04/23/25 02:10 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update tline type</td><td>04/23/25 10:52 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>04/23/25 10:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>Edited the max length total notes.</td><td>03/20/25 11:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>03/19/25 09:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1E08B39-4661-4E14-845C-5211353DAD37" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 10:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C3F88014-E285-45C1-A037-4E0FA31711F1" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology - Tx</a></td><td>length notes update</td><td>09/09/25 06:06 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C3F88014-E285-45C1-A037-4E0FA31711F1" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology - Tx</a></td><td>Update to none to cover thin stackup</td><td>04/23/25 10:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C48930DF-B0C2-4433-9738-FC4279A3E660" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines</a></td><td>Change section title to DLVR RFI Design Guidelines </td><td>01/27/25 06:34 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C48930DF-B0C2-4433-9738-FC4279A3E660" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines</a></td><td>Change title from DLVR RFI Mitigation - Copy to DLVR RFI Mitigation</td><td>12/16/24 09:30 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:12 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated tolerance symbol</td><td>04/23/25 04:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated resistor values</td><td>04/18/25 08:27 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated R1 and R2 value</td><td>03/19/25 08:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated resistor values based on most recent simulation results</td><td>03/19/25 06:30 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:35 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 05:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>updated topology name to m.2 modular topology</td><td>11/14/24 08:44 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</a></td><td>align with chapter name</td><td>11/14/24 08:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C6F3D3B9-6EF6-457E-8EEE-60AE2BD6A9B2" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</a></td><td>Update topology diagram and corrected MRTS</td><td>09/23/25 07:56 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C6F3D3B9-6EF6-457E-8EEE-60AE2BD6A9B2" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</a></td><td>Splitting Type-a and Type-c for MRTS support</td><td>09/22/25 04:46 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:13 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology - Rx,Tx</a></td><td>changing Category to none</td><td>04/24/25 07:45 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Updated Notes</td><td>06/06/25 09:59 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Formatting edits.</td><td>03/02/25 10:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Rx</a></td><td>updated max len segment note</td><td>09/19/25 07:38 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Rx</a></td><td>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</td><td>04/24/25 09:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.9</td><td><a href="content.html#C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated Signal Group</td><td>06/05/25 01:55 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Fixed a few naming convention issues</td><td>03/19/25 12:27 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Noted updated</td><td>09/23/25 12:11 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</a></td><td>Updated the naming to add 0.8mm as the supported PCB.</td><td>05/06/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>Naming change from UFS4.0 to UFS 4.0.</td><td>03/24/25 09:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>update PN length matching </td><td>03/19/25 07:08 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>Formatting edits.</td><td>02/26/25 06:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>Naming change from UFS to UFS4.0.</td><td>11/14/24 08:36 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>updating description that NVL will support gear 5 speed.</td><td>11/14/24 07:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS 4.0</a></td><td>UFS is a POR IO in NVL-UH.</td><td>10/11/24 06:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CB06BE7C-8508-41F2-844B-6B3F9E0921B0" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</a></td><td>Notes updated</td><td>09/23/25 12:09 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CB20DC96-8C8C-41C9-8AB8-18873EC2B038" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Noted updated</td><td>09/23/25 12:11 PM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CBA39B9E-E4BE-4371-9861-54BC51C3D1C5" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CBA39B9E-E4BE-4371-9861-54BC51C3D1C5" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Updated material type from Standard Loss (SL) to Mid Loss (ML).</td><td>04/03/25 11:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</a></td><td>Typo correction.</td><td>03/28/25 02:02 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</a></td><td>Formatting edits.</td><td>03/28/25 08:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</a></td><td>formatting  correction </td><td>03/28/25 06:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</a></td><td>new name for type-C topology</td><td>03/28/25 06:34 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB)</a></td><td>0.5</td><td>03/20/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB)</a></td><td>0.5</td><td>03/20/25 01:08 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB)</a></td><td>0.5</td><td>03/20/25 01:08 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB)</a></td><td>Title Simplified</td><td>03/20/25 12:37 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CDC8AB07-DDAC-46FA-A3F0-D82A11BE8EA0" target="contentwin">High Speed I/O - eUSB2</a></td><td>eUSB section</td><td>10/08/24 11:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/14/25 02:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology</a></td><td>align with chapter name</td><td>11/14/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology</a></td><td>align with chapter name</td><td>11/14/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Update MRTS</td><td>06/03/25 06:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Typo correction.</td><td>02/26/25 03:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Update in notes</td><td>01/22/25 08:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CF60B5E9-C108-4576-80F9-AEE49ADBE6BA" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology</a></td><td>Update TypeC topology</td><td>01/22/25 07:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D05F4795-0290-4F2B-AC3D-3B80F1129318" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:22 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D05F4795-0290-4F2B-AC3D-3B80F1129318" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Correction made: removed VDD2L, VDD1p8_MEM/VDD1 from the content.</td><td>09/03/25 02:14 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D05F4795-0290-4F2B-AC3D-3B80F1129318" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Updated design guidelines for section Memory Power Plane Routing Guidelines</td><td>08/13/25 08:09 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D05F4795-0290-4F2B-AC3D-3B80F1129318" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Added recommendation to embed memory power planes </td><td>04/17/25 02:24 PM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D1DCD88C-48B6-4539-9B43-5C58A0292306" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</a></td><td>Updated the document title for RDC #644925.</td><td>09/11/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D1DCD88C-48B6-4539-9B43-5C58A0292306" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</a></td><td>Revert the changes and remove the (Internal Validation) wording from the topology diagram name. purposes.</td><td>07/03/25 08:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D1DCD88C-48B6-4539-9B43-5C58A0292306" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</a></td><td>Label the topology diagram for internal validation purposes.</td><td>07/03/25 08:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D1DCD88C-48B6-4539-9B43-5C58A0292306" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 02:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D1DCD88C-48B6-4539-9B43-5C58A0292306" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</a></td><td>Internal Validation topology with Addin card </td><td>12/05/24 06:28 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D2B72513-8BF8-4892-AD5C-8AB750DEAE0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>updated max len segment note</td><td>09/19/25 07:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D2B72513-8BF8-4892-AD5C-8AB750DEAE0E" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Hayden Bridge with Retimer Internal Cable Topology - Rx,Tx</a></td><td>Added RX to signal group</td><td>09/18/25 08:21 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>Update max length note</td><td>09/26/25 01:44 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction</td><td>09/25/25 02:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>add dsl on bo</td><td>07/15/25 09:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>update max length note</td><td>06/05/25 01:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>BO length amendment </td><td>06/03/25 07:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>03/19/25 08:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D36601AA-B421-458B-8AAD-2B8B23865EC4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</a></td><td>update material and length</td><td>01/22/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D3D55D1C-64E8-48D8-B623-0E37B02D9544" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC</a></td><td>Updated the name from "VCCPRIM_1P8" to "VCCPRIM_1P8_PROC" aligning to the external naming.</td><td>05/06/25 01:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D434D959-B867-4BAC-8761-B977F0694814" target="contentwin">High Speed I/O - TCP TBT5 (Post-Channel)</a></td><td>Created for PDS Cloud purposes.</td><td>09/18/25 01:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>DSL removed</td><td>05/19/25 10:57 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>category changed</td><td>04/24/25 09:27 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>Tline type modified</td><td>01/20/25 10:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Post-Channel</a></td><td>DSL is removed</td><td>01/20/25 10:11 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D59E2264-9D63-47C4-B628-0EBD37822D90" target="contentwin">High Speed I/O - TCP AUX</a></td><td>Rename Type-C AUX to TCP AUX.</td><td>11/12/24 09:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D59E2264-9D63-47C4-B628-0EBD37822D90" target="contentwin">High Speed I/O - TCP AUX</a></td><td>Rename Type-C AUX to TCP AUX.</td><td>11/12/24 09:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</a></td><td>update topology image and MRTS to mention BI instead of M5 .udpated M5 to BI as expect breakout geometry to be used there</td><td>09/22/25 08:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</a></td><td>Typo correction.</td><td>02/26/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D5DABDFE-4360-4F43-9142-D97CE68BC625" target="contentwin">Electromagnetic Compatibility - On-Board Shielding</a></td><td>Change title to On-Board Shielding</td><td>12/16/24 09:43 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D5F523FA-8A93-46EA-971E-00F836C05E3F" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Change title from Memory RFI Mitigation - Copy to Memory RFI Mitigation</td><td>12/16/24 09:27 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>Noted updated</td><td>09/23/25 12:13 PM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D733556D-12B9-44F8-A9C4-121412E61BB4" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</a></td><td>add max length note</td><td>09/25/25 03:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</a></td><td>update MR length to max length, align with Ekit direction</td><td>09/24/25 11:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:05 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:11 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D89C2238-C709-468B-8CF1-94BE79F181B7" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</a></td><td>Added FORCEPR# and RTC as ESD sensitive net</td><td>04/11/25 03:36 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:48 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>correct typo</td><td>09/19/25 04:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Move Min Length requirement to min length section. </td><td>09/19/25 03:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Lenghts updated</td><td>04/24/25 03:59 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated max total length notes</td><td>01/16/25 08:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Added SL tline type</td><td>01/15/25 02:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:45 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update 4-Load Branch topology diagram to change R to FET/MUX branch to R1</td><td>09/19/25 02:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>update SPI0_CS0 to SPI0_CS[0:1].</td><td>07/17/25 07:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update R2 to 51ohm</td><td>07/11/25 12:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update Option 2 for Flash device recommendation</td><td>07/10/25 09:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update 1 load image</td><td>05/16/25 05:22 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>MRTS for all the topologies</td><td>05/15/25 09:58 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update MRTS names</td><td>05/15/25 08:55 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Added MRTS feature</td><td>05/13/25 01:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update vias qty</td><td>04/24/25 03:55 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Updated R1 notes</td><td>04/24/25 03:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D9426800-9BE9-4E3E-B58C-736D6A746140" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Updated stuffing res note</td><td>03/10/25 08:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D9BFEEDF-EEDF-45AF-BC57-536AFC907B80" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 02:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D9BFEEDF-EEDF-45AF-BC57-536AFC907B80" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology</a></td><td>Labeling the topology as (Internal Only).</td><td>11/29/24 09:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D9BFEEDF-EEDF-45AF-BC57-536AFC907B80" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DAF2C1B6-06DF-461F-BF75-507A7613E295" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DAF2C1B6-06DF-461F-BF75-507A7613E295" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Updated material type from Standard Loss (SL) to Mid Loss (ML).</td><td>04/03/25 11:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#DB03AC89-A797-48D0-A1B8-25D65122D3BC" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode (400 kHz)</a></td><td>Remove SMBus.</td><td>05/29/25 08:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DB3C1AAB-E8E3-498A-88B6-F326FA9585E0" target="contentwin">Low Speed I/O - I2S</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:03 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DB9818A1-04A7-40F6-B620-DE8AB322643B" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/24/25 10:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB9818A1-04A7-40F6-B620-DE8AB322643B" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology</a></td><td>Updated the topology naming per CCE alignment.</td><td>03/20/25 11:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB9818A1-04A7-40F6-B620-DE8AB322643B" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology</a></td><td>rename</td><td>03/19/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DBF5FE8B-1919-469E-9C39-DA447FF50F74" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:42 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DC9382FF-A370-47E8-A100-24CA73DEC0AF" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Minor modification of 1st two paragraphs</td><td>01/27/25 06:31 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</a></td><td>Notes updated</td><td>09/23/25 12:09 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DD0DD130-119E-43DE-BEA7-4A5E7B4D48E3" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:33 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:11 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Updated CPU drive strength per BRI/RGI setting</td><td>06/03/25 05:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DD4F9B69-4043-4F46-BDEC-C837535C7C66" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Edited first image to highlight Case 3 RF cap placement is not recommended</td><td>09/19/25 01:49 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE1E0BE4-4145-4FD3-84DE-D0E9B8226582" target="contentwin">Electromagnetic Compatibility - On-Board Shielding - Thermal and EMI Co-Design Considerations</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:30 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/04/25 02:51 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>pre-channel updated</td><td>09/25/25 06:04 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>segments updated</td><td>09/25/25 06:03 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>segment lengths are updated</td><td>09/25/25 05:58 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>segment lengths are updated</td><td>09/25/25 05:58 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>segment lengths are updated</td><td>09/25/25 05:58 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 08:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>updated max len segment note</td><td>09/19/25 07:15 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>added RX to signal group</td><td>09/18/25 08:33 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>added RX to signal group</td><td>09/18/25 08:33 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>added RX to signal group</td><td>09/18/25 08:33 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DE814C01-CE10-4EC7-8E68-A4E5808C8F2C" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</a></td><td>Changed Category to none - applies to both thin and mainstream</td><td>04/24/25 08:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Max Length Segment notes updated</td><td>09/24/25 11:05 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>update tline type</td><td>09/23/25 08:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Update min lenght</td><td>09/23/25 07:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>changing category</td><td>04/24/25 10:26 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Update component restriction table.</td><td>01/22/25 08:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Updates max length for BP with MUX topology</td><td>01/22/25 07:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Remove PML material. split segment length detail. </td><td>01/22/25 04:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DED56B98-7F0C-4A8D-8C80-D24D48EE85BE" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</a></td><td>Remove PML material. split segment length detail. </td><td>01/22/25 04:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 09:00 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:54 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</a></td><td>0.5 inch reduction due to NVL-P PKG length increment</td><td>10/08/24 03:25 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#DFB560E0-870B-4C7A-A731-F30EF27D9E2A" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C</a></td><td>UL topologies rename to new names</td><td>03/28/25 06:30 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMLink - SMLink Topology</a></td><td>Updated signal netname</td><td>06/04/25 02:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMLink - SMLink Topology</a></td><td>Updated signal netname</td><td>05/29/25 11:28 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMLink - SMLink Topology</a></td><td>Remove SMBus.</td><td>05/29/25 08:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMLink - SMLink Topology</a></td><td>Updated extended length notes</td><td>04/23/25 03:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:01 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added MRTS for all 76/100 MHz G3 flash sharing topologies</td><td>05/15/25 11:18 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added space between number and SI unit</td><td>04/24/25 03:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update R1 for data</td><td>04/23/25 10:24 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Updated Minimum length, total</td><td>03/20/25 02:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Remove image not needed</td><td>03/13/25 05:57 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E1BC803E-E038-4690-BFB3-9F5141893975" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update lengths</td><td>03/13/25 05:29 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:15 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Changed speed</td><td>10/23/24 03:10 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Changed speed</td><td>10/23/24 03:06 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:08 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Added min length notes</td><td>06/04/25 08:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Added tolerance for R2</td><td>04/23/25 04:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:49 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>update SPI0_CS0 to SPI0_CS[0:1].</td><td>07/17/25 07:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update Option2 Flash device recommendation and corrected R2 value.</td><td>07/10/25 09:18 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update MRTS Order</td><td>05/15/25 11:42 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added MRTS for all 50 MHz G3 flash sharing topologies</td><td>05/15/25 11:12 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update total vias</td><td>04/24/25 03:40 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update 5 load image</td><td>04/24/25 03:34 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E2400820-1018-48DF-8F1C-0A45FBE5F726" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Updated stuffing resistor notes</td><td>03/10/25 08:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E2B093DB-A22C-4E63-80B2-207CB708D9AD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:37 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:05 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Added signal name</td><td>05/21/25 08:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E43A09D5-F804-4C76-B197-926F9B3F656D" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for thin PCB</td><td>04/24/25 01:29 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E525688D-B7A7-4188-9906-D22B119A2E7B" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:38 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E53A662E-9960-4FE2-88FC-D2794660E7EA" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:26 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E53A662E-9960-4FE2-88FC-D2794660E7EA" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</a></td><td>Renamed CPU to Processor.</td><td>09/24/25 01:03 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E53A662E-9960-4FE2-88FC-D2794660E7EA" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</a></td><td>PCB type modified</td><td>06/03/25 07:08 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 09:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>Update Bi into M2</td><td>09/09/25 03:30 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:57 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>update solution space</td><td>03/19/25 02:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>update length note</td><td>01/17/25 10:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>remove length on 0.2 PDG</td><td>12/16/24 04:17 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>reducing length to support gear 5.</td><td>11/14/24 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</a></td><td>reducing length to support gear 5.</td><td>11/14/24 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E5A6E1D1-9D19-450A-926B-5DC3C99BC622" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added diagram naming</td><td>03/05/25 03:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E5A6E1D1-9D19-450A-926B-5DC3C99BC622" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updates R1 value. 100MHz and 76.8MHz can have the same R1</td><td>01/22/25 03:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E5A6E1D1-9D19-450A-926B-5DC3C99BC622" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updated topology diagram for 2-Load and 3-Load</td><td>01/22/25 01:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E5A6E1D1-9D19-450A-926B-5DC3C99BC622" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updated 100MHz device drive strength</td><td>01/15/25 03:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E5FD9926-3D5C-45AB-85F3-7CA8FB709325" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Noise Threshold Recommendation</a></td><td>Name this section as Platform Noise Threshold Recommendation</td><td>01/06/25 08:56 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Update topology diagram. Remove BC1.2 charger and power switch support</td><td>09/23/25 08:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Update MRTS</td><td>06/03/25 06:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Update CMC and ESD notes</td><td>04/23/25 08:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Formatting edits.</td><td>02/26/25 05:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Typo correction.</td><td>02/26/25 03:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Typo correction.</td><td>02/26/25 03:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>update notes</td><td>01/22/25 08:56 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Added type-c with MUX topology</td><td>01/22/25 07:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</a></td><td>Added type-c with MUX topology</td><td>01/22/25 07:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E8205DB6-B5C4-425F-8DDB-09C39749CFF7" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology - Segment Lengths</a></td><td>Updated tline type</td><td>03/19/25 02:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9216D94-D36F-4A6B-8136-BD9D43C49E7C" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</a></td><td>Updated ext PU and int PU</td><td>03/20/25 02:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:20 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updated 4th bullet point's sentence </td><td>05/27/25 11:00 PM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updated the reference chapter</td><td>05/22/25 02:20 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Update VCCRTC to VCCRTC_PROC</td><td>04/18/25 06:40 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Update VCC1p5_RTC to VCCRTC in the figure</td><td>01/06/25 07:18 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Change title of this section from Crystal RF Immunity - Copy to Crystal RF Immunity</td><td>12/16/24 09:22 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 05:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/03/25 08:52 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:23 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</a></td><td>0.5 inch reduction due to NVL-P PKG length increment</td><td>10/08/24 03:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>TX-TX/RX-RX skew relax to 50mm. till we get confirmation if we can relax it further.</td><td>09/24/25 03:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>clarifying voiding requirement for 2x2+ and 1x1+ stackups.</td><td>07/29/25 08:27 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>to be clear. mentioned 800um anti-pad is for T3 stackup. T4 stackup can have smaller which was already mentioned in line further in note.</td><td>07/29/25 08:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Signal-to-Non-Equivalent-Signal (S-Non-ES) added full form to be clear to customer.</td><td>07/18/25 09:32 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</td><td>06/17/25 01:08 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>added note that bigger anti-pad needs to follow for T4 buried PTH as well.</td><td>04/11/25 04:34 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Removed mils reference from the guideline. </td><td>04/04/25 08:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Reverting the naming to PCIe Gen 5.</td><td>03/24/25 09:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Updated the naming from PCIe Gen 5 to PCIe Gen5.</td><td>02/27/25 01:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Formatting edits.</td><td>02/26/25 06:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>remove PTL specific lane availability details. </td><td>02/12/25 08:53 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Prefer non-interleaved routing. If Tx to Rx is routed same layer, need S-NES spacing as given in Tlinespec between Tx to Rx.</td><td>10/18/24 10:11 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EA2ACA93-1E79-4DA2-946C-677DA9367706" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updates segment length and total max length</td><td>01/22/25 03:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EA2ACA93-1E79-4DA2-946C-677DA9367706" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added SL tline type</td><td>01/15/25 02:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EBE2708F-DFFF-44A2-B851-F346C22AFCB8" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>update name</td><td>03/14/25 07:33 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EBE2708F-DFFF-44A2-B851-F346C22AFCB8" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>temp</td><td>03/14/25 07:32 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EBE2708F-DFFF-44A2-B851-F346C22AFCB8" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>Trial</td><td>03/14/25 06:26 AM</td><td>Leong, Kean Huat</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EC20C990-43EF-4054-AE8A-A002C8A808F9" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:08 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EC20C990-43EF-4054-AE8A-A002C8A808F9" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove pcb stackup category</td><td>04/24/25 03:08 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EC20C990-43EF-4054-AE8A-A002C8A808F9" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove material</td><td>01/22/25 10:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EC20C990-43EF-4054-AE8A-A002C8A808F9" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</a></td><td>remove material</td><td>01/22/25 10:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB)</a></td><td>Updated the title from (TYPE-4) to (T4 PCB).</td><td>05/06/25 12:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB)</a></td><td>name change</td><td>04/22/25 04:16 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#ECB2372A-042C-4A24-8136-F0CF6D9457F7" target="contentwin">High Speed I/O - HDMI - [UL Only] HDMI CR 1.65G Topology - Mainstream, Tx</a></td><td>adding SL , earlier only DSL and MS was there as this topology was imported from NVL S which had only DSL and MS in stackup.</td><td>07/04/25 11:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ECB2372A-042C-4A24-8136-F0CF6D9457F7" target="contentwin">High Speed I/O - HDMI - [UL Only] HDMI CR 1.65G Topology - Mainstream, Tx</a></td><td>material to none</td><td>03/28/25 06:42 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9</td><td><a href="content.html#ECBD5BE9-C40F-4BCF-B54D-3CBBF6D8C74B" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Correction made for USB3.2 part recommendation</td><td>05/16/25 03:11 PM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ECBD5BE9-C40F-4BCF-B54D-3CBBF6D8C74B" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated entire table - changed reference part for HDMI and removed interfaces that are not applicable to NVL-H</td><td>01/02/25 05:10 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ECEE5E99-76AF-483C-B408-9BD001EE2457" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</a></td><td>add max length note</td><td>09/25/25 02:59 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ECEE5E99-76AF-483C-B408-9BD001EE2457" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</a></td><td>update max length to align with Hx</td><td>09/24/25 11:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ECEE5E99-76AF-483C-B408-9BD001EE2457" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ECEE5E99-76AF-483C-B408-9BD001EE2457" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ED85BD50-1E17-40F9-8FC9-CC09007CAC03" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology - Mainstream, Rx,Tx</a></td><td>Updated material type from Standard Loss (SL) to None..</td><td>04/03/25 11:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#ED85BD50-1E17-40F9-8FC9-CC09007CAC03" target="contentwin">High Speed I/O - TCP USB 3.2+DP Type-C - [UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology - Mainstream, Rx,Tx</a></td><td>Updated material type from Standard Loss (SL) to Mid Loss (ML).</td><td>04/03/25 11:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE" target="contentwin">High Speed I/O - HDMI</a></td><td>TCP HDMI to HDMI</td><td>11/14/24 07:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE72F572-07CC-4D79-80F0-F785674E268F" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Updated tline type and M1 length and max length</td><td>03/19/25 01:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EE82814E-196C-494F-A5BD-37597C8959BB" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated with reduced max channel length</td><td>04/21/25 10:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:28 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Removed min length notes as it is covered in segment length section</td><td>06/04/25 04:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated typo on signal netname for R1 and R2 notes</td><td>06/04/25 04:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>re-arrange notes sequence</td><td>06/04/25 01:37 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 11:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS Update with Device to CPU topology</td><td>05/27/25 11:21 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS correction on instances numbering</td><td>05/23/25 09:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS update for this topology</td><td>05/23/25 08:24 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>add 0 â„¦ placeholder</td><td>04/24/25 12:31 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update note</td><td>03/19/25 12:58 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated device drive strength notes</td><td>03/10/25 01:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 01:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>add diagram (typo)</td><td>01/22/25 04:24 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update diagram to latest format</td><td>01/22/25 04:23 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update contents</td><td>01/22/25 04:20 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EEA38A54-4BFB-4F86-BB73-DE657ADECE78" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updates segment length and total length</td><td>01/22/25 03:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EEA38A54-4BFB-4F86-BB73-DE657ADECE78" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Added SL tline type</td><td>01/15/25 02:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EEBEA653-C381-4DC9-884A-BC6F29E2C75E" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</a></td><td>Notes updated</td><td>09/23/25 12:10 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EEEF3949-06FC-4C78-B9DA-87AAD896389B" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Post-Channel</a></td><td>post-channel section added</td><td>09/25/25 06:06 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>Renamed Re-timer to Retimer to standardize the naming convention across all interfaces and topologies.</td><td>09/26/25 05:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>updated MRTS diag</td><td>09/18/25 08:14 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>made topology specific for June bridge</td><td>09/17/25 08:28 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>changed to refer to June bridge instead of barlow ridge. Cascaded re-timer use two June bridge topoplogy</td><td>09/17/25 08:19 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>change to June Bridge from June and Rood Bridge both.</td><td>07/04/25 10:03 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>Formatting edits.</td><td>03/20/25 11:36 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>updated notes</td><td>03/20/25 10:13 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>updated notes</td><td>03/20/25 09:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>updated topology diag</td><td>03/20/25 08:58 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>minor</td><td>03/19/25 12:47 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology</a></td><td>type-C to TCP name change</td><td>11/14/24 07:36 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF3BC090-CE7D-434B-A8E3-D69F84CD8E72" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Updated tline type</td><td>03/19/25 01:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF616981-647D-4790-BBF1-9843C7D2EF91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), ALERT, MISC, All</a></td><td>ALERT signal updated</td><td>09/22/25 01:30 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF68C66A-20C1-4E48-AF34-CD63E501924E" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</a></td><td>add max length note</td><td>09/25/25 02:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF68C66A-20C1-4E48-AF34-CD63E501924E" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</a></td><td>update MR length to max length number to align with EKit direction</td><td>09/24/25 11:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#EF68C66A-20C1-4E48-AF34-CD63E501924E" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</a></td><td>remove pcb stackup category</td><td>04/24/25 03:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF68C66A-20C1-4E48-AF34-CD63E501924E" target="contentwin">High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</a></td><td>update max length</td><td>03/19/25 08:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Added guideline for microstrip routing near connector</td><td>08/04/25 04:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Change the category from "None" to "Mainstream" to match to the PCB stackup category.</td><td>10/23/24 10:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#F064DE14-BCB1-4E9A-B2E0-F3810DD67B07" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8 Gbps</a></td><td>Add MRTS</td><td>06/03/25 06:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F064DE14-BCB1-4E9A-B2E0-F3810DD67B07" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8 Gbps</a></td><td>Formatting edits.</td><td>03/20/25 02:20 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#F0981865-2285-4948-A4E5-613EF6906924" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated Segments  </td><td>06/06/25 09:47 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F0981865-2285-4948-A4E5-613EF6906924" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated for thin PCB</td><td>04/24/25 01:28 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F09AFCA5-A02C-4B5E-B3ED-5766D0491858" target="contentwin">Low Speed I/O - Processor GPIO - [For Internal Reference] Processor GPIO Open Drain Buffer Type Topology</a></td><td>Added prefix "Processor" to the topology name.</td><td>09/22/25 03:48 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0CCBA54-984B-4D41-B4FE-F65135220B5E" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>Update notes </td><td>01/15/25 08:05 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0CCBA54-984B-4D41-B4FE-F65135220B5E" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support)</a></td><td>update EMC notes</td><td>01/15/25 08:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Added DDR5 SODIMM/CSODIMM into the variant. </td><td>09/10/25 05:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Formatting edits.</td><td>03/02/25 10:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Updated the variant for LPDDR5/x LPCAMM2</td><td>10/09/24 09:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F1A181B0-C15C-4A43-8AF1-DB2DF91481DE" target="contentwin">Electromagnetic Compatibility - EMC Component Selection</a></td><td>Change title from EMC Component Selection - Copy to EMC Component Selection</td><td>12/16/24 09:35 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:24 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Added min length total</td><td>06/04/25 06:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#F3C737E0-5A58-41EA-A2B0-A3C1F0CC1688" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Splited Graphic &amp; NPU power Planes RFI Design Guidelines section</td><td>08/21/25 03:20 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F3C737E0-5A58-41EA-A2B0-A3C1F0CC1688" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Fixed typo</td><td>03/06/25 10:02 AM</td><td>Ho, Ying Ern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F3C737E0-5A58-41EA-A2B0-A3C1F0CC1688" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Change the term GPU to GFX</td><td>03/06/25 07:57 AM</td><td>Ho, Ying Ern</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:04 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:34 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:25 PM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F5F27CB2-AFAD-49FC-9BB4-312612AA3F83" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2</a></td><td>name change</td><td>04/22/25 04:18 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A</a></td><td>Naming change from TCP USB3.2 Type-A to TCP USB 3.2 Type-A..</td><td>03/24/25 09:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A</a></td><td>Naming change from TCP USB to TCP USB3.2 Type-A.</td><td>11/14/24 08:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A</a></td><td>Rename Type-C USB to TCP USB.</td><td>11/12/24 09:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:04 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated tolerance symbol</td><td>04/23/25 04:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated resistor values to match 1-load AIC solution</td><td>04/18/25 06:15 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated R1 notes</td><td>03/19/25 03:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Replace Mcable to Internal Cable to match the topology diagram.</td><td>02/26/25 04:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:20 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F82E17AB-D130-4119-B718-39EED5F87B6B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB)</a></td><td>Changed title name</td><td>01/16/25 02:00 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F98068C7-8152-44E8-ABD0-F1D22237608D" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:26 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F98068C7-8152-44E8-ABD0-F1D22237608D" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Updated tline type, M1 and M2 segment length, max length total and its note</td><td>03/19/25 02:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB)</a></td><td>0.5</td><td>03/20/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FA0AA45E-A042-40E1-9ED7-AB8C98CE6988" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology</a></td><td>Update power rail name in topology diagram</td><td>04/22/25 04:42 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>corrected MRTS to Rx tx from Tx as AUX is bi-directional.</td><td>09/18/25 08:52 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>corrected MRTS to Rx tx from Tx as AUX is bi-directional.</td><td>09/18/25 08:52 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>change name to align with DP AUX, name changed to eDP AUX from "eDP AUX main link topology"</td><td>09/18/25 08:49 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>change name to align with DP AUX, name changed to eDP AUX from "eDP AUX main link topology"</td><td>09/18/25 08:49 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP AUX Topology</a></td><td>Formatting edits.</td><td>02/26/25 04:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Rx,Tx</a></td><td>max length change to â‰¤</td><td>09/24/25 08:51 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Rx,Tx</a></td><td>Update max length</td><td>09/04/25 02:50 AM</td><td>TAN, Stephen</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Rx,Tx</a></td><td>same total length for all PCB type</td><td>04/23/25 08:35 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</a></td><td>Noted updated</td><td>09/23/25 12:12 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:23 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated timing register in Notes</td><td>09/18/25 05:09 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated signal netname</td><td>03/19/25 03:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated Island note and TS for DATA</td><td>03/19/25 01:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:58 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Removed min length notes as it is covered in Segment Length section</td><td>09/24/25 07:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Updated SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram for better view</td><td>06/05/25 01:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>MRTS for all loads</td><td>05/15/25 08:48 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>MRTS for 3 load</td><td>05/15/25 08:21 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Updated 1load topology diagram</td><td>04/24/25 04:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Updated min length notes and added tolerance for R1</td><td>04/24/25 04:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update name</td><td>04/24/25 12:18 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update images</td><td>04/24/25 12:09 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update name</td><td>04/24/25 12:01 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update resistor values &amp; qty of vias</td><td>03/13/25 04:53 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Rename it</td><td>03/13/25 04:06 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBF0AC13-2A47-4F72-9D5F-148E553FE301" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Rename it</td><td>03/13/25 04:05 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FC92A335-4425-48C8-9D8C-F6B1F2948EEF" target="contentwin">High Speed I/O - TCP DP</a></td><td>Renamed from DP TCP to TCP DP.</td><td>03/20/25 08:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Tx</a></td><td>Max length segment note updated</td><td>09/24/25 10:15 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Tx</a></td><td>category changed</td><td>04/24/25 09:29 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Tx</a></td><td>Formatting edits.</td><td>02/26/25 04:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 02:53 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Trace spacing update more detail; 125um for MS&amp;SL, 250um for DSL Tline type</td><td>06/25/25 08:42 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 04:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:33 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:25 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>MRTS correction on 'instances' numbering</td><td>05/23/25 09:29 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Update MRTS for this topology</td><td>05/23/25 07:55 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>change title to [For Internal Validation]</td><td>04/23/25 02:17 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>consider add back 2 load branch after cannot merged with 2 load daisy chain</td><td>04/23/25 02:08 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FD9F0EA4-C366-40DF-B089-3AEC801E13F4" target="contentwin">High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</a></td><td>length reduction, latest simulation method show length reduction</td><td>09/25/25 10:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>Renamed CPU to processor.</td><td>09/24/25 03:37 PM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FEF5B445-10D8-4258-8BB4-287FB74C49B8" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology - Rx,Tx</a></td><td>changing category to none</td><td>04/24/25 07:48 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FEF5B445-10D8-4258-8BB4-287FB74C49B8" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology - Rx,Tx</a></td><td>updating max lengths</td><td>03/18/25 05:40 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Reverting the naming to PCIe Gen 1-3.</td><td>03/24/25 09:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Updated the naming from PCIe Gen 1-3 to PCIe Gen1-3.</td><td>02/27/25 01:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology</a></td><td>Formatting edits.</td><td>03/24/25 09:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology</a></td><td>Formatting edits.</td><td>02/26/25 06:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:26 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>Renamed CPU to processor.</td><td>09/24/25 01:29 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>updated module info</td><td>07/02/25 04:59 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>added mux to topology name and changes retimer notes</td><td>06/24/25 06:22 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>Renamed from DP TCP to DP TCP to maintain naming consistency for IO from TCP IP.</td><td>03/20/25 08:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>Updated the topology diagram name to match the topology name.</td><td>03/18/25 03:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>minor</td><td>03/17/25 08:49 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>updated topology diag and name</td><td>03/17/25 08:38 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</a></td><td>updated topology diag</td><td>03/17/25 08:37 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>Renamed the topology from "TCP TBT4 Retimer Topology" to "TCP TBT4 June Bridge Retimer Topology".</td><td>09/17/25 07:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>Renamed the topology from "TCP TBT4 Retimer Topology" to "TCP TBT4 June Bridge Retimer Topology".</td><td>09/17/25 07:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>replace RBR to JBR</td><td>07/01/25 08:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>add MRTS</td><td>06/04/25 03:12 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.9</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>add MRTS</td><td>06/04/25 03:12 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>note amendment : Retimer change to RBR</td><td>03/21/25 03:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>note amendment : Retimer change to RBR</td><td>03/21/25 03:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>update notes and via count</td><td>03/19/25 09:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>update notes and via count</td><td>03/19/25 09:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</a></td><td>Updated the topology diagram name to match the topology name. </td><td>02/26/25 03:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</td><td>08/20/25 02:12 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 signal spacing guideline in notes section..</td><td>08/11/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</td><td>08/11/25 10:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec.</td><td>05/06/25 09:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec. </td><td>05/06/25 05:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec. </td><td>05/06/25 05:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR MS L1/L10 and SL L3/L6/L8 spacing (S - ES ) from 300um to 375um. Updated Notes for CNVio3.</td><td>04/25/25 05:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Add TCP DP AUX (same geometry as TCP AUX).</td><td>04/07/25 11:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated spacing spec (K, ES and Non-ES) to 3 decimal places for all signal groups.</td><td>04/03/25 08:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 11:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 10:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed post retimer channel loss notes.</td><td>03/21/25 06:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Renamed DP TCP to DP TCP (to maintain naming consistency for IO from TCP IP).</td><td>03/20/25 09:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY MR MS trace geometry and spec. Added CSI CPHY note (8).</td><td>03/20/25 03:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated UFS4.0 spacing for S-ES from 500um to 750um for MR MS L1/L10. </td><td>03/19/25 02:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>03/19/25 01:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated USB3.2 to USB3.2 Gen1 and USB3.2 Gen2.</td><td>03/18/25 02:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated PCIe5 spacing from 500um to 375um for BO MS L1 and L10.</td><td>03/12/25 01:48 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reselect PCIe Gen1-3, PCIe Gen4, PCIe Gen5.</td><td>02/27/25 02:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated CNVio3 MS L1/L10 and SL L3/L6/L8 trace geometry and spec from CSI DPHY|PCIe Gen1-3|TCP AUX|TCP USB3.2 Type-A|eUSB2.</td><td>01/27/25 04:54 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated CNVio3 MS L1/L10 and SL L3/L6/L8 trace geometry and spec from CSI CPHY|PCIe Gen1-3|TCP AUX|TCP USB3.2 Type-A|eUSB2.</td><td>01/27/25 04:41 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated CNVio3 MS L1/L8 and SL L3/L6 trace geometry and spec from CSI CPHY|PCIe Gen1-3|TCP AUX|TCP USB3.2 Type-A|eUSB2.</td><td>01/27/25 04:38 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Select Differential Clock (Gen4 support) and Differential Clock (Gen5 support).</td><td>01/23/25 01:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>01/21/25 08:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 spacing for Non-ES from 300um to 600um for MR MS L1/L10 and 300um to 640um for MR SL L3/L6/L8.</td><td>01/21/25 06:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added HDMI (Post-Channel) geometry and spec. </td><td>01/20/25 11:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added L3 to SL tline at BO &amp; MR, and L6 to DSL tline at BO, as routing options to customer designs. </td><td>01/08/25 04:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reverting the BO and MR SL from L3, L8, to L6, L8.</td><td>12/19/24 07:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the routing layers to match the T3 10L stackup with DSL L5 and L6, and SL L3.</td><td>12/13/24 09:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Rename HDMI TCP to HDMI, TCP USB to TCP USB3.2 Type-A and UFS to UFS4.0.</td><td>11/14/24 08:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB+DP.</td><td>11/12/24 10:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB, Type-C AUX, Type-C TBT+USB+DP, and select TCP USB, TCP AUX, TCP TBT4, TCP TBT5.</td><td>11/12/24 09:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Type-C TBT+USB+DP spacing from 750um to 800um for MR MS L1 and L10.</td><td>10/29/24 09:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Add CNVio3 to MS L1 and L8 as the BO and BI length are meeting the EMI/RFI guidance. Add Type-C TBT+USB+DP to DSL L3 and L4 as we are keeping the DSL topology length to allow IPDS having DSL option to support customer out of PDG guidelines.</td><td>10/17/24 10:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Replacing USB2.0 with eUSB2.</td><td>10/11/24 05:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L10, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesnâ€™t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</td><td>10/10/24 07:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add eUSB2V2 internal tline spec</td><td>03/19/25 05:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Corrected RCOMP layer1,10</td><td>10/14/24 01:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Clean up Tline Spec with LPCAMM tables removal for T3 10L stackup</td><td>01/22/25 12:07 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:46 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:30 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Trace* for RESET</td><td>06/06/25 09:43 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added MISC table and RESET TW</td><td>06/06/25 06:00 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals*</td><td>06/05/25 12:02 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated signal naming conventions</td><td>03/10/25 11:23 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Clean up the Tline Spec with LPCAMM tables removal for T3 10L stackup</td><td>01/21/25 11:04 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>01/22/25 11:33 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>01/22/25 11:33 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>09/10/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory, Internal)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</a></td><td>Document moved</td><td>01/22/25 11:33 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU" to "Processor" for note item #3. </td><td>09/24/25 08:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU Sideband" to "Processor Sideband" and "CPU GPIO" to "Processor GPIO".</td><td>09/22/25 04:23 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td><td>07/15/25 10:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</td><td>06/30/25 10:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Formatting edits.</td><td>06/25/25 04:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove SMBus.</td><td>05/29/25 09:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 04:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated spacing spec (K, Data and Clock) to 3 decimal places for all signal groups.</td><td>04/03/25 09:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Reverted the MR DATA spacing for eSPI to 250um.</td><td>03/20/25 06:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um, and I3C from 125um to 250um.</td><td>03/19/25 01:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Clocking group and XTAL/RTC group BO MS loss spec from -0.25 to -0.23.</td><td>03/02/25 01:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added L8 to SL tline at BO &amp; MR for XTAL and RTC, as routing options to customer designs. </td><td>01/08/25 06:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the routing layers to match the T3 10L stackup with DSL L5 and L6, and SL L3.</td><td>12/13/24 09:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added UFS Reference Clock into the Tline Spec.</td><td>10/10/24 01:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</td><td>08/20/25 02:15 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 signal spacing guideline in notes section.</td><td>08/11/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 500um to 375um.</td><td>08/11/25 10:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec.</td><td>05/06/25 09:20 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec. </td><td>05/06/25 05:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR MS L1/L10 and SL L3/L6/L8 spacing (S - ES ) from 300um to 375um. Updated Notes for CNVio3.</td><td>04/25/25 05:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR SL L3/L6/L8 spacing (S - Non-ES ) from 640um to 500um.</td><td>04/23/25 06:45 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the MR DSL L5 and L6 TW from 105um to 100um.</td><td>04/21/25 11:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated BO &amp; MR SL L3 tline spec for all signal groups based on the correct EDW orientation.</td><td>04/08/25 05:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Add TCP DP AUX (same geometry as TCP AUX).</td><td>04/07/25 11:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated spacing spec (K, ES and Non-ES) to 3 decimal places for all signal groups.</td><td>04/03/25 09:55 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 11:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 10:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed post retimer channel loss notes.</td><td>03/21/25 06:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Renamed DP TCP to DP TCP (to maintain naming consistency for IO from TCP IP).</td><td>03/20/25 09:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY MR MS trace geometry and spec. Added CSI CPHY note (8).</td><td>03/20/25 03:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated UFS4.0 spacing for S-ES from 500um to 750um for MR MS L1/L10. </td><td>03/19/25 02:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>03/19/25 01:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated USB3.2 to USB3.2 Gen1 and USB3.2 Gen2.</td><td>03/18/25 02:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated PCIe5 spacing from 500um to 375um for BO MS L1 and L10.</td><td>03/12/25 01:48 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the MR SL L3/L6/L8 TW from 71um to 72um for 80ohm impedance.</td><td>03/06/25 01:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits</td><td>03/05/25 08:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>First revision.</td><td>03/02/25 10:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add eUSB2V2 internal tline spec</td><td>03/19/25 05:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Updated Notes section</td><td>04/16/25 05:54 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Byte to Byte Numbers</td><td>04/23/25 06:49 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated TS and K values</td><td>04/20/25 06:38 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Added ND x32 Type-3 Trace Spacing setting</td><td>04/16/25 07:51 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:47 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:27 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Traces in RESET</td><td>06/06/25 09:49 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added MISC table and updated RESET TW</td><td>06/06/25 08:09 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals*</td><td>06/05/25 12:04 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Outer and Inner TW/TS </td><td>04/20/25 06:34 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added Tline Spec for MD x32 Type-3 Thin PCB</td><td>04/16/25 08:01 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU" to "Processor" for note item #3. </td><td>09/24/25 08:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU Sideband" to "Processor Sideband" and "CPU GPIO" to "Processor GPIO".</td><td>09/22/25 04:25 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td><td>07/15/25 10:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</td><td>06/30/25 10:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Formatting edits.</td><td>06/25/25 04:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove SMBus.</td><td>05/29/25 09:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 04:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated BO &amp; MR SL L3 tline spec for all signal groups based on the correct EDW orientation.</td><td>04/08/25 07:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated spacing spec (K, Data and Clock) to 3 decimal places for all signal groups.</td><td>04/03/25 10:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Reverted the MR DATA spacing for eSPI to 250um.</td><td>03/20/25 06:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um, and I3C from 125um to 250um.</td><td>03/19/25 01:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Formatting edits.</td><td>03/06/25 03:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>First revision.</td><td>03/02/25 10:47 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 signal spacing guideline in notes section.</td><td>08/11/25 11:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 550um to 800um. Updated CNVio3 MR SL L3/L8 spacing (S - Non-ES) from 550um to 375um. Updated CNVio3 MR SL L6 spacing (S - Non-ES) from 640um to 375um.</td><td>08/11/25 11:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec.</td><td>05/08/25 11:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec. </td><td>05/06/25 05:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR MS L1/L10 and SL L3/L8 and L6 spacing (S - ES ) from 300um to 375um. Updated Notes for CNVio3.</td><td>04/25/25 05:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Corrected the K (S â€“ Non-ES) spec number from 0.0037 to 0.037 for Differential Clock (Gen 3 and below support)|PCIe Gen 1-3|TCP USB 3.2 Type-A|eUSB2 signal group.</td><td>04/09/25 04:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Add TCP DP AUX (same geometry as TCP AUX).</td><td>04/07/25 11:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated spacing spec (K, ES and Non-ES) to 3 decimal places for all signal groups.</td><td>04/03/25 02:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 11:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 10:35 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed post retimer channel loss notes.</td><td>03/21/25 06:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Renamed DP TCP to DP TCP (to maintain naming consistency for IO from TCP IP).</td><td>03/20/25 09:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY MR MS trace geometry and spec. Added CSI CPHY note (8).</td><td>03/20/25 03:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated UFS4.0 spacing for S-ES from 500um to 750um for MR MS L1/L10. </td><td>03/19/25 02:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>03/19/25 01:23 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated USB3.2 to USB3.2 Gen1 and USB3.2 Gen2.</td><td>03/18/25 02:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the PCIe4|PCIe5|UFS4.0 signal group BO SL L3/L8 TW/TS from 60/75 to 75/88. </td><td>03/14/25 01:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reselect PCIe Gen1-3, PCIe Gen4, PCIe Gen5.</td><td>02/27/25 02:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Separated CNVio3 MS L1/L10 and SL L3/L8 &amp; L6 trace geometry and spec from CSI DPHY|PCIe Gen1-3|TCP AUX|TCP USB3.2 Type-A|eUSB2.</td><td>01/27/25 04:52 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Select Differential Clock (Gen4 support) and Differential Clock (Gen5 support).</td><td>01/23/25 01:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>01/21/25 08:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 spacing for Non-ES from 300um to 550um for MR MS L1/L10 and MR SL L3/L8, 300um to 640um for MR SL L6.</td><td>01/21/25 06:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added HDMI (Post-Channel) geometry and spec. </td><td>01/20/25 11:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Rename HDMI TCP to HDMI, TCP USB to TCP USB3.2 Type-A and UFS to UFS4.0.</td><td>11/14/24 08:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB+DP.</td><td>11/12/24 10:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB, Type-C AUX, Type-C TBT+USB+DP, and select TCP USB, TCP AUX, TCP TBT4, TCP TBT5.</td><td>11/12/24 10:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB, Type-C AUX, Type-C TBT+USB+DP, and select TCP USB, TCP AUX, TCP TBT4, TCP TBT5.</td><td>11/12/24 10:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Type-C TBT+USB+DP spacing from 750um to 800um for MR MS L1 and L10.</td><td>10/29/24 09:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the PCIe4|PCIe5|UFS signal group BO SL L6 TW/TS from 70/75 to 75/88 and BO SL L3/L8 TS from 70 to 75 to meet DFX2.0 Mainstream DR.</td><td>10/18/24 02:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the PCIe4 and PCIe5 MR SL L6  S -ES from 230um to 250um. Add CNVio3 to MS L1 and L10 as the BO and BI length are meeting the EMI/RFI guidance.</td><td>10/17/24 12:00 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Replacing USB2.0 with eUSB2.</td><td>10/11/24 05:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L10, due to EMI concern so not preferred to be routed on the surface layer. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</td><td>10/10/24 10:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add BO MS tline spec for all signal groups as internal guideline.</td><td>03/28/25 09:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add eUSB2V2 tline spec as internal guideline</td><td>03/19/25 05:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Updated RESET Layers</td><td>06/06/25 10:08 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Corrected RCOMP layer 1,10</td><td>10/14/24 01:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated K Value for byte to byte</td><td>09/26/25 03:05 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated K an Spacing values in line with HX</td><td>09/25/25 05:05 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals CA/CS naming</td><td>09/25/25 09:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Values as per HX </td><td>09/25/25 04:54 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:22 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Attenuation for DRAM RESET</td><td>06/06/25 10:13 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET TW</td><td>06/06/25 09:27 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated MISC for RESET</td><td>06/06/25 05:32 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals</td><td>06/05/25 12:05 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Outer DQ BO TW/TS/Z/A</td><td>05/23/25 08:42 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated TW/TS for T4 </td><td>04/23/25 08:44 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Update for signal naming conventions</td><td>03/10/25 11:16 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Tline spec for DQ neckdown BO segment</td><td>03/10/25 11:04 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU" to "Processor" for note item #3. </td><td>09/24/25 08:26 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU Sideband" to "Processor Sideband" and "CPU GPIO" to "Processor GPIO".</td><td>09/22/25 04:26 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td><td>07/15/25 10:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</td><td>06/30/25 10:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Formatting edits.</td><td>06/25/25 04:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove SMBus.</td><td>05/29/25 09:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 04:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated MR Zmin and Zmax numbers.</td><td>04/03/25 07:58 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated spacing spec (K, Data and Clock) to 3 decimal places for all signal groups.</td><td>04/03/25 04:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Reverted the MR DATA spacing for eSPI to 250um.</td><td>03/20/25 06:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um, and I3C from 125um to 250um.</td><td>03/19/25 01:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated all the EIO signal group MR MS L1/L10 TW from 120 to 125, BO and MR SL L3/L8 TW from 60 to 67, BO and MR SL L6 TW from 70 to 75, to meet 44ohm impedance target and DFX2.0 Mainstream DR for SL L6.</td><td>10/25/24 11:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added UFS Reference Clock into the Tline Spec.</td><td>10/10/24 03:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY BO and MR geometry and spec.</td><td>09/04/25 12:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>â€¢	Updated TCP TBT4 and TCP TBT5 MR DSL L3 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</td><td>08/22/25 02:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 signal spacing guideline in notes section..</td><td>08/11/25 11:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR MS L1/L8 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</td><td>08/11/25 10:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 BO MS L1/L8 &amp; SL L3/L6 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L8 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</td><td>08/11/25 10:37 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 (Post-Channel) geometry and spec.</td><td>05/08/25 11:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 MR MS L1/L8 and SL L3/L6 spacing (S - ES ) from 300um to 375um. Updated Notes for CNVio3.</td><td>04/25/25 05:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Add TCP DP AUX (same geometry as TCP AUX).</td><td>04/07/25 11:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated spacing spec (K, ES and Non-ES) to 3 decimal places for all signal groups.</td><td>04/03/25 07:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated DSL L3 and DSL L4 spacing spec (K, ES and Non-ES).</td><td>04/01/25 09:39 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 11:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/24/25 10:19 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Removed post retimer channel loss notes.</td><td>03/21/25 06:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Renamed DP TCP to DP TCP (to maintain naming consistency for IO from TCP IP).</td><td>03/20/25 09:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Formatting edits.</td><td>03/20/25 02:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated UFS4.0 spacing for S-ES from 500um to for MR MS L1/L8. </td><td>03/19/25 02:46 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>03/19/25 01:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Separated USB3.2 to USB3.2 Gen1 and USB3.2 Gen2.</td><td>03/18/25 02:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated PCIe5 spacing from 500um to 375um for BO MS L1 and L8.</td><td>03/12/25 01:47 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Reselect PCIe Gen1-3, PCIe Gen4, PCIe Gen5.</td><td>02/27/25 01:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated DSL L4 trace geometry and specs for all signal groups. Separated CNVio3 MS L1/L8 and SL L3/L6 trace geometry and spec from CSI DPHY|PCIe Gen1-3|TCP AUX|TCP USB3.2 Type-A|eUSB2.</td><td>01/27/25 04:52 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>T3 8L (HSIO Tline Spec): Updated DSL L4 trace geometry and specs for all signal groups. Separated CNVio3 MS L1/L8 and SL L3/L6 trace geometry and spec from CSI CPHY|PCIe Gen1-3|TCP AUX|eUSB2.</td><td>01/27/25 04:23 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated DSL L4 trace geometry and specs for all signal groups.</td><td>01/26/25 08:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Select Differential Clock (Gen4 support) and Differential Clock (Gen5 support).</td><td>01/23/25 01:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated the notes for CNVio3.</td><td>01/21/25 08:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 spacing for Non-ES from 300um to 600um for MR MS L1/L8 and 300um to 640um for MR SL L3/L6.</td><td>01/21/25 06:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added HDMI (Post-Channel) geometry and spec. </td><td>01/20/25 11:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added TBT5 into the Tline Spec</td><td>01/06/25 03:34 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Rename TCP USB to TCP USB3.2 Type-A and UFS to UFS4.0.</td><td>11/14/24 08:44 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Change HDMI TCP to HDMI.</td><td>11/14/24 08:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB+DP.</td><td>11/12/24 10:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Deselect Type-C USB, Type-C AUX, Type-C TBT+USB+DP, and select TCP USB, TCP AUX, TCP TBT4.</td><td>11/12/24 09:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated Type-C TBT+USB+DP spacing from 750um to 800um for MR MS L1 and L8.</td><td>10/29/24 08:54 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated the PCIe5 MR DSL L3 S - ES from 375um to 450um and S - Non-ES from 500um to 600um. Add CNVio3 to MS L1 and L8 as the BO and BI length are meeting the EMI/RFI guidance. Add Type-C TBT+USB+DP from DSL L3 and L4 as we are keeping the DSL topology length to allow IPDS having DSL option to support customer out of PDG guidelines.</td><td>10/17/24 10:29 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Replacing USB2.0 with eUSB2.</td><td>10/11/24 05:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesnâ€™t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L8. Merge the IO with same trace geometry and electrical spec into same grouping.</td><td>10/10/24 07:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added UFS into the Tline Spec. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesnâ€™t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</td><td>10/10/24 03:38 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added UFS into the Tline Spec. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesnâ€™t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L8. Merge the IO with same trace geometry and electrical spec into same grouping.</td><td>10/09/24 11:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>Experimental with CSI CPHY.</td><td>07/02/25 08:18 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>Update eUSB2V2 tline spec</td><td>03/18/25 09:23 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>Experimental with RCOMP.</td><td>11/13/24 09:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>Removing UFS from Internal Tline Spec as UFS is a POR IO in NVL-UH and is already part of the POR tline spec. </td><td>10/11/24 06:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Notes updated</td><td>09/23/25 12:20 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated</td><td>09/25/25 03:49 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated topology naming conventions</td><td>03/10/25 11:20 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Addeed WCK on Layer 5</td><td>09/23/25 01:21 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET  Attenuation values</td><td>06/06/25 10:45 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated RESET Attenuation values</td><td>06/06/25 10:35 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated Trace BI1 for RESET</td><td>06/06/25 09:38 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added MISC block and updated RESET TW</td><td>06/06/25 08:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals</td><td>06/05/25 12:00 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Signals*</td><td>06/05/25 11:59 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated topology &amp; signal naming conventions</td><td>03/10/25 11:19 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Added ALERT notes</td><td>09/22/25 01:11 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Document moved</td><td>09/10/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Document moved</td><td>01/22/25 11:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated K values</td><td>09/22/25 01:02 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Document moved</td><td>09/10/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Document moved</td><td>01/22/25 11:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Added TW for RESET and ALERT signals</td><td>09/22/25 11:48 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Document moved</td><td>09/10/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Document moved</td><td>01/22/25 11:32 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU" to "Processor" for note item #3. </td><td>09/24/25 08:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Renamed "CPU Sideband" to "Processor Sideband" and "CPU GPIO" to "Processor GPIO".</td><td>09/22/25 04:21 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td><td>07/15/25 10:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</td><td>06/30/25 10:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Formatting edits.</td><td>06/25/25 04:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Remove SMBus.</td><td>05/29/25 09:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 04:24 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated spacing spec (K, Data and Clock) to 3 decimal places for all signal groups.</td><td>04/03/25 07:42 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Reverted the MR DATA spacing for eSPI to 250um.</td><td>03/20/25 06:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated the MR DATA spacing for eSPI from 250um to 125um, and I3C from 125um to 250um.</td><td>03/19/25 01:41 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Added UFS Reference Clock into the Tline Spec.</td><td>10/09/24 10:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Changed BW </td><td>01/16/25 06:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Changed diagrams and PIBOM</td><td>01/16/25 02:46 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>cap BOM update</td><td>09/23/25 01:23 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Layout diagram and cap BOM updates</td><td>09/22/25 10:00 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>layout diagram and BOM update</td><td>06/04/25 12:34 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>update labeling </td><td>05/06/25 02:39 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Diagram and BOM updates</td><td>01/14/25 08:25 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram and cap BOM updates</td><td>09/23/25 09:36 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram fix</td><td>05/09/25 07:29 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram update</td><td>04/23/25 11:49 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram and BOM updates</td><td>04/23/25 06:16 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>updating cap BOMs and layout diagrams.</td><td>03/17/25 06:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram and PIBOM changes</td><td>01/15/25 01:41 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram updates</td><td>01/15/25 03:45 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>layout diagram and pibom updates</td><td>01/15/25 03:43 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>name change</td><td>01/14/25 08:57 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Layout diagram and BOM updates</td><td>01/14/25 08:49 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>01/08/25 06:27 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>01/07/25 03:34 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5. </td><td>09/25/25 08:49 AM</td><td>Chin, Po-loong Paul</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</td><td>07/31/25 10:16 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>Updated the typo</td><td>06/03/25 02:52 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>Updated the snapshots</td><td>06/03/25 02:50 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>rev0p5 layout and decap placement</td><td>03/19/25 12:05 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</a></td><td>Update the decap table as per PIBOM </td><td>01/22/25 10:00 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</a></td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5. </td><td>09/25/25 08:50 AM</td><td>Chin, Po-loong Paul</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</a></td><td>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</td><td>07/31/25 10:17 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</a></td><td>Updated the snapshots</td><td>06/03/25 02:52 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</a></td><td>rev0p5 update for layout and decap recommendation</td><td>03/19/25 12:02 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</a></td><td>Update the decap table as per PIBOM</td><td>01/22/25 10:03 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>rev1</td><td>09/23/25 04:50 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 06:11 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 05:13 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Update rev0.2</td><td>01/14/25 11:47 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed all diagrams and PIBOM</td><td>09/24/25 09:40 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed frequency and BW in notes section</td><td>06/04/25 06:02 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:31 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:26 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 02:59 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed BW</td><td>01/16/25 06:35 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed diagrams and PIBOM</td><td>01/16/25 01:58 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>09/18/25 01:54 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>06/03/25 01:33 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>change</td><td>05/06/25 07:32 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:32 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 03:03 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>pibom</td><td>01/08/25 07:23 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings</a></td><td>Decoupling solution and Reference Layout Design Diagrams updated</td><td>04/22/25 10:24 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</a></td><td>Reference design updated</td><td>04/22/25 10:28 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</a></td><td>Decoupling solution and reference design diagrams updated</td><td>04/22/25 10:27 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>09/18/25 02:03 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/06/25 02:17 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/03/25 01:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/03/25 01:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>update cap count</td><td>01/16/25 05:37 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>pibom</td><td>01/08/25 06:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>pibom</td><td>01/07/25 04:15 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>pibom</td><td>01/07/25 03:55 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:46 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>1.0</td><td>09/24/25 03:40 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Updated design note and design diagrams</td><td>09/24/25 03:02 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Updated BOM solution &amp; layout diagrams to enable RVP 04 validation on T4 boards across P &amp; HX SKUs</td><td>06/03/25 11:42 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Minor change on design notes</td><td>05/23/25 10:21 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 01:47 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 01:42 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 01:03 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Updated layout design diagrams</td><td>03/20/25 12:58 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 12:52 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</a></td><td>Updated design notes</td><td>03/20/25 12:43 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>1.0</td><td>09/24/25 03:41 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>1.0</td><td>09/24/25 03:17 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>1.0</td><td>09/24/25 03:04 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>1.0</td><td>09/24/25 03:01 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>1.0</td><td>09/18/25 09:38 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Updated design notes &amp; diagrams with latest details</td><td>09/18/25 09:16 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Uploaded P-T4 details</td><td>09/18/25 07:17 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>0.9</td><td>05/23/25 10:31 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp; Put up note to refer to external PDG</td><td>04/24/25 08:31 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp; Put up note to refer to external PDG</td><td>04/24/25 08:25 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 01:46 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 01:43 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 01:02 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Updated layout design diagrams</td><td>03/20/25 12:55 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 12:52 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</a></td><td>Updated design notes</td><td>03/20/25 12:43 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev1</td><td>09/23/25 04:43 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 06:12 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 05:04 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:28 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 03:02 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update rev 0.2</td><td>01/14/25 11:52 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings</a></td><td>Reference Layout design diagram updated</td><td>05/23/25 08:10 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings</a></td><td>reference design diagrams updated</td><td>04/23/25 07:49 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings (Internal)</a></td><td>Reference design diagrams updated</td><td>04/23/25 07:48 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>09/18/25 12:37 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>pibom</td><td>09/17/25 08:55 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>06/06/25 08:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>06/06/25 01:27 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update</td><td>05/06/25 07:30 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:33 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 03:04 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>pibom</td><td>01/10/25 05:46 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>01/08/25 06:47 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>pibom</td><td>01/07/25 05:42 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB) - Settings</a></td><td>Reference Layout Design Diagrams updated</td><td>04/22/25 10:30 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</a></td><td>Reference design diagrams updated</td><td>04/22/25 10:32 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed diagram 2</td><td>09/24/25 09:49 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed all diagrams and PIBOM</td><td>09/24/25 09:43 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Change picture 2</td><td>06/04/25 09:44 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changes notes, and picture 2</td><td>06/04/25 09:40 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:30 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:25 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 02:57 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed BW</td><td>01/16/25 06:19 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Changed diagrams and PIBOM</td><td>01/16/25 02:36 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>cap BOM updates</td><td>09/23/25 01:24 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>layout diagram update</td><td>09/23/25 01:21 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>layout diagram and cap BOM updates</td><td>09/23/25 01:00 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>BOM update</td><td>06/04/25 01:41 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>BOM update</td><td>06/04/25 01:17 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>BOM update</td><td>06/04/25 12:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:24 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 02:56 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>layout diagram and PIBOM changes</td><td>01/14/25 02:20 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings</a></td><td>Decoupling solution diagrams updated</td><td>04/23/25 06:48 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings (Internal)</a></td><td>Reference design notes and snapshots updated</td><td>04/23/25 06:49 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated snapshots and rail name</td><td>04/23/25 06:59 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated images </td><td>03/19/25 01:28 PM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated notes</td><td>03/19/25 09:15 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated snapshots</td><td>03/19/25 09:13 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated notes and images</td><td>03/18/25 09:18 AM</td><td>Prerna</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated snapshots and rail name</td><td>04/23/25 07:00 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated images</td><td>03/19/25 01:28 PM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated notes </td><td>03/19/25 09:16 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated snapshots</td><td>03/19/25 09:13 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated notes and images</td><td>03/18/25 09:19 AM</td><td>Prerna</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings</a></td><td>Reference diagrams updated</td><td>06/03/25 07:41 AM</td><td>Pavithra</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings (Internal)</a></td><td>Reference Diagrams added</td><td>06/03/25 07:44 AM</td><td>Pavithra</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings (Internal)</a></td><td>Reference design updated</td><td>06/03/25 07:43 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>layout diagram and cap BOM updates</td><td>09/23/25 01:19 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>layout diagram and BOM update</td><td>06/04/25 01:27 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Diagram name change</td><td>01/14/25 12:08 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Layout diagram and PIBOM changes</td><td>01/14/25 12:07 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Changed diagram 2/3 and PIBOM</td><td>09/24/25 11:06 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Change all diagrams and PIBOM</td><td>09/24/25 09:29 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Changed pic 1 and 2</td><td>06/06/25 02:42 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Changed pic 1 and 2</td><td>06/06/25 02:35 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Changed switching frequency and BW in notes</td><td>06/04/25 06:20 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Change diagrams</td><td>04/22/25 07:38 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Changed everything</td><td>04/22/25 06:53 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated erb from hx</td><td>03/18/25 03:56 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Replacing original document from NVL-HX 0.6</td><td>03/18/25 03:41 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>layout diagram updates and BOM updates</td><td>09/23/25 12:58 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>layout diagram and BOM update</td><td>06/04/25 01:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:27 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:23 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm </td><td>05/06/25 02:54 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Layout diagram and PIBOM updates</td><td>01/13/25 11:54 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev1</td><td>09/23/25 04:45 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 06:12 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>rev 0.9</td><td>06/04/25 05:09 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Formatting edits.</td><td>05/06/25 07:32 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update 0.8mm</td><td>05/06/25 05:27 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>update for 0.8mm</td><td>05/06/25 03:00 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</a></td><td>Update rev0.2</td><td>01/14/25 11:41 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Renamed CPU to processor.</td><td>09/24/25 04:44 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>1.0</td><td>09/24/25 03:41 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>1.0</td><td>09/24/25 03:10 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.7</td><td>04/24/25 08:07 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated layout design diagrams to reflect optimized cap placement on platform</td><td>04/24/25 08:03 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 01:40 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/20/25 01:03 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated Layout Design Diagrams</td><td>03/20/25 12:30 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated Layout Design Diagrams</td><td>03/20/25 12:30 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 08:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 08:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 01:04 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 01:04 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 12:30 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 12:30 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 10:16 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 10:16 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 09:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 09:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 09:10 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/19/25 09:10 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:15 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:15 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:10 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 10:10 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 09:55 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 09:55 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated design notes to match power rail electrical expectations</td><td>03/16/25 09:45 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated design notes to match power rail electrical expectations</td><td>03/16/25 09:45 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 08:52 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.5</td><td>03/16/25 08:52 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated decoupling notes</td><td>03/16/25 08:47 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Updated decoupling notes</td><td>03/16/25 08:47 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:32 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:32 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:30 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:30 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>0.2</td><td>01/23/25 01:22 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling update</td><td>01/23/25 01:20 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling update</td><td>01/23/25 01:20 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling update</td><td>01/23/25 01:07 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling update</td><td>01/23/25 01:07 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Cap</td><td>01/23/25 01:00 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Cap</td><td>01/23/25 01:00 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling solution Update</td><td>01/22/25 01:43 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</a></td><td>Decoupling solution Update</td><td>01/22/25 01:43 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.7</td><td>04/24/25 08:33 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp;Put up note to refer to external PDG</td><td>04/24/25 08:17 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 01:40 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/20/25 01:04 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>Updated Layout Design Diagrams</td><td>03/20/25 12:34 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>Updated Layout Design Diagrams</td><td>03/20/25 12:34 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 08:26 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 08:26 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 01:04 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 01:04 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 12:29 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 12:29 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 10:16 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 10:16 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 09:09 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/19/25 09:09 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/16/25 10:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.5</td><td>03/16/25 10:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>Updated design notes to match power rail electrical expectations</td><td>03/16/25 10:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>Updated design notes to match power rail electrical expectations</td><td>03/16/25 10:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.2</td><td>01/23/25 02:15 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</a></td><td>0.2</td><td>01/23/25 02:15 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>rev1</td><td>09/23/25 04:16 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 06:13 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>rev0.9</td><td>06/04/25 04:52 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>Update rev0.2</td><td>01/14/25 04:19 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev1</td><td>09/23/25 04:40 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev0p7</td><td>04/23/25 07:09 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev0.5</td><td>03/19/25 04:34 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev0.5</td><td>03/19/25 04:33 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev0.2 update</td><td>01/16/25 12:22 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>update rev0.2</td><td>01/15/25 12:31 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>updated snapshots</td><td>04/24/25 09:08 AM</td><td>Prerna</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>updated snapshots and rail name</td><td>04/23/25 06:46 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>updated notes and images</td><td>03/19/25 01:27 PM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Updated images</td><td>03/19/25 09:09 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>updated images</td><td>03/19/25 05:45 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>updated design notes and cap info</td><td>03/18/25 08:44 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Change a few caps from stuffed to placeholder </td><td>01/20/25 08:35 AM</td><td>Chuah, Jia Yun</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>updated snapshots</td><td>04/24/25 09:09 AM</td><td>Prerna</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>updated snapshots and rail name</td><td>04/23/25 06:50 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>updated notes and images</td><td>03/19/25 01:26 PM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>updated snapshots</td><td>03/19/25 09:11 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>updated design notes and cap info</td><td>03/18/25 08:46 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>Update a few caps from stuffed to placeholder</td><td>01/22/25 03:17 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>09/17/25 08:33 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>09/17/25 08:03 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/04/25 06:32 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/03/25 01:22 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>06/03/25 01:21 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>04/22/25 08:16 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>04/22/25 07:48 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>04/22/25 06:21 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Replacing original document from NVL-HX 0.6</td><td>03/14/25 07:29 AM</td><td>Leong, Kean Huat</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB) - Settings</a></td><td>Decoupling solution and reference design diagrams updated</td><td>04/23/25 07:44 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB) - Settings (Internal)</a></td><td>Decoupling solution and reference design diagrams updated</td><td>04/23/25 07:47 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings</a></td><td>Reference layout diagrams and decoupling solution updated</td><td>04/23/25 06:43 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</a></td><td>reference design snapshot updated</td><td>04/23/25 06:46 AM</td><td>Pavithra</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</a></td><td>Decoupling solution and reference design updated </td><td>04/23/25 06:45 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed all diagrams and PIBOM</td><td>09/24/25 09:46 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed 2nd pic</td><td>06/06/25 02:15 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed all diagrams</td><td>06/05/25 10:10 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed pic 2/3 and notes</td><td>06/04/25 10:00 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed BW</td><td>01/16/25 06:33 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Changed diagrams and PIBOM</td><td>01/16/25 02:18 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5. </td><td>09/25/25 08:47 AM</td><td>Chin, Po-loong Paul</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>Changed cap value of LC filter connecting to VCCPRIM_IO_FLTR</td><td>07/31/25 10:14 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>Updated all the snapshots</td><td>06/03/25 02:47 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>Rev 0p5 layout and snapshots update</td><td>03/19/25 11:55 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>typo update</td><td>01/22/25 09:58 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</a></td><td>Updating the decap table as per latest PIBOM</td><td>01/22/25 09:52 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5. </td><td>09/25/25 08:48 AM</td><td>Chin, Po-loong Paul</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</td><td>07/31/25 10:15 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Updated all the snapshots</td><td>06/03/25 02:48 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Snapshot update</td><td>03/19/25 11:48 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Typo correction</td><td>03/19/25 11:19 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Typo correction</td><td>03/19/25 11:14 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Layout and decap images</td><td>03/19/25 11:13 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</a></td><td>Update the decap table as per PIBOM</td><td>01/22/25 09:58 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Removed VDD2 DDR5 (T3 PCB) from Type-3 10L 0.9mm as DDR5 Memory Down is not supported (NOT POR) in NVL-U/H..</td><td>09/25/25 09:51 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Added VDD2 DDR5 (T3 PCB) to Type-3 8L 0.8mm and Type-3 10L 0.9mm.</td><td>09/10/25 10:19 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Reselect VCC_CORE, VCCGT, VCCSA, VCC_LP_ECORE for Type-3 10L due to naming change.</td><td>05/06/25 02:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Remove VDD2 DDR5 from Type-3 8L as it is not POR for NVL-UPH.</td><td>05/06/25 01:57 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Reselect VCCPRIM_1P8_PROC and VCCRTC due to naming change.</td><td>05/06/25 01:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Reselect VDD2 and VDDQ for Type-3 10L PCB and Type-4 10L PCB due to naming change.</td><td>05/06/25 12:25 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Updated the PCB Assembly to Double Sided.</td><td>04/22/25 07:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td>0.4</td><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>name updates</td><td>04/22/25 07:02 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Update the High current naming document</td><td>01/17/25 01:03 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Update RCOMP diagram to include CPU/PCH</td><td>09/18/25 10:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9.1</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Although it is floating, still put as value instead of 0ohm stuffing</td><td>08/11/25 02:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Formatting edit.</td><td>05/28/25 02:56 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/23/25 03:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/23/25 03:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>RCOMP updated</td><td>05/22/25 01:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>RCOMP updated</td><td>05/22/25 12:53 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/21/25 03:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Update RCOMP</td><td>05/21/25 03:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Update RCOMP</td><td>05/16/25 01:55 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Add RCOMP</td><td>05/16/25 12:20 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Add RCOMP</td><td>05/16/25 12:18 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Update RCOMP diagram to include CPU/PCH</td><td>09/18/25 10:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 04:35 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 04:00 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 03:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 03:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>RCOMP updated</td><td>05/22/25 01:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>RCOMP updated</td><td>05/22/25 12:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.9</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Update for RCOMP for internal validation</td><td>05/21/25 04:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~BFF3EFA1-3165-420F-B117-A14AB9388D70~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Length Matching</a></td><td>CLK matching across channel</td><td>09/22/25 01:15 PM</td><td>Shanmugam, Sankar</td></tr></table><section id="F0E3E802-16D3-4529-B2D5-AB2766608834"><h2>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 8</p><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Variant: For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Main Route, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>2</td><td>GND, Power</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.012</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>4</td><td>BO, Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>180</td><td /><td>3.8</td><td>0.012</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.012</td></tr><tr><td>7</td><td>GND, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>94</td><td>-0.98</td><td>-0.124</td><td>0.304</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>94</td><td>-0.98</td><td>-0.175</td><td>0.171</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CNVio3</td><td>75</td><td>88</td><td>375</td><td>375</td><td>94</td><td>-0.98</td><td>-0.153</td><td>0.171</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>94</td><td>-0.98</td><td>-0.153</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>91</td><td>-0.995</td><td>0.522</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>TCP DP, TCP TBT4, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>91</td><td>-0.97</td><td>-0.108</td><td>0.084</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>375</td><td>500</td><td>91</td><td>-0.97</td><td>-0.163</td><td>0.084</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 4, UFS 4.0</td><td>81</td><td>88</td><td>375</td><td>375</td><td>91</td><td>-0.97</td><td>-0.163</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>91</td><td>-0.97</td><td>-0.194</td><td>0.309</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.9</td><td>0.187</td><td>0.026</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>CSI CPHY, CSI DPHY, eDP, HDMI, TCP AUX, TCP DP AUX</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.9</td><td>1.713</td><td>0.026</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.9</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.9</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.9</td><td>0.103</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.9</td><td>0.026</td><td>0.026</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.83</td><td>2.915</td><td>0.306</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.83</td><td>0.807</td><td>0.306</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.83</td><td>0.155</td><td>0.052</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 4, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.83</td><td>0.155</td><td>0.155</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.83</td><td>0.052</td><td>0.052</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.83</td><td>0.306</td><td>0.306</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>99</td><td>-0.75</td><td>4.248</td><td>0.65</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>99</td><td>-0.73</td><td>1.531</td><td>0.65</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>99</td><td>-0.72</td><td>0.341</td><td>0.118</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>PCIe Gen 4, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>99</td><td>-0.72</td><td>0.341</td><td>0.341</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>99</td><td>-0.72</td><td>0.65</td><td>0.65</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>PCIe Gen 5</td><td>88</td><td>88</td><td>500</td><td>500</td><td>95</td><td>-0.702</td><td>0.119</td><td>0.119</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eUSB2</td><td>115</td><td>95</td><td>300</td><td>300</td><td>80</td><td>-0.91</td><td>-0.278</td><td>0.346</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen 3 and below support)</td><td>115</td><td>95</td><td>300</td><td>375</td><td>80</td><td>-0.91</td><td>-0.278</td><td>0.208</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>115</td><td>95</td><td>500</td><td>760</td><td>80</td><td>-0.91</td><td>-0.148</td><td>0.038</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>HDMI, PCIe Gen 4, TCP DP, eDP</td><td>115</td><td>95</td><td>500</td><td>500</td><td>80</td><td>-0.91</td><td>-0.148</td><td>0.107</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CNVio3, TCP TBT4, TCP TBT5</td><td>115</td><td>95</td><td>800</td><td>800</td><td>80</td><td>-0.91</td><td>-0.057</td><td>0.033</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>UFS 4.0, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>115</td><td>95</td><td>750</td><td>500</td><td>80</td><td>-0.91</td><td>-0.068</td><td>0.107</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 5, TCP TBT5 (Post-Channel)</td><td>130</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.87</td><td>-0.073</td><td>0.042</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>78</td><td>-0.826</td><td>-0.139</td><td>0.072</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>HDMI (Post-Channel)</td><td>75</td><td>120</td><td>500</td><td>500</td><td>100</td><td>-0.936</td><td>-0.127</td><td>0.099</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>80</td><td>140</td><td>300</td><td>300</td><td>80</td><td>-0.88</td><td>0.027</td><td>0.027</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen 3 and below support)</td><td>80</td><td>140</td><td>300</td><td>375</td><td>80</td><td>-0.88</td><td>0.027</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>80</td><td>140</td><td>500</td><td>760</td><td>80</td><td>-0.88</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>80</td><td>140</td><td>375</td><td>375</td><td>80</td><td>-0.88</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>140</td><td>230</td><td>500</td><td>80</td><td>-0.88</td><td>0.106</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>80</td><td>140</td><td>450</td><td>500</td><td>80</td><td>-0.88</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CSI CPHY</td><td>85</td><td>170</td><td>170</td><td>500</td><td>78</td><td>-0.874</td><td>0.34</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, eUSB2</td><td>105</td><td>115</td><td>300</td><td>300</td><td>80</td><td>-0.78</td><td>0.34</td><td>0.34</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen 3 and below support)</td><td>105</td><td>115</td><td>300</td><td>375</td><td>80</td><td>-0.78</td><td>0.34</td><td>0.174</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>105</td><td>115</td><td>500</td><td>760</td><td>80</td><td>-0.78</td><td>0.058</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>eDP, HDMI, PCIe Gen 4, TCP DP, TCP USB 3.2 Type-A, UFS 4.0</td><td>105</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.174</td><td>0.174</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>105</td><td>115</td><td>450</td><td>600</td><td>80</td><td>-0.78</td><td>0.09</td><td>0.025</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>TCP TBT4, TCP TBT5, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>105</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.09</td><td>0.058</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, eUSB2</td><td>148</td><td>90</td><td>350</td><td>350</td><td>80</td><td>-0.65</td><td>0.402</td><td>0.402</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 4, UFS 4.0</td><td>148</td><td>90</td><td>375</td><td>375</td><td>80</td><td>-0.65</td><td>0.324</td><td>0.324</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>148</td><td>90</td><td>540</td><td>760</td><td>80</td><td>-0.65</td><td>0.081</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>HDMI, TCP DP, TCP USB 3.2 Type-A, eDP</td><td>148</td><td>90</td><td>400</td><td>550</td><td>80</td><td>-0.65</td><td>0.262</td><td>0.073</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>PCIe Gen 5, TCP TBT4, TCP TBT5</td><td>148</td><td>90</td><td>650</td><td>760</td><td>80</td><td>-0.65</td><td>0.032</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>148</td><td>90</td><td>500</td><td>550</td><td>80</td><td>-0.65</td><td>0.112</td><td>0.073</td></tr></table><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface (8) CSI CPHY in Microstrip (MS) routing is not recommended for long length, allowed only for short length (&lt;5 mm) near the connector.</td></tr><tr><td>For CNVio3 signal spacing: CNVio3 to non-CNVio3 pair spacing of 10H (H=Dielectric Thickness) is required. If this cannot be achieved, then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVio3 is required. Please also refer to "CNVio3 Spacing Recommendation" diagram in CNVio3 section.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>57</td><td /><td /><td>-0.26</td><td>-1.665</td><td>-2.41</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>57</td><td /><td /><td>-0.26</td><td>-1.665</td><td>-1.665</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>57</td><td /><td /><td>-0.25</td><td>-2.41</td><td>-2.41</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>57</td><td /><td /><td>-0.25</td><td>-2.394</td><td>-0.138</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>42</td><td /><td /><td>-0.27</td><td>3.69</td><td>0.669</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>42</td><td /><td /><td>-0.27</td><td>3.69</td><td>3.69</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>42</td><td /><td /><td>-0.27</td><td>0.669</td><td>0.669</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>42</td><td /><td /><td>-0.27</td><td>0.411</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>52</td><td /><td /><td>-0.24</td><td>7.795</td><td>3.066</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>52</td><td /><td /><td>-0.24</td><td>7.795</td><td>7.795</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>52</td><td /><td /><td>-0.23</td><td>3.066</td><td>3.066</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>52</td><td /><td /><td>-0.23</td><td>2.399</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>67</td><td /><td /><td>-0.19</td><td>12.136</td><td>5.705</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>67</td><td /><td /><td>-0.19</td><td>12.136</td><td>12.136</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>67</td><td /><td /><td>-0.18</td><td>5.705</td><td>5.705</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>67</td><td /><td /><td>-0.18</td><td>4.61</td><td>0.002</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>160</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.882</td><td>-1.769</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CNVi BRI and RGI</td><td>160</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.494</td><td>-2.494</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Processor Sideband</td><td>160</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.882</td><td>-2.882</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>160</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-1.769</td><td>-1.769</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>160</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.494</td><td>-1.769</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>XTAL, RTC</td><td>160</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.766</td><td>-0.074</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>1.677</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.146</td><td>0.146</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Processor Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>1.677</td><td>1.677</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.018</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CLINK, I3C, SPI0 Flash</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.146</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.389</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>135</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>4.326</td><td>0.423</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CNVi BRI and RGI</td><td>135</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>1.283</td><td>1.283</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Processor Sideband</td><td>135</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>4.326</td><td>4.326</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>135</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>0.423</td><td>0.423</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CLINK, I3C, SPI0 Flash, eSPI</td><td>135</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>1.283</td><td>0.423</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>XTAL, RTC</td><td>135</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.22</td><td>2.048</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>235</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>5.837</td><td>0.683</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CNVi BRI and RGI</td><td>235</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>1.979</td><td>1.979</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Processor Sideband</td><td>235</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>5.837</td><td>5.837</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>235</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>0.683</td><td>0.683</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CLINK, I3C, SPI0 Flash, eSPI</td><td>235</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>1.979</td><td>0.683</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>XTAL, RTC</td><td>235</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>3.038</td><td>0.002</td></tr></table><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	
     a) CLK to DATA signals on similar signaling group.	
     b) CLK to DATA signals from other signaling group.
     c) CLK to CLK signals from other signaling group. 

2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 

     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.

3) Processor Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td></tr></table></section><section id="2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 7 and distance to other nets (spacing requirement) is minimum 300um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,8. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width"><h2>Trace Width</h2><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>94.3</td><td /><td>-0.457</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>77.9</td><td /><td>-0.445</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.442</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.442</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>57</td><td /><td>-0.446</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>42</td><td /><td>-0.441</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.433</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.432</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>44.8</td><td /><td>-0.387</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>57</td><td /><td>-0.439</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>38.8</td><td /><td>-0.43</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.429</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.436</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>44.9</td><td /><td>-0.39</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>94</td><td /><td>-0.462</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.441</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.44</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.441</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>500</td><td /><td>89</td><td /><td>-0.391</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>94</td><td /><td>-0.462</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>69.4</td><td /><td>-0.434</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.43</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.431</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>500</td><td /><td>82.12</td><td /><td>-0.386</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>94</td><td /><td>-0.462</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Outer</td><td>145</td><td>88</td><td /><td>65</td><td /><td>-0.434</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Outer</td><td>145</td><td>88</td><td /><td>65</td><td /><td>-0.43</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Outer</td><td>145</td><td>88</td><td /><td>65</td><td /><td>-0.431</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>500</td><td /><td>82.12</td><td /><td>-0.386</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>87</td><td /><td>-0.39</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>85.6</td><td /><td>-0.396</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>90</td><td>88</td><td /><td>81.7</td><td /><td>-0.391</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.384</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.384</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>44.6</td><td /><td>-0.399</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>80</td><td /><td>49.5</td><td /><td>-0.387</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>88</td><td /><td>47.5</td><td /><td>-0.384</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>125</td><td /><td>40</td><td /><td>-0.364</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>125</td><td /><td>40</td><td /><td>-0.359</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>44.8</td><td /><td>-0.387</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>44.7</td><td /><td>-0.389</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>41.4</td><td /><td>-0.441</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>38.2</td><td /><td>-0.442</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.436</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.441</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>44.9</td><td /><td>-0.39</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>86.8</td><td /><td>-0.39</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.449</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.445</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.444</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.445</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>85.7</td><td /><td>-0.395</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>80.5</td><td /><td>-0.385</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.449</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>68.7</td><td /><td>-0.439</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.435</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.436</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>500</td><td /><td>82.1</td><td /><td>-0.386</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: MISC</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>57.5</td><td>-0.423</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td>-0.398</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.459</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td>-0.398</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>300</td><td>88</td><td>88</td><td>-1.902</td><td>2.246</td><td>-1.861</td><td>-2.131</td><td>2.23</td><td>2.242</td><td>0.709</td></tr><tr><td>BO2</td><td>88</td><td>150</td><td>140</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>3.688</td><td>1.044</td><td>1.223</td><td>0.057</td><td>0.372</td><td>0.354</td><td>0.174</td></tr><tr><td>M</td><td>110</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>2.255</td><td>0.377</td><td>0.371</td><td>0.017</td><td>0.051</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>120</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>200</td><td>1.854</td><td>0.374</td><td>0.359</td><td>0.017</td><td>0.051</td><td>0.051</td><td>0.17</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.183</td><td>-0.978</td><td>-1.128</td><td>-1.18</td><td>-0.987</td><td>-0.998</td><td>-0.435</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.776</td><td>-1.773</td><td>-2.67</td><td>-2.637</td><td>-1.796</td><td>-1.819</td><td>-0.744</td></tr><tr><td>BO2</td><td>88</td><td>150</td><td>88</td><td>140</td><td>88</td><td>300</td><td>88</td><td>88</td><td>7.023</td><td>6.339</td><td>3.455</td><td>1.795</td><td>3.314</td><td>3.314</td><td>1.604</td></tr><tr><td>BO3</td><td>100</td><td>160</td><td>180</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>6.807</td><td>4.086</td><td>0.493</td><td>0.048</td><td>0.327</td><td>0.31</td><td>0.152</td></tr><tr><td>M</td><td>235</td><td>250</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>4.511</td><td>1.436</td><td>0.322</td><td>0.012</td><td>0.043</td><td>0.04</td><td>0.019</td></tr><tr><td>BI1</td><td>160</td><td>250</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>200</td><td>3.134</td><td>2.95</td><td>0.312</td><td>0.011</td><td>0.318</td><td>0.307</td><td>0.15</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.183</td><td>-0.978</td><td>-1.128</td><td>-1.18</td><td>-0.987</td><td>-0.998</td><td>-0.435</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>300</td><td>300</td></tr><tr><td>BO2</td><td>200</td><td>300</td><td>300</td><td>300</td></tr><tr><td>BO3</td><td>200</td><td>500</td><td>300</td><td>300</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="308098B5-A72F-41A2-A87F-4210B2EBDBFA"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L3 &amp; L7 and the spacing requirement is minimum 300um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,8. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr><tr><td>ALERT to other nets spacing requirement is minumum 400um</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width"><h2>Trace Width</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>77</td><td /><td>-0.4066</td></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>85</td><td /><td>-0.43405</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>CLK</td><td>All</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.41847</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>50</td><td /><td>-0.41988</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>CA/CS</td><td>All</td><td>125</td><td /><td>40</td><td /><td>-0.40383</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-1, CH-2</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-1, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: MISC</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td /></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>75</td><td>58</td><td>-0.42</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>160</td><td>40</td><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>ALERT</td><td>All</td><td>85</td><td>40</td><td>-0.4</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>160</td><td>40</td><td>-0.36</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>DQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS pair to DQ of same byte (%)</th></tr><tr><td>BO1</td><td>1</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>-1.902</td><td>2.241</td><td>-1.902</td><td>-1.91</td><td>2.246</td></tr><tr><td>BO2</td><td>3, 7</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>3.443</td><td>3.319</td><td>3.441</td><td>3.443</td><td>3.32</td></tr><tr><td>BO2</td><td>5</td><td>CA/CS, CLK</td><td>88</td><td>88</td><td /><td /><td /><td /><td>7.167</td><td>6.438</td><td /><td /><td /></tr><tr><td>M</td><td>3, 7</td><td /><td>300</td><td>500</td><td>325</td><td>450</td><td>400</td><td>500</td><td>0.05</td><td>0.001</td><td>0.093</td><td>0.036</td><td>0.088</td></tr><tr><td>M</td><td>5</td><td>CA/CS, CLK</td><td>300</td><td>500</td><td /><td>500</td><td /><td /><td>0.279</td><td>0.046</td><td /><td>0.0448</td><td /></tr><tr><td>BI</td><td>1</td><td /><td>300</td><td>500</td><td>325</td><td>400</td><td>400</td><td>500</td><td>-2.157</td><td>-0.619</td><td>-2.454</td><td>-2.451</td><td>-1.15</td></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO1</td><td>130</td><td>128</td></tr><tr><td>BO2</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>M*</td><td>SL</td><td>12</td><td>PCIe Gen 5</td><td>94</td><td>90</td><td>500</td><td>500</td><td>80</td><td /><td /><td /></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>(Internal) eUSB2V2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>91</td><td>-0.97</td><td>-0.19</td><td>0.31</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.9</td><td>0.026</td><td>0.026</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.83</td><td>0.31</td><td>0.31</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>99</td><td>-0.72</td><td>0.65</td><td>0.65</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>(Internal) eUSB2V2</td><td>115</td><td>95</td><td>750</td><td>500</td><td>80</td><td>-0.91</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>(Internal) eUSB2V2</td><td>80</td><td>140</td><td>450</td><td>500</td><td>80</td><td>-0.88</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>(Internal) eUSB2V2</td><td>105</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.09</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>(Internal) eUSB2V2</td><td>148</td><td>90</td><td>500</td><td>550</td><td>80</td><td>-0.65</td><td>0.11</td><td>0.073</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.649</td><td>0.18</td></tr></table></section><section id="0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67"><h2>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.9mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>5</td><td>Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>6</td><td>Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>10</td><td>GND, Power, Main Route</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.063</td><td>0.312</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.134</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>75</td><td>88</td><td>375</td><td>375</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.082</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.649</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT4, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>375</td><td>500</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 4, UFS 4.0</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.165</td><td>0.318</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.189</td><td>0.027</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY, CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.725</td><td>0.027</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.83</td><td>0.105</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.027</td><td>0.027</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.67</td><td>0.161</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.583</td><td>0.161</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.062</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 4, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.062</td><td>0.062</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.75</td><td>0.013</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.161</td><td>0.161</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eUSB2</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.352</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.212</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.039</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI, PCIe Gen 4, TCP DP, eDP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3, TCP TBT4, TCP TBT5</td><td>120</td><td>90</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.055</td><td>0.034</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS 4.0, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.065</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5, TCP TBT5 (Post-Channel)</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.044</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>80</td><td>-0.75</td><td>-0.133</td><td>0.073</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>75</td><td>110</td><td>500</td><td>500</td><td>100</td><td>-0.895</td><td>-0.111</td><td>0.095</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.026</td><td>0.026</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.026</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>80</td><td>130</td><td>500</td><td>760</td><td>80</td><td>-0.8</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>130</td><td>230</td><td>500</td><td>80</td><td>-0.8</td><td>0.107</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.351</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.162</td><td>0.162</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.162</td><td>0.062</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>100</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 4, TCP DP, UFS 4.0</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.062</td><td>0.062</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 5</td><td>100</td><td>120</td><td>500</td><td>500</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>TCP TBT4, TCP TBT5, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface (8) CSI CPHY in Microstrip (MS) routing is not recommended for long length, allowed only for short length (&lt;5 mm) near the connector.</td></tr><tr><td>For CNVio3 signal spacing: CNVio3 to non-CNVio3 pair spacing of 10H (H=Dielectric Thickness) is required. If this cannot be achieved, then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVio3 is required. Please also refer to "CNVio3 Spacing Recommendation" diagram in CNVio3 section.</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-1.181</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.23</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td /><td /><td>-0.23</td><td>-2.125</td><td>-0.133</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>43</td><td /><td /><td>-0.25</td><td>3.717</td><td>0.677</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>43</td><td /><td /><td>-0.25</td><td>3.717</td><td>3.717</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.25</td><td>0.677</td><td>0.677</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>43</td><td /><td /><td>-0.25</td><td>0.416</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>6.396</td><td>1.99</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>51</td><td /><td /><td>-0.23</td><td>6.396</td><td>6.396</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.22</td><td>1.99</td><td>1.99</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>51</td><td /><td /><td>-0.22</td><td>1.437</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-2.308</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Processor Sideband</td><td>165</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-2.527</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.667</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>165</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.524</td><td>-0.073</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.693</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.148</td><td>0.148</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.693</td><td>1.693</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.018</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.148</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.394</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.213</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.635</td><td>0.635</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Processor Sideband</td><td>120</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.213</td><td>3.213</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.134</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CLINK, I3C, SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.635</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>1.205</td><td>0.006</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	
     a) CLK to DATA signals on similar signaling group.	
     b) CLK to DATA signals from other signaling group.
     c) CLK to CLK signals from other signaling group. 

2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 

     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.

3) Processor Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td></tr></table></section><section id="DEA5DEDE-B6A1-42DF-8536-28C9D8456F46"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes"><h2>Notes</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>400</td><td /><td>83</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79.5</td><td /><td>-0.41</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>42.5</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>39</td><td /><td>-0.402</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.39</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.385</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82.5</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>400</td><td /><td>83.5</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: MISC</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td>-0.389</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.427</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>1.451</td><td>2.6</td><td>-1.403</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td></tr><tr><td>BO2</td><td>100</td><td>115</td><td>100</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.678</td><td>1.938</td><td>2.726</td><td>0.058</td><td>0.374</td><td>0.362</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.536</td><td>0.012</td><td>0.369</td><td>0.351</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>3.605</td><td>3.47</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td></tr><tr><td>BO3</td><td>100</td><td>120</td><td>170</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.679</td><td>1.758</td><td>0.688</td><td>0.058</td><td>0.379</td><td>0.356</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>200</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.555</td><td>0.373</td><td>0.368</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.002</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr></table></section><section id="460540E4-CF5A-4C1B-B3A2-A1FD140E61A2"><h2>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML), For LPDDR5/x Memory Down</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML), For LPDDR5/x Memory Down</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>50</td><td /><td>3.1</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>5</td><td>Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>50</td><td /><td>3.1</td><td>0.009</td></tr><tr><td>6</td><td>Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>50</td><td /><td>3.1</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>10</td><td>GND, Power, Main Route</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 50um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.063</td><td>0.312</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.134</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>75</td><td>88</td><td>375</td><td>375</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.082</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.649</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT4, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>375</td><td>500</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 4, UFS 4.0</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.165</td><td>0.318</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>76</td><td>-0.86</td><td>0.118</td><td>0.013</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY, CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>76</td><td>-0.86</td><td>1.367</td><td>0.013</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>76</td><td>-0.86</td><td>0.003</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>76</td><td>-0.86</td><td>0.003</td><td>0.003</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>76</td><td>-0.86</td><td>0.06</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>76</td><td>-0.86</td><td>0.013</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>88</td><td>-0.75</td><td>2.558</td><td>0.133</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>88</td><td>-0.75</td><td>0.518</td><td>0.133</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>88</td><td>-0.75</td><td>0.048</td><td>0.009</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 4, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>88</td><td>-0.75</td><td>0.048</td><td>0.048</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>88</td><td>-0.75</td><td>0.009</td><td>0.009</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>88</td><td>-0.75</td><td>0.133</td><td>0.133</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eUSB2</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.352</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.212</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.039</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI, PCIe Gen 4, TCP DP, eDP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3, TCP TBT4, TCP TBT5</td><td>120</td><td>90</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.055</td><td>0.034</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS 4.0, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.065</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5, TCP TBT5 (Post-Channel)</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.044</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>80</td><td>-0.75</td><td>-0.133</td><td>0.073</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>75</td><td>110</td><td>500</td><td>500</td><td>100</td><td>-0.89</td><td>-0.111</td><td>0.095</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>75</td><td>140</td><td>300</td><td>300</td><td>80</td><td>-0.85</td><td>0.014</td><td>0.014</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 3 and below support)</td><td>75</td><td>140</td><td>300</td><td>375</td><td>80</td><td>-0.85</td><td>0.014</td><td>0.003</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>140</td><td>500</td><td>760</td><td>80</td><td>-0.85</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>140</td><td>375</td><td>375</td><td>80</td><td>-0.85</td><td>0.003</td><td>0.003</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>140</td><td>230</td><td>500</td><td>80</td><td>-0.85</td><td>0.064</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>140</td><td>450</td><td>500</td><td>80</td><td>-0.85</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY</td><td>76</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.85</td><td>0.24</td><td>0</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.7</td><td>0.129</td><td>0.129</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.7</td><td>0.129</td><td>0.047</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>100</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.7</td><td>0.009</td><td>0</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 4, TCP DP, UFS 4.0</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.7</td><td>0.047</td><td>0.047</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>PCIe Gen 5</td><td>100</td><td>120</td><td>500</td><td>500</td><td>80</td><td>-0.7</td><td>0.009</td><td>0.009</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>TCP TBT4, TCP TBT5, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.7</td><td>0.018</td><td>0.009</td></tr></table><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface (8) CSI CPHY in Microstrip (MS) routing is not recommended for long length, allowed only for short length (&lt;5 mm) near the connector.</td></tr><tr><td>For CNVio3 signal spacing: CNVio3 to non-CNVio3 pair spacing of 10H (H=Dielectric Thickness) is required. If this cannot be achieved, then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVio3 is required. Please also refer to "CNVio3 Spacing Recommendation" diagram in CNVio3 section.</td></tr></table></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-1.181</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.23</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td /><td /><td>-0.23</td><td>-2.125</td><td>-0.133</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>41</td><td /><td /><td>-0.26</td><td>2.894</td><td>0.442</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>41</td><td /><td /><td>-0.26</td><td>2.894</td><td>2.894</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>41</td><td /><td /><td>-0.26</td><td>0.442</td><td>0.442</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>41</td><td /><td /><td>-0.26</td><td>0.257</td><td>0.007</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>51</td><td /><td /><td>-0.22</td><td>6.008</td><td>1.758</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Processor Sideband</td><td>75</td><td>88</td><td>88</td><td>51</td><td /><td /><td>-0.22</td><td>6.008</td><td>6.008</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.22</td><td>1.758</td><td>1.758</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>51</td><td /><td /><td>-0.22</td><td>1.246</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-2.308</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Processor Sideband</td><td>165</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-2.527</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.667</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>165</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.524</td><td>-0.073</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>80</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>1.255</td><td>0.013</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>80</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.087</td><td>0.087</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>80</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>1.255</td><td>1.255</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>80</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.013</td><td>0.013</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>80</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.087</td><td>0.013</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>80</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.26</td><td>0.25</td><td>0.007</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>2.916</td><td>0.1</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.523</td><td>0.523</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Processor Sideband</td><td>120</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>2.916</td><td>2.916</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.1</td><td>0.1</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CLINK, I3C, SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.523</td><td>0.1</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>1.034</td><td>0.006</td></tr></table><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	
     a) CLK to DATA signals on similar signaling group.	
     b) CLK to DATA signals from other signaling group.
     c) CLK to CLK signals from other signaling group. 

2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 

     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.

3) Processor Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td></tr></table></section><section id="57B0425F-3143-4468-94FC-8C859462A68A"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.437</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.437</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.437</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>400</td><td /><td>89</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.421</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>37</td><td /><td>-0.42</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>37</td><td /><td>-0.419</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>37</td><td /><td>-0.418</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>45</td><td /><td>-0.361</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.421</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>36</td><td /><td>-0.428</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>105</td><td /><td>33</td><td /><td>-0.42</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>35</td><td /><td>-0.422</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.363</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.436</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.435</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.436</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>400</td><td /><td>89</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>66</td><td /><td>-0.429</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>100</td><td>88</td><td /><td>65</td><td /><td>-0.426</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>100</td><td>88</td><td /><td>65</td><td /><td>-0.427</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>400</td><td /><td>83</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>88</td><td /><td>-0.36</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.428</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.428</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.428</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.428</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>400</td><td /><td>89</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.37</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>40</td><td /><td>-0.426</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>37</td><td /><td>-0.42</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>37</td><td /><td>-0.419</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>37</td><td /><td>-0.418</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.361</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.366</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>39</td><td /><td>-0.435</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>36</td><td /><td>-0.42</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>105</td><td /><td>33</td><td /><td>-0.42</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>35</td><td /><td>-0.422</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.363</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>88</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>78</td><td>88</td><td /><td>76</td><td /><td>-0.43</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.436</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.435</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>78</td><td>88</td><td /><td>75</td><td /><td>-0.436</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>400</td><td /><td>89</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>75</td><td /><td>-0.439</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>66</td><td /><td>-0.429</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>100</td><td>88</td><td /><td>65</td><td /><td>-0.426</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>100</td><td>88</td><td /><td>65</td><td /><td>-0.427</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>400</td><td /><td>83</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: MISC</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td>-0.389</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>RESET</td><td>All</td><td>75</td><td>40</td><td>-0.464</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr></table></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Memory)~57B0425F-3143-4468-94FC-8C859462A68A~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>-1.459</td><td>2.595</td><td>-1.474</td><td>-1.601</td><td>2.585</td><td>2.596</td><td>0.838</td></tr><tr><td>BO2</td><td>100</td><td>115</td><td>100</td><td>220</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.095</td><td>1.493</td><td>2.144</td><td>0.169</td><td>0.25</td><td>0.238</td><td>0.117</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.71</td><td>0.235</td><td>0.353</td><td>0.01</td><td>0.028</td><td>0.026</td><td>0.013</td></tr><tr><td>BI1</td><td>125</td><td>200</td><td>180</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.217</td><td>0.236</td><td>0.377</td><td>0.01</td><td>0.245</td><td>0.228</td><td>0.116</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.495</td><td>-1.18</td><td>-1.479</td><td>-1.479</td><td>-1.153</td><td>-1.201</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.436</td><td>-1.461</td><td>-2.416</td><td>-2.416</td><td>-1.609</td><td>-1.667</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>100</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>2.901</td><td>2.779</td><td>3.004</td><td>2.087</td><td>2.919</td><td>2.911</td><td>1.412</td></tr><tr><td>BO3</td><td>100</td><td>120</td><td>170</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.095</td><td>1.338</td><td>0.481</td><td>0.035</td><td>0.253</td><td>0.239</td><td>0.117</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.71</td><td>0.235</td><td>0.353</td><td>0.01</td><td>0.02</td><td>0.026</td><td>0.013</td></tr><tr><td>BI1</td><td>125</td><td>200</td><td>180</td><td>200</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.217</td><td>0.236</td><td>0.377</td><td>0.245</td><td>0.245</td><td>0.228</td><td>0.116</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.495</td><td>-1.18</td><td>-1.479</td><td>-1.479</td><td>-1.153</td><td>-1.201</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>220</td><td>200</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~460540E4-CF5A-4C1B-B3A2-A1FD140E61A2~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.167</td><td>0.318</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>75</td><td>-0.87</td><td>0.015</td><td>0.015</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>88</td><td>-0.75</td><td>0.134</td><td>0.134</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.065</td><td>0.109</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>72</td><td>140</td><td>450</td><td>500</td><td>80</td><td>-0.87</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>105</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.7</td><td>0.018</td><td>0.009</td></tr></table></section><section id="C8F0D554-BD51-4F46-B8E9-570F46FE9A87"><h2>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</h2><p>Pcb Type: Type-4 2-x-2+</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>BO, Main Route, Power</td><td>SL</td><td>20</td><td>6.7</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>15</td><td>5.3</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>75</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>15</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>20</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>10</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Thinner dielectric thickness has been chosen specifically on SL layers to ensure POR memory speeds can be met for DQ/DQS/WCK signals. Customers following thicker dielectrics from POR stack-up will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>PCIe Gen 4, PCIe Gen 5, UFS 4.0</td><td>75</td><td>88</td><td>200</td><td>375</td><td>78</td><td>-0.88</td><td>0.106</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen 3 and below support), eUSB2, PCIe Gen 1-3, TCP USB 3.2 Type-A</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.88</td><td>0.106</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI CPHY, CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.88</td><td>1.301</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.88</td><td>0.002</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.88</td><td>0.002</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.88</td><td>0.012</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>PCIe Gen 4, PCIe Gen 5, UFS 4.0</td><td>75</td><td>88</td><td>200</td><td>375</td><td>79</td><td>-0.8</td><td>0.242</td><td>0.009</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CSI CPHY, CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>79</td><td>-0.8</td><td>1.925</td><td>0.037</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>79</td><td>-0.8</td><td>0.242</td><td>0.037</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>79</td><td>-0.8</td><td>0.009</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>79</td><td>-0.8</td><td>0.009</td><td>0.009</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>79</td><td>-0.8</td><td>0.037</td><td>0.037</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eUSB2</td><td>110</td><td>100</td><td>300</td><td>300</td><td>80</td><td>-0.89</td><td>-0.262</td><td>0.32</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support)</td><td>110</td><td>100</td><td>300</td><td>375</td><td>80</td><td>-0.89</td><td>-0.262</td><td>0.193</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>110</td><td>100</td><td>500</td><td>760</td><td>80</td><td>-0.89</td><td>-0.138</td><td>0.035</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI, PCIe Gen 4, TCP DP, eDP</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.138</td><td>0.099</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3, TCP TBT4, TCP TBT5</td><td>110</td><td>100</td><td>800</td><td>800</td><td>80</td><td>-0.89</td><td>-0.05</td><td>0.03</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS 4.0, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.89</td><td>-0.06</td><td>0.099</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5, TCP TBT5 (Post-Channel)</td><td>120</td><td>130</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.062</td><td>0.037</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>150</td><td>875</td><td>875</td><td>875</td><td>79</td><td>-0.82</td><td>-0.143</td><td>0.076</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>75</td><td>140</td><td>500</td><td>500</td><td>100</td><td>-0.9</td><td>-0.133</td><td>0.1</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>75</td><td>115</td><td>300</td><td>300</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.012</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen 3 and below support)</td><td>75</td><td>115</td><td>300</td><td>375</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>115</td><td>500</td><td>760</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>115</td><td>230</td><td>500</td><td>80</td><td>-0.87</td><td>0.056</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>75</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.87</td><td>0.002</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>75</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI CPHY</td><td>80</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.86</td><td>0.213</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CSI DPHY, HDMI, PCIe Gen 1-3, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, eDP, eUSB2</td><td>80</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.78</td><td>0.038</td><td>0.038</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen 3 and below support)</td><td>80</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.78</td><td>0.038</td><td>0.009</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>80</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.78</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVio3, TCP DP, TCP TBT4, TCP TBT5, UFS 4.0</td><td>80</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.009</td><td>0.009</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>120</td><td>250</td><td>500</td><td>80</td><td>-0.78</td><td>0.098</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>80</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.003</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CSI CPHY</td><td>85</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.77</td><td>0.429</td><td>0.001</td></tr></table><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface (8) CSI CPHY in Microstrip (MS) routing is not recommended for long length, allowed only for short length (&lt;5 mm) near the connector.</td></tr><tr><td>For CNVio3 signal spacing: CNVio3 to non-CNVio3 pair spacing of 10H (H=Dielectric Thickness) is required. If this cannot be achieved, then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVio3 is required. Please also refer to "CNVio3 Spacing Recommendation" diagram in CNVio3 section.</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>67</td><td>75</td><td>175</td><td>44</td><td /><td /><td>-0.27</td><td>3.878</td><td>0.422</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>67</td><td>75</td><td>75</td><td>44</td><td /><td /><td>-0.27</td><td>3.878</td><td>3.878</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>67</td><td>175</td><td>175</td><td>44</td><td /><td /><td>-0.27</td><td>0.422</td><td>0.422</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>67</td><td>200</td><td>1270</td><td>44</td><td /><td /><td>-0.27</td><td>0.243</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>75</td><td>175</td><td>44</td><td /><td /><td>-0.25</td><td>5.343</td><td>0.846</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Processor Sideband</td><td>75</td><td>75</td><td>75</td><td>44</td><td /><td /><td>-0.25</td><td>5.343</td><td>5.343</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>44</td><td /><td /><td>-0.24</td><td>0.846</td><td>0.846</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>44</td><td /><td /><td>-0.24</td><td>0.535</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>125</td><td>125</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>-2.493</td><td>-1.559</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>125</td><td>250</td><td>250</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.23</td><td>-2.227</td><td>-2.227</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Processor Sideband</td><td>125</td><td>125</td><td>125</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>-2.493</td><td>-2.493</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>125</td><td>375</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.23</td><td>-1.559</td><td>-1.559</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>125</td><td>250</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.23</td><td>-2.227</td><td>-1.559</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>125</td><td>200</td><td>1775</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.23</td><td>-2.468</td><td>-0.066</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>67</td><td>125</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>1.273</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>67</td><td>250</td><td>250</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>0.083</td><td>0.083</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Processor Sideband</td><td>67</td><td>125</td><td>125</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>1.273</td><td>1.273</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>67</td><td>375</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>0.011</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>67</td><td>250</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>0.083</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>67</td><td>200</td><td>1775</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.27</td><td>0.243</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>75</td><td>125</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>2.119</td><td>0.026</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVi BRI and RGI</td><td>75</td><td>250</td><td>250</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>0.213</td><td>0.213</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Processor Sideband</td><td>75</td><td>125</td><td>125</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>2.119</td><td>2.119</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK, UFS Reference Clock</td><td>75</td><td>375</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>0.026</td><td>0.026</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CLINK, I3C, SPI0 Flash</td><td>75</td><td>250</td><td>375</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>0.213</td><td>0.026</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1775</td><td>44</td><td>39.6</td><td>48.4</td><td>-0.24</td><td>0.535</td><td>0.005</td></tr></table><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	
     a) CLK to DATA signals on similar signaling group.	
     b) CLK to DATA signals from other signaling group.
     c) CLK to CLK signals from other signaling group. 

2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 

     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.

3) Processor Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td></tr></table></section><section id="A2C37B9A-5089-4932-8B2E-E44F70A02E2E"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes"><h2>Notes</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L1, L2 &amp; L4 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.444</td><td /></tr><tr><td>M</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.434</td><td /></tr><tr><td>BI</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.434</td><td /></tr><tr><td>BO</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.435</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.452</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.452</td></tr><tr><td>BO</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>90</td><td>60</td><td /><td>69</td><td /><td>-0.459</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.44</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.44</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.452</td></tr><tr><td>M</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.452</td></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.452</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.432</td><td /></tr><tr><td>M</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.429</td><td /></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.429</td><td /></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.447</td><td /></tr><tr><td>M</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.445</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.455</td><td /></tr><tr><td>BO</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.464</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.463</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.463</td></tr><tr><td>BO</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>90</td><td>60</td><td /><td>71</td><td /><td>-0.473</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.449</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.449</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>M</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.388</td><td /></tr><tr><td>M</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.384</td><td /></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.384</td><td /></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: MISC</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>54.5</td><td>-0.41</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>145</td><td>40</td><td>-0.392</td></tr><tr><td>M</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.493</td></tr><tr><td>BI</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.493</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>100</td><td>110</td><td>88</td><td>88</td><td>150</td><td>88</td><td>150</td><td>150</td><td>2.044</td><td>1.575</td><td>2.392</td><td>2.4</td><td>0.55</td><td>0.524</td><td>0.254</td></tr><tr><td>M</td><td>200</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.226</td><td>0.022</td><td>0.264</td><td>0.17</td><td>0.165</td><td>0.015</td><td>0.008</td></tr><tr><td>BI</td><td>200</td><td>300</td><td>180</td><td>500</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.226</td><td>0.022</td><td>0.264</td><td>0.005</td><td>0.165</td><td>0.015</td><td>0.008</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>100</td><td>180</td><td>88</td><td>149</td><td>150</td><td>88</td><td>150</td><td>150</td><td>3.171</td><td>0.69</td><td>2.072</td><td>0.6</td><td>0.49</td><td>0.474</td><td>0.235</td></tr><tr><td>M</td><td>180</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.728</td><td>0.073</td><td>0.249</td><td>0.2</td><td>0.151</td><td>0.014</td><td>0.007</td></tr><tr><td>BI</td><td>180</td><td>300</td><td>180</td><td>500</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.728</td><td>0.073</td><td>0.249</td><td>0.005</td><td>0.151</td><td>0.014</td><td>0.007</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO</td><td>100</td><td>88</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio3, Differential Clock (Gen 3 and below support), PCIe Gen 1-3, TCP AUX, TCP USB 3.2 Type-A, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>92</td><td>-0.97</td><td>-0.125</td><td>0.277</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>92</td><td>-0.97</td><td>-0.173</td><td>0.157</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>92</td><td>-0.97</td><td>-0.145</td><td>0.074</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>89</td><td>-0.98</td><td>0.537</td><td>0.161</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 4, UFS 4.0</td><td>81</td><td>88</td><td>375</td><td>375</td><td>89</td><td>-0.95</td><td>-0.155</td><td>0.161</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, PCIe Gen 5, TCP TBT4, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>89</td><td>-0.95</td><td>-0.101</td><td>0.077</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2, USB 3.2 Gen 1, USB 3.2 Gen 2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>89</td><td>-0.95</td><td>-0.186</td><td>0.282</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.88</td><td>0.012</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>79</td><td>-0.8</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.89</td><td>-0.06</td><td>0.1</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>(Internal) eUSB2V2</td><td>80</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.003</td><td>0.001</td></tr></table></section><section id="6C36C07B-639C-43E5-94E3-FC7D23CF2E8E"><h2>CNVio3</h2><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVio3 in product design guidelines. CNVio3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states. The current version of CNVio3 has a data transfer rate of 12 Gbps to support the Intel WiFi7 integrated solution. Reflections and crosstalk are the primary performance limiters and hence CNVio3 requires a very clean channels.</p><div><div>CNVio3 Breakout and Break-in Guideline</div><image src="assets/images/914AA83E-E7F7-47E5-93A0-3672D95C4098.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/9F685063-6338-4341-A690-45F177D1B967.png" class="contentImage" /></div><div><div>M.2 Connector Pad Voiding Recommendation</div><image src="assets/images/E2F13A30-8472-47F9-9FE8-F8B9556F5AE0.png" class="contentImage" /></div><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/7290EA3B-DCAC-47F5-8F98-79F1F5BAE8CE.JPG" class="contentImage" /></div><div><div>CNVio3 Spacing Recommendation</div><image src="assets/images/DA953A01-1E91-4169-94F9-CD558FEE640B.png" class="contentImage" /></div><table><caption>CNVio3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.178 mm
Total length mismatch: 0.127 mm</td></tr><tr><td>Single ended equivalent impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 â„¦, the equivalent required single ended transmission line impedance should be 40 â„¦.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads such as M.2 Connector pads/Module pads to optimize the impedance matching in the channel.
Recommended voiding depth:
  - For M.2 connector pads: &gt;= 230 um to the closest ground reference layer.
  - For module pads: &gt;= 150 um to the closet ground reference layer.</td></tr><tr><td>Number of vias allowed </td><td>Max 2 vias.</td></tr><tr><td>Max via stub length for Type 3 PTH Vias</td><td>Max PTH via stub length is 0.215 mm.</td></tr><tr><td>Reference plane</td><td>Continuous GND is required on both sides.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio3 BO/BI routing guide</td><td>CNVio3 BO/BI at the device requires the same impedance as main route. No neckdown into pin field. Refer to â€œCNVio3 BO/BI at Device Guidelineâ€ for more details.</td></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4 mm x 0.6 mm. Refer to the â€œModule Down Pad Dimension and Voiding Requirementsâ€ diagram. </td></tr><tr><td>Essential guidelines for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Do not route CNVio3 traces on any layer of the PCB under phase nodes, Inductor and DrMOS.</td></tr><tr><td>Differential Via optimization</td><td>Differential Impedance of a via should be centered around the characteristic impedance of the channel (Â±10 â„¦ tolerance) for Optimum performance.</td></tr><tr><td>Maximum via stub for Type 4 Buried PTH Via</td><td>0.085 mm</td></tr><tr><td>Voiding for Type4 buried PTH vias</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75 um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. Please refer to the image provided as a reference.</td></tr><tr><td>RCOMP for CNVio3</td><td>CNV_RCOMP need to connect to external resistor (200 â„¦ 1%) </td></tr><tr><td>Signal name/ list</td><td>CNV_HSIF_TX_P, CNV_HSIF_TX_N, CNV_HSIF_RX_P, CNV_HSIF_RX_N</td></tr></table><table><caption>CNVio3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.178</td></tr></table></section><section id="7C0818B6-D920-4D68-B8C1-A016227E3907"><h2>CNVio3 M.2 Topology</h2><div><div>CNVio3 M.2 Topology Diagram</div><image src="assets/images/609F7CE7-F94B-4D70-A4C8-CE865FF7AFF5.png" class="contentImage" /></div><div><div>Ground Plane Voiding Under M.2 Connector Pads</div><image src="assets/images/48C43783-A9E3-4EB3-811C-DCCABFC41C6D.png" class="contentImage" /></div><div><div>M.2 Connector Pin Assignment</div><image src="assets/images/06D0E5D9-7484-468A-9F01-9BB34FD1F0CD.png" class="contentImage" /></div><table><caption>CNVio3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M.2 Connector Pin 18</td><td>Pin 18 of the M.2 connector must be grounded on the motherboard side to prevent common mode coupling from the BRI signal onto CNVio3 signals, possibly resulting in functional failure of the CNVio3 bus.</td></tr><tr><td>Maximum Via stub allowed for Type-3 PTH Via</td><td>215 um</td></tr><tr><td>Maximum via stub allowed for Type-4 Buried PTH via</td><td>85 um. Via optimization is needed for higher via stub. </td></tr><tr><td>Signal name/ list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="2A98C206-0B16-49DA-B355-36E19762466F"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>178</td><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="5CF190AC-E6F4-4921-90C9-9B13EC3C360C"><h2>CNVio3 Module Down Topology</h2><div><div>CNVio3 Module Down Topology Diagram</div><image src="assets/images/BBDF5F62-D07D-4017-BE88-D8BB2C5702F9.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/5236420D-8E07-4F9D-8298-09B1215A449D.png" class="contentImage" /></div><table><caption>CNVio3 Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4 mm x 0.6 mm. Refer to the â€œModule Down Pad Dimension and Voiding Requirementsâ€ diagram.</td></tr><tr><td>Maximum Via stub allowed for Type-3 PTH vias</td><td>215 um</td></tr><tr><td>Maximum Via stub allowed for Type-4 Buried PTH Vias</td><td>85 um. Via Optimization is needed for higher via stub requirements.</td></tr><tr><td>Signal name/ list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3BCBDEC6-A729-44A9-AEBB-DD371CBF2968"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Module Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>178</td><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="4278C10B-D68C-4D08-89A5-645A40FEB3E1"><h2>CSI CPHY</h2><div><div>CSI CPHY Cable Guidelines</div><image src="assets/images/6DDFF5BD-EB06-4376-A508-2C4DFEFC06F4.png" class="contentImage" /></div><table><caption>CSI CPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPHY configuration routing recommendation </td><td>Recommend each CPHY port to be routed on the same layer.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor. CMC not accounted for in PDG.</td></tr><tr><td>Trio length matching</td><td>125 um for each trio; 1 mm between trios of a port.</td></tr><tr><td>Trio routing arrangement</td><td>All trios should be routed as A-B-C or C-B-A.</td></tr><tr><td>Referencing consideration</td><td>No routing over split planes allowed, or routing over noisy power planes. Only routing over solid planes are permissible. MIPI CSI CPHY signals should be treated as single ended nets.</td></tr><tr><td>Via placement</td><td>Via placement must be uniform within a trio to enable unform routing and transition. During each via transition, it is imperative that return vias are placed symmetrically close to the data vias. Ensure minimal routing imbalances when traces are routed in/out from the via to reduce impedance imbalance i.e uniformity of spacing between wire A,B and C.</td></tr><tr><td>CSI port use preference</td><td>If some of the CSI ports are not used, it must have CSI_A as one of the used ports.</td></tr><tr><td>Loss numbers </td><td>1. PCB Loss number assumed: -0.42 dB/inch (worst case) at 1.25 GHz.
2. FPC cable loss number assumed: -0.316 dB/inch (worst case) at 1.25 GHz.
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss, for example 40 AWG cable has a loss of -0.15 dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assembly impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable assembly Insertion Loss</td><td>&gt; -0.72 dB/inch; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Return Loss</td><td>&lt; -28 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Near end Crosstalk</td><td>&lt; -25 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Far end Crosstalk</td><td>&lt; -26 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable only Insertion Loss</td><td>&gt; -0.041 dB/inch; single ended; up to 1.25 Ghz
</td></tr><tr><td>Cable only Return Loss</td><td>&lt; -50 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Near end Crosstalk</td><td>&lt; -55 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Far end Crosstalk</td><td>&lt; -63 dB  total; single ended; up to 1.25 Ghz</td></tr></table><table><caption>CSI CPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td></tr></table></section><section id="358B01CA-F1E5-46E4-9DCF-87D4F28D4757"><h2>CSI CPHY Main Link Up To 1.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.0 Gsps Topology Diagram</div><image src="assets/images/D956537A-A21C-4617-B303-4762575BF60C.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For â‰¤ 1.0 Gsps: up to -10 dB @1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="5D5B2FDC-FF84-429D-8E95-5A020014379F"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>495</td><td>BO+M1+M2 â‰¤  495 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing should be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>495</td><td>BO+M1+M2+Cable â‰¤ 617 mm</td></tr></table><p>Max Length Total (mm): 617</p><p>Max Length Total Note: (1) Max length including cable (2) If the material used is Premium Mid Loss (PML), total length can be 635 mm and M1 length/cable length can be up to 510 mm </p></section><section id="9BC3EB4B-2507-4268-916C-31C1A85931FC"><h2>CSI CPHY Main Link Up To 2.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.0 Gsps Topology Diagram</div><image src="assets/images/173A7D8F-17DF-4570-A1B7-1EBF34C797D5.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For 2.0 Gsps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="35F3BA16-DAFF-4024-8EE6-D8CB9CA0E564"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>295</td><td>BO+M1+M2 â‰¤ 295 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing must be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>295</td><td>BO+M1+M2+Cable â‰¤ 370 mm</td></tr></table><p>Max Length Total (mm): 370</p><p>Max Length Total Note: (1) Max length including cable (2) For Premium Mid Loss (PML) material, maximum length can be 380 mm with M1 length and Cable length restricted to 305 mm</p></section><section id="E2186480-72BA-4030-9F10-BFC43CFEDFFA"><h2>CSI CPHY Main Link Up To 2.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.5 Gsps Topology Diagram</div><image src="assets/images/92C98E6B-BF61-495A-B1F6-F6A179C0B3C7.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For 2.5 Gsps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="6FECE9BD-5FC8-43D5-A028-6D2AFFFB2E6F"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>234</td><td>BO+M1+M2 â‰¤ 234 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing must be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>234</td><td>BO+M1+M2+Cable â‰¤ 295 mm</td></tr></table><p>Max Length Total (mm): 295</p><p>Max Length Total Note: (1) Max length including cable (2) For Premium Mid Loss (PML) material, maximum length can be 305 mm with M1 length and Cable length restricted to 244 mm</p></section><section id="AD37DD15-5A50-4930-8259-4A27DC34049B"><h2>CSI DPHY</h2><table><caption>CSI DPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>DPHY configuration routing recommendation </td><td>Recommend each DPHY configuration (example: X4) to be routed on the same layer.</td></tr><tr><td>CSI_RCOMP</td><td>200 â„¦ +/- 1% pull down to VSS.  Provide good noise isolation.  Platform Rdc &lt; 0.1 â„¦, board capacitance &lt;1.5 pF.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.</td></tr><tr><td>Port connectivity</td><td>It is recommended that CSI A be one of the used ports if all ports are not used. </td></tr><tr><td>Loss numbers</td><td>1. PCB Loss number assumed: -0.36dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr></table><table><caption>CSI DPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1</td></tr></table></section><section id="B1B361F4-13DE-48B7-953A-5B6848132A90"><h2>CSI DPHY Main Link Up To 1.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.0 Gbps Topology Diagram</div><image src="assets/images/E7081AF3-111B-43B8-ADAE-A1E678B6A201.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>510 mm cable assembly</td><td>Recommend 100 Î© +/- 10% including tolerances. 
Return loss &lt; -15 dB @ â‰¤ 1.25 GHz. Crosstalk &lt; -50 dB @ â‰¤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For â‰¤ 1.0 Gbps: up to -10 dB @1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="09633FF3-D074-421A-A97B-B999678E036C"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td><td>BO+M1+M2&lt;305mm</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td><td>BO+M1+M2+Cable &lt; 635mm and Cable&lt; 510mm</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td><td /></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="46D16E1B-25C5-4D55-9997-71E375C17ABF"><h2>CSI DPHY Main Link Up To 1.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.5 Gbps Topology Diagram</div><image src="assets/images/3D13DEAB-6929-4B31-80CF-4868B80F687C.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Î© +/- 10% including tolerances. 
Return loss &lt; -15 dB @ â‰¤ 1.25 GHz. Crosstalk &lt; -50 dB @ â‰¤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For â‰¤ 1.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Solution boundary</td><td>Length limited by DPHY v1.1 sensors that do not support skew calibration.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="A7B8379C-2741-4204-BC59-E66A52A13943"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td><td>BO+M1+M2&lt;305mm</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td><td>BO+M1+M2+Cable &lt; 380mm and Cable&lt; 305mm</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td><td /></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="2FA4030B-3E4C-4770-804F-45658AD7FAA4"><h2>CSI DPHY Main Link Up To 2.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.0 Gbps Topology Diagram</div><image src="assets/images/A23885E9-8B50-4201-93B1-0509E6B366F9.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Î© +/- 10% including tolerances. 
Return loss &lt; -15 dB @ â‰¤ 1.25 GHz. Crosstalk &lt; -50 dB @ â‰¤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For â‰¤ 2.0 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td>BO+M1+M2&lt;305mm</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td><td>BO+M1+M2+Cable &lt; 380mm and Cable&lt; 305mm</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>305</td><td /></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="F8240F38-C0D2-4D50-B01F-8865ED93866C"><h2>CSI DPHY Main Link Up To 2.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.5 Gbps Topology Diagram</div><image src="assets/images/BA5E5069-7FB6-488A-8720-155289499444.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Î© +/- 10% including tolerances. 
Return loss &lt; -15 dB @ â‰¤ 1.25 GHz. Crosstalk &lt; -50 dB @ â‰¤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For â‰¤ 2.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td><td>BO+M1+M2&lt;305mm</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td><td>BO+M1+M2+Cable &lt; 380mm and Cable&lt; 305mm</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td><td /></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="147238AD-9702-4788-AD6B-6A133BDD2804"><h2>Differential Clock (Gen 3 and below support)</h2><table><caption>Differential Clock (Gen 3 and below support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="A1B56EFF-9D74-4CDA-AD79-7245E4862E50"><h2>CLK PCIe Gen 1-3 Add-in Card Clock Topology</h2><div><div>PCIe Gen1-3 Add-in Card Clock Topology Diagram</div><image src="assets/images/E4DB5EF4-BBB6-4DDD-A6EA-C6113E409CE5.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 1-3 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="7831E6B9-87FA-439B-898F-C756859A0A13"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 1-3 Add-in Card Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td>228.6</td><td>BO + M1 + M2 + M3 + M4â‰¤228.6  (Assumes Mcard is 76.2 mm).</td></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3 + M4 (Assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm to 228.6 mm (Assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="14A7A5B4-D9EC-43FE-9802-9B02DEBEA670"><h2>CLK PCIe Gen 1-3 Device Down Clock Topology</h2><div><div>PCIe Gen1-3 Device Down Clock Topology Diagram</div><image src="assets/images/2000A241-0A09-47D9-89D9-659879F768D1.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 1-3 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C3F88014-E285-45C1-A037-4E0FA31711F1"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 1-3 Device Down Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td>304.8</td><td>Bo+M1+M2+M3â‰¤ 304.8</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: Bo+M1+M2+M3â‰¤ 304.8</p></section><section id="371D0AC9-DEA5-4399-B9F1-91A94DFBB705"><h2>Differential Clock (Gen 4 support)</h2><table><caption>Differential Clock (Gen 4 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="7DB3F1CF-1B01-4B77-92A8-43923B74B15D"><h2>CLK PCIe Gen 4 Add-in Card Clock Topology</h2><div><div>PCIe Gen4 Add-in Card Clock Topology Diagram</div><image src="assets/images/9A6CDDF1-3863-49A3-B988-6DFE5AC1FB05.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/2DAB7083-45DA-48BC-9519-C4CC7B765EBA.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 4 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="32C1526B-72E7-4906-A042-CCF4E978091A"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 4 Add-in Card Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td>228.6</td><td>BO + M1 + M2 + M3 + M4â‰¤228.6  (Assumes Mcard is 76.2 mm).</td></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm (Assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm to 228.6 mm (Assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="07887028-77F2-499B-868D-02D5FFFDD209"><h2>CLK PCIe Gen 4 Device Down Clock Topology</h2><div><div>PCIe Gen4 Device Down Clock Topology Diagram</div><image src="assets/images/D9D3452F-782A-4AFC-BC69-674F8DBE86B7.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/9CAC2046-70CF-4C93-8502-E9468F2A50C7.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 4 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="8764C684-E6F4-45A9-846F-E136C5C637BC"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 4 Device Down Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td>304.8</td><td>BO+M1+M2+M3â‰¤ 304.8</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: BO+M1+M2+M3â‰¤ 304.8</p></section><section id="03387825-7F95-4859-94E4-D7968D651D12"><h2>Differential Clock (Gen 5 support)</h2><table><caption>Differential Clock (Gen 5 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F"><h2>CLK PCIe Gen 5 Add-in Card Clock Topology</h2><div><div>PCIe Gen5 Add-in Card Clock Topology Diagram</div><image src="assets/images/9E8D5776-35FA-40DF-BC90-1DE16CC1C14D.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/E40E05E8-9718-473B-A033-37EBA6BA25B2.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 5 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 3x-5x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5F48C6D4-ADB2-40BE-B11F-D04D945B9D52"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 5 Add-in Card Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td>177.8</td><td>BO + M1 + M2 + M3 + M4 â‰¤ 177.8 (assumes Mcard is 76.2 mm)</td></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4 : 50.8 mm (assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 50.8 mm to 177.8 mm (assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="9F5BC972-0B45-4CD5-B8AB-21706140BFE2"><h2>CLK PCIe Gen 5 Device Down Clock Topology</h2><div><div>PCIe Gen5 Device Down Clock Topology Diagram</div><image src="assets/images/B6C0F25B-48DD-4CBB-BFA6-EBD68ADAC72C.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/B5A75A10-2D0A-47C4-8F28-3EF390BDC576.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 5 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 3x-5x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="46D716BC-0FB7-4719-B1A4-DD4F4A65B980"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 5 Device Down Clock Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td>254</td><td>BO+M1+M2+M3 â‰¤ 254</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: BO+M1+M2+M3â‰¤ 254</p></section><section id="10DC5904-A4AC-44EB-AEB8-C116B9E21298"><h2>eDP</h2><p>Description: Guidelines are same for eDP using DDI interface or TCP interface.</p><table><caption>eDP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias, and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr></table><table><caption>eDP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="FB4CAE03-A4CC-4F51-9221-995EE8638791"><h2>eDP AUX Topology</h2><div><div>eDP AUX Topology Diagram</div><image src="assets/images/98CE2413-871F-4B74-A260-277A535B4AD6.png" class="contentImage" /></div><table><caption>eDP AUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td>75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100 Î© including tolerance. Insertion loss â‰¥ -1.0 dB @ 1 MHz.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="57C3F3BC-9A32-44AB-9080-B64774930CA1"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP AUX Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3â‰¤450 mm</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="23928346-16B9-4B3D-8A5D-D79037784C55"><h2>(Internal Only) eDP AUX MUX Topology</h2><div><div>eDP AUX MUX Topology diagram</div><image src="assets/images/88664897-7155-49C3-A7C1-A5B14F8B344B.png" class="contentImage" /></div><table><caption>(Internal Only) eDP AUX MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td>75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100 Î© including tolerance. Insertion loss â‰¥ -1.0 dB @ 1 MHz.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>MUX</td><td /><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="B01A10EC-3FE2-4E5C-B175-98B57895E4AB"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) eDP AUX MUX Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3â‰¤450 mm</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="3CE5C9EB-E677-45FE-BFCE-D07010443320"><h2>eDP HBR3 Main Link CTLE Topology</h2><div><div>eDP HBR3 Main Link CTLE Topology Diagram</div><image src="assets/images/D14353FC-1194-4E1F-8FD5-6343AE0DF58A.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 Main Link Topology max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FCC9EEF7-0A6C-458B-A0DF-A770113A57F6"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>200</td><td>BO+M1+M2+M3+M4â‰¤200 mm</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>355</td><td /></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 max length. 3) Above mentioned table is for mid-loss, for T3 premium mid-loss Length of 10 mm can be increased for CTLE.</p></section><section id="4F5B513D-ABF5-4B14-A835-F2660EE40FAC"><h2>eDP HBR3 Main Link CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link CTLE+DFE Topology Diagram</div><image src="assets/images/38B3C26A-DD33-4E55-A792-AF7E3438B8A5.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection). Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Î©  including tolerance. 25 mm assembly insertion loss â‰¥ -0.62 dB. 355 mm assembly insertion loss â‰¥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Main Link topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2E51C6F5-AA1B-4B07-88FB-B080E88813CE"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>300</td><td>BO+M1+M2+M3+M4â‰¤300 mm</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>355</td><td /></tr></table><p>Max Length Total (mm): 300</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization. 3)  Above table is for Mid-loss, for T3 premium mid-loss 10 mm length can be increased for CTLE+DFE.</p></section><section id="CA36BC03-9793-4301-A27B-79BEB50D76EB"><h2>eDP HBR3 MUX CTLE Topology</h2><div><div>eDP HBR3 MUX CTLE Topology Diagram</div><image src="assets/images/54D7D0F3-5924-46D0-991D-F89F8796EEC1.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Î©  including tolerance. 25 mm assembly insertion loss â‰¥ -0.62 dB. 355 mm assembly insertion loss â‰¥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="0689BBCE-A30C-43FC-A993-870FFA98BB64"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>140</td><td>BO+M1+M2+M3+M4+M5â‰¤140 mm</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>355</td><td /></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</p></section><section id="ABB5DEAC-42CA-4874-BB0F-385637FADA17"><h2>eDP HBR3 MUX CTLE+DFE Topology</h2><div><div>eDP HBR3 MUX CTLE+DFE Topology Diagram</div><image src="assets/images/7D689B14-9A54-41A5-AE54-83F351C61E74.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB
</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Î©  including tolerance. 25 mm assembly insertion loss â‰¥ -0.62 dB. 355 mm assembly insertion loss â‰¥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Mux topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="6AB2B474-190C-4A83-928E-6A7B67EF6D6A"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE+DFE Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>250</td><td>BO+M1+M2+M3+M4+M5â‰¤250 mm</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>355</td><td /></tr></table><p>Max Length Total (mm): 250</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization.</p></section><section id="C8CBD2A9-325D-4C08-8E69-F0B54A8E05B5"><h2>eDP Hot Plug Detect Implementation</h2><div><div>eDP Hot Plug Detect Implementation Diagram</div><image src="assets/images/FF7DFCE0-044C-47E3-B906-C6F6A00F7343.jpg" class="contentImage" /></div><table><caption>eDP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 â„¦ nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.25 V</td></tr><tr><td>R1</td><td>100 kâ„¦ Â± 5%</td></tr><tr><td>R2</td><td>100 kâ„¦ Â± 5%</td></tr><tr><td>Q1</td><td>For panel implementing eDP HPD: 
BSS138p or equivalent (0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF)

For panel implementing eDP LVHPD: 
RU1J002YN or equivalent (0.35 V &lt; VGS &lt; 0.8 V, input capacitance &lt; 1 nF)</td></tr><tr><td>Connectivity</td><td>Follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr></table></section><section id="D1DCD88C-48B6-4539-9B43-5C58A0292306"><h2>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</h2><div><div>eDP HBR3 MUX CTLE Add-In Card Topology Diagram</div><image src="assets/images/C55FCA45-93DB-4912-8BB7-FE3209732E0A.png" class="contentImage" /></div><table><caption>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Î©  including tolerance. 25 mm assembly insertion loss â‰¥ -0.62 dB. 355 mm assembly insertion loss â‰¥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="F16AE778-CDBD-48D9-B18F-D96E7DC5FB4E"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>140</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</p></section><section id="7584E785-D545-4C46-AAA8-888133D8D429"><h2>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology</h2><div><div>eDP HBR3 Main Link M.2 Modular Topology Diagram</div><image src="assets/images/45EFDD72-71A1-451E-B669-D767B6D31FB4.png" class="contentImage" /></div><table><caption>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss â‰¥ -0.62 dB. 355 mm assembly insertion loss â‰¥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "Alder Lake Platform Twisted Pair Cable Electrical Specification for Embedded DisplayPort Technical White Paper" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE EQ or CTLE+DFE EQ can be used.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-500.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>This note defines the pre-channel as main board only. </td></tr></table></section><section id="AC80282E-440A-4586-B373-DDAEE01C2562"><h2>Mainstream, Mid Loss (ML), Tx</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology Mainstream, Mid Loss (ML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>180</td><td>CTLE only assumed. This solution can be extended if DFE is applied. Contact SI owner if more solution is required.</td></tr></table><p>Max Length Total (mm): 180</p><p>Max Length Total Note: Assuming TCSS 500 eDP Module. If another module is used, this recommendation must be revisted.</p></section><section id="CDC8AB07-DDAC-46FA-A3F0-D82A11BE8EA0"><h2>eUSB2</h2><table><caption>eUSB2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>USB 2.0 routing shall comply to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:Â  726825</td></tr></table><table><caption>eUSB2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="2D89EF73-08D6-498E-A019-300A8ADC1B60"><h2>eUSB2 Native Camera Topology</h2><div><div>eUSB2 Native Camera Topology Diagram</div><image src="assets/images/FEE5D32A-7493-45AF-BE36-5ABFCFFC1878.png" class="contentImage" /></div><table><caption>eUSB2 Native Camera Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Camera module length</td><td>38mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Cable assembly</td><td /><td>Cable</td><td>4</td><td>5</td></tr><tr><td>camera module</td><td>1</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="6E4565B2-A76B-4E24-ADCF-5394026E4A72"><h2>Rx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Camera Topology Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td>BO+M1+M2 &lt;= 326mm</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>300</td><td>0.1245 dB/in of differential loss at 240 MHz</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>400</td><td>0.111 dB/in of differential loss at 240 MHz. Cable differential impedance target should be 85 to 90 Ohms with +/- 10 Ohms variation.</td></tr></table><p>Max Length Total (mm): 326</p><p>Max Length Total Note: This total length is excluding cable and camera module length. M1 and Cable lengths can be traded off according to their loss.</p></section><section id="AA122CD2-EC39-4581-B0D7-736C6D657778"><h2>eUSB2 Native Device Down Topology</h2><div><div>eUSB2 Native Device Down Topology Diagram</div><image src="assets/images/2B08DED0-918D-42CB-BFB3-2CC8F75BC90F.png" class="contentImage" /></div><table><caption>eUSB2 Native Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>eUSB2 Native Mode Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="AB511E74-0C10-43AE-82A8-19DD5C33BEA4"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>429</td><td>BO+M1+M2+M3+M4 &lt;= 470 mm</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 470</p></section><section id="9442C80B-8347-48E8-8A7F-A42C409FC40C"><h2>eUSB2 Repeater Pre-Channel Topology</h2><div><div>eUSB2 Repeater Pre-Channel Topology Diagram</div><image src="assets/images/1BD6E250-3CDF-4B0A-9078-85179122D9B4.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Pre-Channel Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="58AA971F-C169-4794-93C3-E00A508FDFDB"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Pre-Channel Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15</td><td>BO+M1+M2&lt;=203</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>173</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>15</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="06702803-F6FC-4618-94DA-02C1A90B1BD5"><h2>eUSB2 Repeater Post-Channel Device Down Topology</h2><div><div>eUSB2 Repeater Post-Channel Device Down Topology Diagram</div><image src="assets/images/7D940C95-3CDE-4178-84B3-F81D78DC969C.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>USB2 Device</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="82457D88-9B88-4252-8A52-97C9E728D6E9"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>178</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>25</td><td>M4+M5&lt;=203</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 203</p></section><section id="87705240-3F41-4196-BDB2-FD3D97364F26"><h2>eUSB2 Repeater Post-Channel M.2 Topology</h2><div><div>eUSB2 Repeater Post-Channel M.2 Topology Diagram</div><image src="assets/images/F7D205A3-165B-4DA6-B764-599E7AF8B3E7.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="564323A3-B6D2-4CC9-B070-FAF78B726F8C"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>125</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>25</td><td>M4+M5&lt;=150</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 150</p></section><section id="1299658F-B30C-44D4-AF98-DA187585AE3E"><h2>eUSB2 Repeater Post-Channel Type-A Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Topology Diagram</div><image src="assets/images/88912316-32EA-43F6-9B85-6C8390EC5D0A.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="0D34AAAC-5462-408B-A3F7-4CC71F458E1B"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>178</td><td /></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>25</td><td>M4+M5+M6&lt;=203</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 203</p></section><section id="3C9D212B-A0BF-4DF1-8F36-634F8DDB39AC"><h2>eUSB2 Repeater Post-Channel Type-A with MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A with MUX Topology Diagram</div><image src="assets/images/E6AB47C8-8E10-4F17-A630-9B8763AEC0E5.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A with MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>MUX</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="DED56B98-7F0C-4A8D-8C80-D24D48EE85BE"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A with MUX Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>102</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>51</td><td /></tr><tr><td>M6+M7</td><td>MS, DSL, SL</td><td>25</td><td>M4+M5+M6+M7&lt;=178</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max MUX on-state resistance, Ron</th><th>Max MUX on-state capacitance, Con </th><th>Equivalent MUX insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 â„¦</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 â„¦</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 â„¦</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 â„¦</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="358BF184-6D78-41B4-9B3D-8FC8D9E00381"><h2>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Diagram</div><image src="assets/images/F5E11218-A91D-44D8-81F6-5DBF5C47C054.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm.
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M5</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M6</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>USB Type-A Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="5B22F2B6-058B-4495-A988-3F3ED6E404F7"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>Cable</td><td>Cable</td><td /><td>Max cable loss: 2 dB at 2.5 GHz</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>26</td><td /></tr><tr><td>M6+M7</td><td>MS, DSL, SL</td><td>25</td><td>M4+M5+M6+M7&lt;=127</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Motherboard length = 127 mm; Daughter card max length: 50.8 mm.</p></section><section id="C6F3D3B9-6EF6-457E-8EEE-60AE2BD6A9B2"><h2>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Diagram</div><image src="assets/images/BECC1B2B-5D51-4D5F-BA7D-46000AA85AD1.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm.
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length to Type-C connector (M9)</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M5</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M6</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M8</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>USB Type-A Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>12</td></tr><tr><td>M9</td><td /><td>Trace</td><td>12</td><td>11</td></tr></table></section><section id="450C0E55-EEDC-4839-946B-63208010E3C7"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>Cable</td><td>Cable</td><td /><td>Max cable loss: 2 dB at 2.5 GHz</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>26</td><td /></tr><tr><td>M6+M7+M8</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Motherboard length = 127 mm; Daughter card max length: 50.8 mm.</p></section><section id="30E99867-82B7-4F7C-BC00-8230FE36541B"><h2>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Diagram</div><image src="assets/images/3E5AF214-5E6A-481D-9292-41D5AED40FD6.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Connector</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="46DC7F67-B31E-4F93-B623-BF697452840A"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>153</td><td>M4+M5+M6&lt;=178mm</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td /><td>Max cable loss: 2 dB at 2.5 GHz </td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: Mother board length (M4+M5+M6) = 178 mm</p></section><section id="CF60B5E9-C108-4576-80F9-AEE49ADBE6BA"><h2>eUSB2 Repeater Post-Channel Type-C Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Topology Diagram</div><image src="assets/images/1B05CE5E-5135-4FA3-A9D6-E1E6216CE7E2.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381mm .</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length to Type-C connector (M8)</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>7</td></tr></table></section><section id="38814644-7D2E-45BB-AA46-C262B52A41B5"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>178</td><td /></tr><tr><td>M5+M6+M7</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>3.6</td><td>M4+M5+M6+M7+M8&lt;=203mm</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 203</p></section><section id="E70D3BFF-7E2E-4209-86E4-00AC0FD4DA10"><h2>eUSB2 Repeater Post-Channel Type-C with MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C with MUX Topology Diagram</div><image src="assets/images/F9259059-EE53-40E7-A434-E8E1FC9CD606.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C with MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm .</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length for Type-C connector (M9)</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>MUX</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>10</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M9</td><td>Trace</td><td>10</td><td>9</td></tr></table></section><section id="ABED5AB9-08F6-44E5-95EE-2B7344B6AD4A"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C with MUX Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>102</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>51</td><td /></tr><tr><td>M6+M7+M8</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>3.6</td><td>M4+M5+M6+M7+M8+M9&lt;=178mm</td></tr></table><p>Min Length Total (mm): 13</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max MUX on-state resistance, Ron</th><th>Max MUX on-state capacitance, Con </th><th>Equivalent MUX insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 â„¦</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 â„¦</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 â„¦</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 â„¦</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="725D06DE-0084-4B56-A6D5-7CC40C919BC5"><h2>(Internal Only) eUSB2 Pre-Channel Cable Topology</h2><div><div> eUSB2 Pre-Channel Cable Topology Diagram</div><image src="assets/images/0A632E36-82D8-4560-A3DA-787530067E03.png" class="contentImage" /></div><table><caption>(Internal Only) eUSB2 Pre-Channel Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="7D1D867D-860A-4EEC-A28E-C118965ECAEB"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) eUSB2 Pre-Channel Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>100</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>50</td><td>AIC length</td></tr><tr><td>Cable</td><td>Cable</td><td /><td>Max Cable Loss : 0.5db at 240MHz</td></tr></table><p>Max Length Total (mm): 165</p><p>Max Length Total Note: Max Pre-Channel Loss should be less than 1db (including motherboard+ Cable Loss + AIC)</p></section><section id="25753145-C33C-4AA2-B2F0-D4B0D27CB6B8"><h2>(Internal) eUSB2V2</h2><table><caption>(Internal) eUSB2V2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS.</td><td>Refer to Technical White Paper Doc#:Â 726825.</td></tr></table><table><caption>(Internal) eUSB2V2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="68F3C121-DF3D-459D-AAF6-FA480E4563B6"><h2>eUSB2V2 Native Camera Topology Up to 3.84 Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Diagram</div><image src="assets/images/4BFB11CB-6AFE-49CA-8643-4B9F2DCFA449.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 3.84 Gbps: 15 dB @ 1.9 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eUSB2V2 Camera</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="B5A3752D-DAEC-42DE-A5FE-A43E45D5769F"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>139.7</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>558.8</td><td /></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="F064DE14-BCB1-4E9A-B2E0-F3810DD67B07"><h2>eUSB2V2 Native Camera Topology Up to 4.8 Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Diagram</div><image src="assets/images/724B4DB0-D117-49F4-9079-6DD188BF2FA8.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 4.8 Gbps: 13 dB @ 2.5 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eUSB2V2 Camera</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="2858AF4E-BA3E-402B-AC83-52BF72AB7C12"><h2>Premium Mid Loss (PML), Rx,Tx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 381</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE"><h2>HDMI</h2><table><caption>HDMI General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between pair to pair (inter pair)</td><td>Within 13 mm (HDMI 2.1); 25 mm (HDMI 1.4).</td></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave notes</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>HDMI Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>13</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="7EF0ABE3-A615-439A-A0B7-6D7E12F37A22"><h2>HDMI Retimer 12G Topology</h2><div><div>HDMI Retimer 12G Topology Diagram</div><image src="assets/images/79007109-16A3-4D84-B5C4-2CF64974B681.png" class="contentImage" /></div><table><caption>HDMI Retimer 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional if Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Re-timer</td><td>Re-timer Rx must be spec compliable for HDMI 2.1a FRL source requirements at TP2_EQ</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the â€œApproved Category 3 Connector listâ€ defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI Retimer 12G Topology Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>220</td><td>BO+M1+M2â‰¤220 mm</td></tr></table><p>Max Length Total (mm): 220</p></section><section id="9A00C2A2-D7F2-46FC-86F3-0B102949100B"><h2>Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>HDMI Retimer 12G Topology Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>Refer Vendor Guidelines</td></tr></table></section><section id="1498B431-E79F-4EE6-B90C-3B477E8C5B2D"><h2>HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/BCF0C6A3-B84D-4EEA-9318-452F2A188AB6.png" class="contentImage" /></div><table><caption>HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250um per via</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Redriver must be HDMI 2.1a FRL spec compliant.
Redriver part and equalization setting should be selected accordingly to compensate pre-channel losses. Refer to the redriver datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.
The exact pre-channel differential insertion loss for a given port with a specific routing and stackup can have a different maximum routing length limit. These recommendations are intended to ensure designs will have sufficient RX EQ to accommodate the expected worst-case loss.
</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the â€œApproved Category 3 Connector listâ€ defined by the HDMI Licensing Administrator Inc.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Limiting Redriver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="E53A662E-9960-4FE2-88FC-D2794660E7EA"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="262D2273-F62A-4DD9-9F3F-675E4C6DA377"><h2>Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Min Length Total Note: Refer to redriver vendor for minimum post-channel lengths.</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="63A43473-DEA4-45A0-9070-E758CD04ABB9"><h2>HDMI Hot Plug Detect Implementation</h2><div><div>HDMI Hot Plug Detect Implementation Diagram</div><image src="assets/images/C0C6817F-7653-4DBE-9D51-0FAD9B27E7CE.jpg" class="contentImage" /></div><table><caption>HDMI Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 â„¦ nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 kâ„¦ Â±5%</td></tr><tr><td>R2</td><td>100 kâ„¦ Â±5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 5 V tolerant.</td></tr></table></section><section id="35E54A14-E0E1-4903-9DD6-BDF6F337E482"><h2>HDMI DDC Topology</h2><div><div>HDMI DDC Direct Connect Topology Diagram</div><image src="assets/images/BD57781E-B9CB-454D-A5E9-12612DE4E12E.jpg" class="contentImage" /></div><div><div>HDMI  DDC Buffered Topology Diagram</div><image src="assets/images/17333BF1-A17F-419A-8A2F-E49A019DD62C.jpg" class="contentImage" /></div><table><caption>HDMI DDC Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</td></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-B</td><td>5 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1 </td><td>I2C Voltage Level Translator, TCA9509 or equivalent.</td></tr><tr><td>R1 resistor</td><td>10 kâ„¦ Â± 5%</td></tr><tr><td>R2 resistor</td><td>1.5 kâ„¦ Â± 5%</td></tr><tr><td>Back drive current protection</td><td>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</td></tr><tr><td>I2C guidance</td><td>DDC signals follow I2C guidelines.</td></tr><tr><td>Alternative implementations </td><td>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</td></tr><tr><td>Active level shifter part</td><td>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td /><td>4</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td>VCC-A</td><td>13</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td>VCC-B</td><td>14</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td /><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td /><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td /><td>6</td></tr><tr><td>ESD</td><td /><td>Device</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>HDMI Connector</td><td /><td>Device</td><td>8</td><td /><td>-1</td></tr><tr><td>MS</td><td /><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td /><td>11</td></tr><tr><td>Diode</td><td /><td>Device</td><td>11</td><td /><td>12</td></tr><tr><td>VCC-B</td><td>1</td><td>Rail</td><td>12</td><td /><td>-1</td></tr><tr><td>VCC-B</td><td>2</td><td>Rail</td><td>14</td><td /><td>-1</td></tr><tr><td>VCC-A</td><td /><td>Rail</td><td>13</td><td /><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td /><td>4</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td>VCC-A</td><td>18</td></tr><tr><td>U1</td><td /><td>Device</td><td>3</td><td>VCC-C</td><td>17</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td /><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td /><td>11</td></tr><tr><td>DDC Level Shifting Redriver</td><td /><td>Device</td><td>5</td><td /><td>6</td></tr><tr><td>M4</td><td /><td>Trace</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>6</td><td /><td>14</td></tr><tr><td>M5</td><td /><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td /><td>9</td></tr><tr><td>M6</td><td /><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>HDMI Connector</td><td /><td>Device</td><td>10</td><td /><td>-1</td></tr><tr><td>MS</td><td>1</td><td>Trace</td><td>11</td><td /><td>12</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>12</td><td /><td>13</td></tr><tr><td>VCC-C</td><td>1</td><td>Rail</td><td>13</td><td /><td>-1</td></tr><tr><td>MS</td><td>2</td><td>Trace</td><td>14</td><td /><td>15</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>15</td><td /><td>16</td></tr><tr><td>VCC-B</td><td>1</td><td>Rail</td><td>16</td><td /><td>-1</td></tr><tr><td>VCC-A</td><td /><td>Rail</td><td>18</td><td /><td>-1</td></tr><tr><td>VCC-C</td><td>2</td><td>Rail</td><td>17</td><td /><td>-1</td></tr></table></section><section id="0AED488B-7AE3-442A-BB55-311164B7CD9E"><h2>Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI DDC Topology Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>38</td></tr><tr><td>Cable</td><td>Cable</td><td>254</td></tr></table><p>Max Length Total (mm): 254</p><table><caption>HDMI DDC Topology Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>DSL, MS, SL</td><td>25</td></tr></table></section><section id="74B8E96F-1BA3-43CB-919C-EBA54B917616"><h2>(Internal Only) HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/D6A5DBD2-4521-4396-A895-13853CAFE661.png" class="contentImage" /></div><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Parade PS8219 Re-driver o equivalent ( Re-driver equalization should be selected accordantly to compensate pre-channel losses) 
Refer to the re-driver vendor datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the â€œApproved Category 3 Connector listâ€ defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="24292568-4C1A-46F0-B8EF-81F8804AEEA4"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>163</td></tr></table><p>Max Length Total (mm): 163</p></section><section id="D4B220B1-6DE1-4CC4-B882-9333E874D4DC"><h2>Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="2F492C53-A082-41D5-B31D-59330DB8D52C"><h2>[UL Only] HDMI CR 1.65G Topology</h2><div><div>HDMI CR 1.65G Topology Diagram</div><image src="assets/images/6446C22A-F03F-42F0-A2B2-1B4D7C035726.png" class="contentImage" /></div><table><caption>[UL Only] HDMI CR 1.65G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection). </td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (tolerance 75 nF to 200 nF).</td></tr><tr><td>Rs</td><td>0 â„¦ (Placeholder for potential through connection differential impedance tuning)</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>1.65 Gbps  </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table></section><section id="ECB2372A-042C-4A24-8136-F0CF6D9457F7"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>[UL Only] HDMI CR 1.65G Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>180</td></tr></table><p>Max Length Total (mm): 180</p></section><section id="FF127B40-1B74-40D6-ACBE-731F2B887A2A"><h2>PCIe Gen 1-3</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/562BEA36-59CD-4178-BA83-A80F3B7470D5.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/CA34CF33-8FA3-4001-8601-79B8FAEA66D8.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/2DBC6DEA-E22E-450C-8BF6-D456D85662CD.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/E5A64546-DD85-4064-A702-46F2C6C1CA6B.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/45AB4E70-A973-4D5B-80F4-2C01FBA19AB7.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/37486F12-6305-49DA-869D-3EF00E0DF668.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/EAA74CDF-E97E-4206-A622-554CB54637A8.png" class="contentImage" /></div><table><caption>PCIe Gen 1-3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr></table><table><caption>PCIe Gen 1-3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="66A6DC17-6C30-475F-A2DD-AF0C6E70E634"><h2>PCIe Gen 1 Device Down Topology</h2><div><div>PCIe Gen 1 Device Down Topology Diagram</div><image src="assets/images/6B8EB010-460E-4E59-AAA4-57EDFAAD0B05.png" class="contentImage" /></div><table><caption>PCIe Gen 1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF 
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The maximum total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td><td>Gen1 (not counting microvia under package)</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8C5CB015-273B-4DBA-8CC1-1879DBD383C0"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td>356</td><td>Max length : BO+M1+M2+M3 â‰¤ 356 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 356 mm</p></section><section id="F2992AB9-3C6E-4486-9FB4-175EA2E33B93"><h2>PCIe Gen 1 Internal Cable Topology</h2><div><div>PCIe Gen 1 Internal Cable Topology Diagram</div><image src="assets/images/0CAD4308-54E2-44CA-AB04-9AA1F5937548.png" class="contentImage" /></div><table><caption>PCIe Gen 1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="90073288-A5AD-4FB6-814A-09C6C0F3F8BF"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 178 mm</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Nominal Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA"><h2>PCIe Gen 1 M.2 Topology</h2><div><div>PCIe Gen 1 M.2 Topology Diagram</div><image src="assets/images/AD3511DB-ECC5-48B9-A3B2-BC6B8D5F94FA.png" class="contentImage" /></div><table><caption>PCIe Gen 1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5B2ECDE1-F0F8-4544-9303-39758B2B9116"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td>330</td><td>Max length : BO+M1+M2+M3 â‰¤ 330 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 330 mm</p></section><section id="FF449F99-201C-4282-BFAC-07BB1A4AE08E"><h2>PCIe Gen 2 Device Down Topology</h2><div><div>PCIe Gen 2 Device Down Topology Diagram</div><image src="assets/images/E72C299A-7617-499E-8526-B5DCB159E6D6.png" class="contentImage" /></div><table><caption>PCIe Gen 2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="DE50538F-93CE-4B65-A07B-BEA9CE7DB445"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td>279</td><td>Max length is BO+M1+M2+M3 â‰¤ 279 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 279 mm</p></section><section id="A7075297-F26D-4918-8E91-EB572AA62914"><h2>PCIe Gen 2 Internal Cable Topology</h2><div><div>PCIe Gen 2 Internal Cable Topology Diagram</div><image src="assets/images/480AB162-F051-4D3B-96D8-4937AC1A9528.png" class="contentImage" /></div><table><caption>PCIe Gen 2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 178 mm</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Nominal Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE"><h2>PCIe Gen 2 M.2 Topology</h2><div><div>PCIe Gen 2 M.2 Topology Diagram</div><image src="assets/images/040747FC-ED39-4CE2-94D5-A51400540B53.png" class="contentImage" /></div><table><caption>PCIe Gen 2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="271A0F24-3D36-4924-A535-5F783E6BC549"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td>229</td><td>Max length is BO+M1+M2+M3 â‰¤ 229 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 229 mm</p></section><section id="B61119BE-0F06-4579-B99A-33A184678230"><h2>PCIe Gen 3 Device Down Topology</h2><div><div>PCIe Gen 3 Device Down Topology Diagram</div><image src="assets/images/E80C7191-1747-4A58-ACCB-8C19560A0F38.png" class="contentImage" /></div><table><caption>PCIe Gen 3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="FB8F5DD4-623D-42AE-BC31-0F82A333E0F7"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td>355</td><td>Max length is BO+M1+M2+M3 â‰¤ 355 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 355</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 355 mm</p></section><section id="A4691249-C206-4D02-8AEA-C5162E4F7A17"><h2>PCIe Gen 3 Internal Cable Topology</h2><div><div>PCIe Gen 3 Internal Cable Topology Diagram</div><image src="assets/images/330471E0-1445-485E-916E-647A9787F2D6.png" class="contentImage" /></div><table><caption>PCIe Gen 3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="31C2FB09-FBEF-4540-9C9A-9B67DEBD8297"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 127 mm</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Nominal Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="007FF158-FCA0-4246-85B6-F2801D1A932E"><h2>PCIe Gen 3 M.2 Topology</h2><div><div>PCIe Gen 3 M.2 Topology Diagram</div><image src="assets/images/E69DC71B-52A9-4D2F-962A-8798AB926238.png" class="contentImage" /></div><table><caption>PCIe Gen 3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B1F85FD2-9850-4109-B389-900607BE2604"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length is BO+M1+M2+M3 â‰¤ 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 254 mm</p></section><section id="ADBC8610-D696-4BC9-937F-829316E5580E"><h2>(Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology</h2></section><section id="5F6BC658-7715-4984-9164-CB4B6BFE1E5E"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p></section><section id="4562219A-6AFF-46FE-BCDA-F23EB355928A"><h2>PCIe Gen 4</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/6039BB02-9FDC-46B9-B624-29F6EA1B8190.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/88BC757C-5DCC-4400-9471-27CFC65603C6.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/C71E33B1-AF8B-417F-AE97-4DAB6267B3BF.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/3BBB323B-D4B2-4C50-B0AF-7478FAE003E1.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/6D296370-6440-4D15-8D3B-C37A26BDE301.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/783B91B7-8A8D-4B2B-A44A-0D3C70686118.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/DE132E98-5B20-4B25-81E5-71EA6A5A24B1.png" class="contentImage" /></div><table><caption>PCIe Gen 4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe4 AC capacitor size for mainstream stackup</td><td>It is required to use 0402. 
If routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Via stub length relaxation</td><td>PTH via stub length can be relaxed, refer to "PCIe Gen4 Stub Length Requirement Relaxation Technical White Paper" #723631 for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe4, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>PCIe4 redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for details.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads need to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCIe Gen 4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>50</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>50</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="749E45DE-E121-4137-98EC-DC35F64A9EE4"><h2>PCIe Gen 4 Barlow Ridge Topology</h2><div><div>PCIe Gen 4 Barlow Ridge Topology Diagram</div><image src="assets/images/2BEF9498-EE80-46EC-82DE-877697AFCA7F.png" class="contentImage" /></div><table><caption>PCIe Gen 4 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="58BF9780-FF1F-4AD6-923B-D291E76BA1E4"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 Barlow Ridge Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>292</td><td>Max length is BO+M1+M2+M3+M4 â‰¤ 292 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 â‰¤ 292 mm</p></section><section id="B1C07EDB-111E-44CD-AB95-DE333F39923A"><h2>PCIe Gen 4 Device Down Topology</h2><div><div>PCIe Gen 4 Device Down Topology Diagram</div><image src="assets/images/E8054AF5-5739-425B-B2E2-F7706BCF9B04.png" class="contentImage" /></div><table><caption>PCIe Gen 4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E9A78C3E-6470-45F8-A9B9-B7313AD60EB9"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>292</td><td>Max length is BO+M1+M2+M3+M4 â‰¤ 292 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 â‰¤ 292 mm</p></section><section id="8E83D255-A2BC-411B-B25F-BE6730DBC9C5"><h2>PCIe Gen 4 M.2 Topology</h2><div><div>PCIe Gen 4 M.2 Topology Diagram</div><image src="assets/images/45A99E05-7379-4CB6-AD68-B2718B81B621.png" class="contentImage" /></div><table><caption>PCIe Gen 4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane include the budget within the module.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9B9F873C-0B81-449F-A220-D4616C945EC6"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td>Max length is BO+M1+M2+M3 â‰¤ 190 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 190</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 190 mm</p></section><section id="7188E5B8-1A02-4520-8383-D59EBA3FEE74"><h2>(Internal Validation) PCIe Gen 4 CEM Topology</h2><div><div>PCIe Gen 4 CEM Topology Diagram</div><image src="assets/images/39B853A5-4A92-4B08-BC59-F1194F7633D2.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Antipad Optimization</div><image src="assets/images/E1A9361D-8721-41F2-9614-49DA88C8A1BE.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Sideband Optimization</div><image src="assets/images/376C27F4-E466-4206-9E4E-8C9A2C1B3A0B.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: CEM Connector Voiding</div><image src="assets/images/52687848-854A-4BF1-A8A2-D0E4E1B08B8A.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 1 </div><image src="assets/images/5524F909-76CD-41F8-AC85-AB2E2D1020B0.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 2</div><image src="assets/images/F7A92E5D-9AE8-474F-BA05-D43148F0CCD9.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: SMT Footprint Voiding Reference</div><image src="assets/images/F20C31A4-3239-46EB-BDB9-34D8162C596A.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe Side HSIO Routing</div><image src="assets/images/36200ABD-9017-4352-9617-22BDAF47EDCE.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen 4 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap Value</td><td>Nominal 220 nF recommended for Gen3/ 4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>CEM connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane include the budget within the module.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CEM Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CEM Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="DF0B6ECD-2DA6-4186-843D-4FB85C6AC744"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen 4 CEM Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>165</td><td>Max length is BO+M1+M2+M3 â‰¤ 165 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 165</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 165 mm</p></section><section id="E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><h2>PCIe Gen 5</h2><div><div>Board Layout Recommendation: PCIe Gen5 AC Cap Voiding </div><image src="assets/images/729D012F-61B5-49D6-86CB-71FF445C25E2.png" class="contentImage" /></div><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/E619C0D4-43C2-4BB9-82A4-2E11A76DBD1C.JPG" class="contentImage" /></div><div><div>Voids Under SOC Ball Pads</div><image src="assets/images/3D0D95F9-BF62-4A1B-B745-CBBE7CA677A8.JPG" class="contentImage" /></div><table><caption>PCIe Gen 5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 50 um on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about ~305 um and spacing between caps of different pair caps is more than 762 um.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Prefer non-interleaved routing. If Tx to Rx is routed same layer, need Signal-to-Non-Equivalent-Signal (S-Non-ES) spacing as given in Tlinespec between Tx to Rx.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Antipad for Via</td><td>800um diameter for anti-pad Via (T3 stackup). Please refer to chapter "General Design Considerations", subheading "Differential Transitional Via Recommendations" for image illustrating anti-pad diameter. Bigger Anti-pad should be provided for T4 buried PTH also, follow pad size+175um radius say buried PTH pad size is 200um, anti-pad radius should be 375um (750um diameter).</td></tr><tr><td>Void under SOC ball pads</td><td>Second PCB layer should have void equal to pad size for T3 stackup PCB. And for T4 stackup with Via in pad, need to void around pad in top layer equal to 300 um diameter size.</td></tr><tr><td>Void above and below buried via's PTH pads for T4 stackup</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75 um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. 
The same void should be provided in layers in which via is running through as well i.e., for PTH from L3 to L8, if there is no shape in L2 and L9 already (because of it being signal layer), nothing is required to be done for L2/L9. Void not required in L1/L10 for 2x2+ stack-up. for 1x1+ stack-up, all layers including top and bottom will need void.
Ensure no routing below these voids for other signals in L1 &amp; L10.In case surface layers are power, ensure it is symmetric to both p and n.
Refer to the image provided as a reference.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 ohm resistor for PCIe5</td><td>0201 or smaller size . Component pads need to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCIe Gen 5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>50</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>50</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="4137ED73-DDDF-4525-8E4F-9E437B4BF11F"><h2>PCIe Gen 5 Device Down Topology</h2><div><div>PCIe Gen 5 Device Down Topology Diagram</div><image src="assets/images/7AE37AE9-5032-4BD1-84EA-3FD40F32BFC5.png" class="contentImage" /></div><table><caption>PCIe Gen 5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="7DC601ED-C8B1-4F5F-AD0A-941C82E816D9"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>200</td><td>Bo+M1+M2+M3+M4+BIâ‰¤ MAX length Total</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0"><h2>PCIe Gen 5 M.2 Topology</h2><div><div>PCIe Gen 5 M.2 Topology Diagram</div><image src="assets/images/3F039ED8-E3CE-46A2-A7E3-0F5AADDE49CC.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board M.2 Connector</div><image src="assets/images/F8564147-EF7D-4BEB-9D2C-1E5D7F9A1460.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/79BE580B-2DEA-4CA3-BC22-CDFBE149D50F.png" class="contentImage" /></div><table><caption>PCIe Gen 5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>M.2 connector</td><td>Each M.2 connector Vss pad should be connected to its own Vss via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm max.</td></tr><tr><td>Suggested Ground Void for Main Board Mdot2 connector</td><td>Refer to image above. Top layer (or layer in which connector is placed) avoid ground shapes 200 um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Gen5 M.2 operating at Gen4</td><td>Please refer to PCIe Gen4 M.2 Topology chapter for lengths.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="045BDA96-80E4-4587-966A-E9A4F76484C3"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>160</td><td>Bo+M1+M2+M3â‰¤ MAX length Total</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 160</p><p>Max Length Total Note: For Premium 10L T3 stack up, we can go up to 170 mm length instead of 160 mm. Premium Mid loss T4 and thin PCB need to meet original length in table above.</p></section><section id="D5C8F723-D576-4DED-A7D2-02ED040073D9"><h2>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</h2><p>Description: Platform should avoid using the PCIe Gen 5 capable ports for Gen 4 device. Because even in Gen 4 speed, Gen 5 IP will use more power as compared Gen 4 IP both working at Gen 4 data rate.</p><div><div>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Diagram</div><image src="assets/images/89782674-528A-4413-8A06-6D0F85CA5F2C.png" class="contentImage" /></div><table><caption>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="C1147EBF-569F-4460-95A0-AEE9D494B868"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>270</td><td>Bo+M1+M2+M3+M4+BIâ‰¤ MAX length Total</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 270</p></section><section id="3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F"><h2>(Internal Validation) PCIe Gen 5 CEM Topology</h2><div><div>PCIe Gen 5 CEM Topology Diagram</div><image src="assets/images/391A32C2-3AA9-481E-B89D-FB867FBDBB07.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: CEM Connector Voiding</div><image src="assets/images/3552DCC9-CD09-480E-8E80-D46489C51223.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 1 </div><image src="assets/images/86C41750-3171-4CBB-BC34-EED38099D3B1.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 2</div><image src="assets/images/C6A44B01-E8A6-4DCD-AAD1-6781106AB011.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe Side HSIO Routing</div><image src="assets/images/583A749A-5A9D-450A-877E-B532AF47416E.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: SMT Footprint Voiding Reference</div><image src="assets/images/961AEFE1-052A-48A8-BAB5-24E576190969.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen 5 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.). Use 0201 component size.
</td></tr><tr><td>Add In Card Connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required. The connector footprint solder pad width for PCIe Gen5 is 0.53 mm. The recommended void in reference plane extends 0.10 mm beyond the edges of the pads on three sides, with dimensions of 2.10 mm Ã— 1.73 mm. Void should not extend from where signal is connected to pad. Attached imaged illustrate this. Please do signal connection only from "toe" side of SMT pad (the side where void is not extended). GND connection to SMT pads near main link should be less than 0.4 mm from SMT pad edge to via pad edge. Routing high speed signals to the "heel" side of the SMT pads introduces a significant capacitive/resonant stub that would seriously degrade channel performance.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CEM Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CEM Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="75494E16-C6D3-4472-B3D2-9E38A1FAD6B4"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen 5 CEM Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>142</td><td>Bo+M1+M2+M3â‰¤ MAX length Total</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 142</p><p>Max Length Total Note: For Premium 10L T3 stack up, we can go up to 152 mm length instead of 142 mm. Premium Mid loss T4 and thin PCB need to meet original length in table above.</p></section><section id="D59E2264-9D63-47C4-B628-0EBD37822D90"><h2>TCP AUX</h2><table><caption>TCP AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="252ECFF4-D619-4EC6-A487-BEE7915F05BF"><h2>TCP AUX June Bridge Retimer Topology</h2><div><div>TCP AUX June Bridge Retimer Topology Diagram</div><image src="assets/images/0F9959FD-CCAE-4B3F-AEC4-6FE41D7E5D6B.png" class="contentImage" /></div><table><caption>TCP AUX June Bridge Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in June Bridge Re-timer collateral. refer to RDC #843990
</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Applies to June Bridge topology. Consult re-timer datasheet for exact Aux channel implementation requirements. Refer to RDC #843990</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Ac cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cs</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="65A59785-9792-444F-A391-27F2A01B2BD3"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX June Bridge Retimer Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4&lt; Max Length Total</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="A758FF58-A88F-4CD4-B40B-06E2100A51FB"><h2>TCP AUX Hayden Bridge Retimer Topology</h2><div><div>TCP AUX Hayden Bridge Retimer Topology Diagram</div><image src="assets/images/3345B6C7-E1BF-4549-97FB-74CA62F80A98.png" class="contentImage" /></div><table><caption>TCP AUX Hayden Bridge Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in Hayden Re-timer collateral. refer to RDC #631030</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Applies to Hayden Bridge topology. Consult re-timer collateral for exact Aux channel implementation requirements. Refer to RDC #631030</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Cs</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="38558FD0-B8E5-4FF8-8A71-6CF55CC625E3"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX Hayden Bridge Retimer Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4&lt; Max Length Total</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="EF23344A-9C60-4C51-99ED-2532E42D5468"><h2>TCP AUX Cascaded June Bridge Retimer Topology</h2><div><div>TCP AUX Cascaded June Bridge Retimer Topology Diagram</div><image src="assets/images/118A0443-8C90-45A8-826C-FDF0ABADACE3.png" class="contentImage" /></div><table><caption>TCP AUX Cascaded June Bridge Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in June Bridge Re-timer collateral. refer to RDC #843990
</td></tr><tr><td>Retimer</td><td>Applies to June Bridge topology. Consult re-timer datasheet for exact Aux channel implementation requirements. Refer to RDC #843990</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>AC CAP value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Ac cap</td><td /><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td /><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>8</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M5</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="7652F244-163F-4F93-B64A-718D5F129574"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX Cascaded June Bridge Retimer Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4+M5&lt;Max Length Total</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note:  M1+M2+M3+M4+M5 &lt;= 450 mm</p></section><section id="93A2175C-B729-4CBF-89B7-92B03CD1FD50"><h2>TCP AUX June Bridge with Retimer Internal Cable Topology</h2><div><div>TCP AUX June Bridge with Retimer Internal Cable Topology Diagram</div><image src="assets/images/8707B0D8-8008-43FA-A0C4-4A3B802991A7.jpg" class="contentImage" /></div><table><caption>TCP AUX June Bridge with Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Î© including tolerance. Insertion loss â‰¥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to USB4 ESD approved list in June Bridge 40 Re-timer collateral. refer to RDC #843990</td></tr><tr><td>Retimer</td><td>Applies to June Bridge topology. Consult re-timer datasheet for exact Aux channel implementation requirements. Refer to RDC #843990</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>AC CAP Value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC cap</td><td>Capacitor</td><td>3</td><td>15</td></tr><tr><td>M2</td><td>Trace</td><td>15</td><td>4</td></tr><tr><td>Internal Cable Assembly</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table></section><section id="75B671E4-DD7A-441B-9971-C43B6C4A9E0E"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX June Bridge with Retimer Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td><td /></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>127</td><td>BO+M1+M2+M3+M4+M5&lt;Max Length Total</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td><td /></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Cable length is not included in "Max length Total "</p></section><section id="8A366F17-9DAD-4587-88B4-2FAC4FE36393"><h2>TCP AUX Hayden Bridge with Retimer Internal Cable Topology</h2><div><div>TCP AUX Hayden Bridge with Retimer Internal Cable Topology Diagram</div><image src="assets/images/D66295F4-335C-4469-B804-F6EB9F028510.jpg" class="contentImage" /></div><table><caption>TCP AUX Hayden Bridge with Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Î© including tolerance. Insertion loss â‰¥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to USB4 ESD approved list in Hayden Re-timer collateral. refer to RDC #631030.</td></tr><tr><td>Retimer</td><td>Applies to Hayden Bridge topology. Consult re-timer collateral for exact Aux channel implementation requirements. Refer to RDC #631030</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>AC CAP Value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX_TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Assembly</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table></section><section id="D2B72513-8BF8-4892-AD5C-8AB750DEAE0E"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX Hayden Bridge with Retimer Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td><td /></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>127</td><td>BO+M1+M2+M3+M4+M5&lt;Max Length Total</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td><td /></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Cable length is not included in "Max length Total "</p></section><section id="D9BFEEDF-EEDF-45AF-BC57-536AFC907B80"><h2>(Internal Only) TCP AUX No Retimer Topology</h2><div><div>TCP AUX No Retimer Topology Diagram</div><image src="assets/images/40AB1E5B-0F28-4ED2-BAEB-CEC0740143D3.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP AUX No Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="38529EA0-E838-4342-BBAB-998950D0E5CD"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP AUX No Retimer Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td><td>BO+M1+M2+M3+M4&lt;Max Length Total</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="4E6BD16F-523F-449D-AA70-B5F0EF4C78C1"><h2>(Internal Only) TCP AUX No Retimer Internal Cable Topology</h2><div><div>TCP AUX No Retimer Internal Cable Topology Diagram</div><image src="assets/images/3784FA1A-493A-46EC-959D-655ED5F697AC.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP AUX No Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Î© including tolerance. Insertion loss â‰¥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="9FCFB511-EB37-40E0-9BD0-1B2241C492A1"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP AUX No Retimer Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4+M5&lt;Max Length Total</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>500</td><td /></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Cable length is not included in "Max length Total "</p></section><section id="3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4"><h2>(Internal Only) DP AUX Dual Mode Protection Circuit</h2><div><div>DP AUX Dual Mode Protection Circuit Diagram</div><image src="assets/images/F3522BCD-892D-466F-9DC6-8353E3573934.png" class="contentImage" /></div><table><caption>(Internal Only) DP AUX Dual Mode Protection Circuit Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>Inverter voltage rails</td><td>Powered from suspend rails.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1</td><td>I2C Voltage Level Translator, TCA9406 or equivalent.</td></tr><tr><td>Pass gate FET</td><td>Ensure the body diode of the FETs are connected as shown in the figure.</td></tr><tr><td>Pass gate FET alternative</td><td>Devices such as a TTL compatible FET multiplexer/ demultiplexer.</td></tr><tr><td>R1 resistor</td><td>Optional, 2.7 kâ„¦ Â± 5%.</td></tr><tr><td>Rterm</td><td>10 kâ„¦ for TCA9406. Rterm value is part dependent.</td></tr><tr><td>R2 resistor value</td><td>2.7 kâ„¦ Â± 5%. This is with the assumption of Rterm = 10 kâ„¦ for U1, to achieve 2.2 kâ„¦ of effective parallel resistance.  </td></tr><tr><td>Effective parallel resistance of Rterm and R2</td><td>2.2 kâ„¦ Â± 10%.</td></tr><tr><td>Inverter leakage current</td><td>Minimize leakage current of inverter closest to DP connector to maintain input voltage level due to 1 Mohm pulldown resistor.</td></tr><tr><td>C1 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="10AF85B9-DC8F-4C2A-A090-9222953D319F"><h2>(Internal Only) DP Hot Plug Detect Implementation</h2><div><div>DP Hot Plug Detect Implementation Diagram</div><image src="assets/images/9968B938-A489-4E85-8027-A2FF8A2DE8BD.jpg" class="contentImage" /></div><table><caption>(Internal Only) DP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 â„¦ nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 kâ„¦ Â± 5%</td></tr><tr><td>R2</td><td>100 kâ„¦ Â± 5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 3.3 V tolerant.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th><th>Target Pin</th><th>Transistor Pin Map</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>1</td><td>D</td><td>Drain</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>G</td><td>2</td><td /><td>Gate</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>S</td><td>6</td><td /><td>Source</td></tr><tr><td>ESD</td><td>Device</td><td>3</td><td /><td>4</td><td /><td /></tr><tr><td>DP Connector</td><td>Device</td><td>4</td><td /><td>-1</td><td /><td /></tr><tr><td>GND</td><td>Ground</td><td>6</td><td /><td>-1</td><td /><td /></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td /><td>6</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>5</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>3</td><td /><td /></tr><tr><td>R1</td><td>Resistor</td><td>7</td><td /><td>8</td><td /><td /></tr><tr><td>VCC</td><td>Rail</td><td>8</td><td /><td>-1</td><td /><td /></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>7</td><td /><td /></tr></table></section><section id="1BBE1622-A993-4BD7-81E8-FA9279A1C054"><h2>TCP DP AUX</h2><table><caption>TCP DP AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B741A248-0B88-4C01-9E19-644EC87C4F64"><h2>TCP DP AUX Retimer MUX With Barlow Ridge Topology</h2><div><div>TCP DP AUX Retimer MUX With Barlow Ridge Topology Diagram</div><image src="assets/images/960884D6-B41E-4265-8C97-D6C6BDECD3B8.png" class="contentImage" /></div><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in Barlow Ridge Host Router (BR HR) collateral.</td></tr><tr><td>Retimer</td><td>Barlow Ridge</td></tr><tr><td>MUX</td><td>MUX retimer should be vesa compliant.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr><tr><td>Pull up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="EEEF3949-06FC-4C78-B9DA-87AAD896389B"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Max Length Total Note: Refer to the Retimer MUX and Barlow Ridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Rx,Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>0</td></tr></table></section><section id="DE814C01-CE10-4EC7-8E68-A4E5808C8F2C"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Consult with the Retimer MUX vendor to confirm the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Rx,Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4&lt;Max Length Total</td></tr></table></section><section id="A8BBCEA2-3F12-4F78-9DE3-BFD964BAB490"><h2>Rx,Tx, Pre-Channel 2</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><p>Max Length Total Note: Refer to the Retimer MUX and Barlow Ridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Rx,Tx, Pre-Channel 2 Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>0</td></tr></table></section><section id="3F6AF40C-94C6-4809-BA7C-7192551F11EF"><h2>(Internal Only) TCP DP AUX Barlow Ridge Topology</h2><div><div>TCP DP AUX Barlow Ridge Topology</div><image src="assets/images/E3F9351C-8198-454B-8423-73A557D308F4.png" class="contentImage" /></div><table><caption>(Internal Only) TCP DP AUX Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in Barlowridge host router(BR HR) collateral.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Barlow Ridge. Consult re-timer datasheet for exact Aux channel implementation requirements.</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr><tr><td>Pull up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>DP-PWR</td><td /><td>Rail</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td /><td>Ground</td><td>15</td><td>-1</td></tr></table></section><section id="684E00B3-A79B-47FB-B45A-EF43482959E1"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP DP AUX Barlow Ridge Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td><td>BO+M1+M2+M3+M4&lt;Max Length Total</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 450</p></section><section id="FC92A335-4425-48C8-9D8C-F6B1F2948EEF"><h2>TCP DP</h2><table><caption>TCP DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr></table><table><caption>TCP DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="48FEEAB0-CA89-4045-9757-8D33C27FCA50"><h2>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</h2><div><div>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Diagram</div><image src="assets/images/0115157D-9BBB-4A0E-B86A-7642DBCC32CE.png" class="contentImage" /></div><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from processor pins to retimer/MUX pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td> RETIMER</td><td>Barlow ridge and Parade mux/retimer. Retimer Rx should meet VESA spec requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>8</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>8</td><td>10</td></tr><tr><td>M2</td><td>Trace</td><td>10</td><td>14</td></tr><tr><td>retimer/mux</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M3</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="381F6CB9-5C63-410B-9B0C-7706C1D75FC5"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>BO+M1+M2+M3&lt; Max Length Total</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>10</td><td /></tr></table><p>Max Length Total (mm): 205</p></section><section id="8090423A-75EE-415D-BFAF-776E9E724D6E"><h2>Tx, Pre-Channel 2</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><p>Max Length Total Note: Note1*: Refer to Retimer/MUX vendor and Barlow Ridge documentation to determine min/max routing length.</p><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Tx, Pre-Channel 2 Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5"><h2>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology</h2><div><div>TCP DP UHBR20 Barlow Ridge Topology Diagram</div><image src="assets/images/88481BDB-E22D-4DE0-963C-C0A953BEE658.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from processor pins to Barlow Ridge pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>via2</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M2</td><td>Trace</td><td>9</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5B02D158-D20C-4DA9-AD53-FB39F6D8563C"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>205</td><td>BO+M1+M2+M3&lt; Max Length Total</td></tr></table><p>Max Length Total (mm): 205</p></section><section id="7670AB98-E8EB-45C7-AD2B-2352472D6300"><h2>Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>Refer to Barlow Ridge guidelines.</td></tr></table><p>Max Length Total Note: Refer to Barlow Ridge guidelines</p></section><section id="FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C"><h2>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</h2><div><div>TCP DP UHBR20 Retimer MUX M.2 Modular Topology Diagram</div><image src="assets/images/C2DF5A09-3FE7-400D-88BA-CC6097B74F12.png" class="contentImage" /></div><table><caption>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via between processor and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Stripline strongly recommended to reduce RFI/ EMI. If microstrip routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Retimer</td><td>Retimer MUX RX must be compliant to VESA DisplayPort (DP) Standard version 2.1.</td></tr><tr><td>Length from retimer to DP connector</td><td>Superseded by retimer vendor recommendations.</td></tr><tr><td>Connector</td><td>Enhanced mDP connector</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-401</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>VIA1</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>VIA2</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>ESD</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ENHANCED mDP CONNECTOR</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="75C4FFF0-BC25-48DA-B386-E9F1D034C997"><h2>Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td>BO+M1+M2&lt;Max Length Total</td></tr></table><p>Max Length Total (mm): 190</p></section><section id="DFB560E0-870B-4C7A-A731-F30EF27D9E2A"><h2>TCP USB 3.2+DP Type-C</h2><p>Description: UL only topology till UL Pier dataset is available</p><table><caption>TCP USB 3.2+DP Type-C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. Intel's recommendation on DC rating of the Crx is 25 V (Extended Power Range not implemented)/50 V (Extended Power Range implemented). The customer should consider short event to VBUS that can be up to 20 V.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left as no connect at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>TCP USB 3.2+DP Type-C Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="8C9AEEE1-5325-4AB9-A578-CF71092CCDA0"><h2>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology</h2><div><div>TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology Diagram</div><image src="assets/images/B34C8089-15B3-4224-A988-66CAEED530A8.png" class="contentImage" /></div><table><caption>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers) before redriver, 2 after redriver.</td></tr><tr><td>Maximum via stub length</td><td>375 um per via between SOC and redriver. Redriver post-channel cannot have via stub.</td></tr><tr><td>Reference plane for micro-strip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both side.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both side.</td></tr><tr><td>CMC</td><td>For CMC refer to EMC section. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>For ESD refer to EMC section. </td></tr><tr><td>AC Cap Value</td><td>75 nF to 265 nF including tolerance, 25 V for cap closest to Type-C connector.</td></tr><tr><td>Crx Cap Value</td><td>297 nF to 363 nF including tolerance, 25 V.</td></tr><tr><td>Rb Resistor Value</td><td>220 kâ„¦ Â±5%, 25 V.</td></tr><tr><td>TX Bleed Resistor Placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC Cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Redriver</td><td>Refer to Intel recommended parts section for redriver recommendation.</td></tr><tr><td>Supported Interfaces</td><td>USB 3.2 Gen 2, and DP v1.4a (8.1 Gbps).</td></tr></table></section><section id="CBA39B9E-E4BE-4371-9861-54BC51C3D1C5"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td></tr><tr><td>M1+M2</td><td>DSL</td><td>0</td></tr></table><p>Max Length Total Note: For max lengths follow the vendor Re-driver recommendation . Lengths will be varied based on Re-driver part </p></section><section id="DAF2C1B6-06DF-461F-BF75-507A7613E295"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Redriver Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>0</td></tr></table><p>Max Length Total Note: Max lengths recommendation will depend on Vendor re-driver part number.  Refer  to vendor recommended re-driver part number</p></section><section id="4E898032-BE55-45AC-98EE-F28C60FA82DE"><h2>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology</h2><div><div>TCP USB 3.2 Gen 2x2 + DP Type-C Topology Diagram</div><image src="assets/images/5CD4E614-605B-457B-AA94-50BD7E5E6C28.jpg" class="contentImage" /></div><table><caption>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB 3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane).</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="ED85BD50-1E17-40F9-8FC9-CC09007CAC03"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>[UL Only] TCP USB 3.2 Gen 2x2 + DP Type-C Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>8</td></tr><tr><td>M1+M2</td><td>MS</td><td>86</td></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 86</p><p>Max Length Total Note: For DSL max length is 100 mm </p></section><section id="9B7AC54F-C4D0-408F-AC6D-CB3DCE7B03B9"><h2>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology</h2><div><div>Type-C USB+DP Main Link with M.2 Modular Topology Diagram</div><image src="assets/images/D86E7566-CB21-43ED-8046-1F5BD8BDECD4.jpg" class="contentImage" /></div><table><caption>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB 3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane).</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="99B83F84-0BD8-47E9-B5E4-67D9CDE60264"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C with M.2 Modular Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>15</td></tr></table><p>Max Length Total (mm): 105</p></section><section id="CC05FBF4-2DCD-4BB2-BD8F-34BB7042507C"><h2>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology</h2><div><div>Type-C USB+DP Main Link with M.2 Modular Topology Diagram</div><image src="assets/images/936EF9C7-3763-4F7E-983E-982238ABFDAF.jpg" class="contentImage" /></div><table><caption>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB 3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane).</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table></section><section id="2D9A07F2-BDA1-4537-82F3-ED242C69830C"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL</td><td>192</td></tr></table><p>Max Length Total (mm): 192</p></section><section id="82154EF6-B283-4B0D-839A-E640626C9401"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>[UL Only] (Internal RVP) TCP USB 3.2 Gen 2x2 + DP Type-C Redriver with M.2 Modular Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="1819E8C6-F1E7-44F1-9582-608B53EDCE56"><h2>[TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology</h2><div><div>Type-C USB+DP Main Link Internal Cable Topology Diagram</div><image src="assets/images/39AD93D6-5538-441E-A300-F84F9BE19872.jpg" class="contentImage" /></div><table><caption>[TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V(Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>203 mm cable assembly</td><td>76-94 Î© including tolerance. Insertion loss â‰¥ -2.5 dB @ 2.5 GHz, â‰¥ -3.3 dB @ 5.0 GHz.  Crosstalk â‰¤ -33 dB @ 5-10 GHz.</td></tr><tr><td>Supported interfaces</td><td>USB 3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane)</td></tr><tr><td>Length trade-off for mainstream stackup</td><td>If 60 mm &lt; BO+M[1:6] â‰¤ 85 mm then Mcable â‰¤ 127 mm.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="D733556D-12B9-44F8-A9C4-121412E61BB4"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>[TO BE DELETED] TCP USB 3.2 Gen 2x2 + DP Type-C Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>8</td></tr><tr><td>M1+M2</td><td>MS</td><td>47</td></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>203</td></tr></table><p>Max Length Total (mm): 47</p><p>Max Length Total Note: For DSL max Length is 53mm . ( max Length is excluding Cable length )</p></section><section id="F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C"><h2>TCP USB 3.2 Type-A</h2><table><caption>TCP USB 3.2 Type-A General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>TCP USB 3.2 Type-A Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B4F2370D-B6B9-45A9-900B-84FBDEC13D9C"><h2>TCP USB 3.2 Gen 1x1 Type-A Topology</h2><div><div>TCP USB 3.2 Gen 1x1 Type-A Topology Diagram</div><image src="assets/images/F3EB2A17-D4A4-49EA-8D53-5BC5DC773472.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 1x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>3 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>375 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen1 (5 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8842935F-0602-4FD3-A8B1-5CD00E1B2A52"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 1x1 Type-A Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td>B0+M1+M2+M3+M4+M5&lt;=229mm</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>229</td><td /></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 229</p></section><section id="CE95610C-A6E4-4B20-AECB-CCFF5716FE17"><h2>TCP USB 3.2 Gen 2x1 Type-A Topology</h2><div><div>TCP USB 3.2 Gen 2x1 Type-A Topology Diagram</div><image src="assets/images/6F5CD5E6-40F2-4956-83CA-5B0F674184B4.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 2x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="C8880D88-B4AC-4C0F-8999-F25E4775FE0D"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 2x1 Type-A Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td>BO+M1++M2+M3+M4+M5&lt;=118mm</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>118</td><td /></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 118</p></section><section id="55F9089F-1F5E-43CC-B6AF-781F44617595"><h2>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/0DB7A398-2A65-4905-8BDB-AA8B2E5A254C.png" class="contentImage" /></div><div><div>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/BEA78F5C-18E5-4DA2-9411-DA10BE266D7C.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Capacitor</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Capacitor</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="23245BB4-D03E-48E8-831C-4329466CC815"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Refer to Note1</p></section><section id="74E181B6-CECD-4D11-9CDA-312D0E76698C"><h2>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</h2><div><div>TCP USB 3.2 Gen 2x1 M.2 Modular Topology Diagram</div><image src="assets/images/CB775B89-4579-4BF7-B6BE-AEB0BF61F1F2.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="FEF5B445-10D8-4258-8BB4-287FB74C49B8"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>105</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 105</p></section><section id="C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5"><h2>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/653DED78-3ECF-46E7-8CC6-8BCEE88CD828.png" class="contentImage" /></div><div><div>TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Diagram</div><image src="assets/images/6F988D5A-E063-4AD5-8407-2063C265E19D.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr></table></section><section id="4F60CC71-325B-4571-9B85-2F1AA2CC6224"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>90</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>85</td><td>Note1*</td></tr></table><p>Min Length Total (mm): 175</p><p>Max Length Total (mm): 175</p></section><section id="A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>45</td><td>Note1*</td></tr></table><p>Max Length Total (mm): 45</p></section><section id="BFCF5499-A787-4C2D-A250-2A3147F70FBC"><h2>TCP TBT4</h2><table><caption>TCP TBT4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1 of USB Type-C TBT Specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between processor and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 25 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to "Switching VR Circuit Guidelines" in the "General Design Considerations" section as well as Technical White Paper Doc#:Â  726825</td></tr><tr><td>Dual-stripline routing recommendation</td><td>Dual-stripline routings refer to "General Dual-Stripline Support" section.  When routing orthogonal or with angle on top of TBT5 DSL tlines, allow maximum of 3 aggressor pairs to route over 1 DSL routing victim pair.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50 â„¦ single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50 â„¦ single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>TCP TBT4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="FF9B7F1D-FAF0-4FF6-91D3-64EE583292CF"><h2>TCP TBT4 June Bridge Retimer Topology</h2><div><div>TCP TBT4 June Bridge Retimer Topology Diagram</div><image src="assets/images/BCFBF1E1-9815-41DC-A37E-7E44B20404C7.png" class="contentImage" /></div><table><caption>TCP TBT4 June Bridge Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="C1E08B39-4661-4E14-845C-5211353DAD37"><h2>Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 June Bridge Retimer Topology Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2 = 205mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 217 mm).</p></section><section id="76A22A1F-A4F0-4834-8AAC-91EC02899589"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 June Bridge Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2=205mm. T4 10L Premium Mid Loss (PML): If more than 90% routing is Stripline the maximum length can be extended to 225 mm (M1+M2 = 217 mm). T3 10L Premium Mid Loss (PML): If more than 90% is routing is Stripline or Dual stripline, the maximum total length can be extended up to 240 mm (M1+M2 = 232 mm).</p></section><section id="C10C9FB9-9610-4A81-BDA6-DCA1BA556DC6"><h2>Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 June Bridge Retimer Topology Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2=205mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 217 mm).</p></section><section id="ADAF1BAF-47BC-4903-AD46-A3FA5DE6C9DE"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT4 June Bridge Retimer Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="8A148793-B9B6-45D5-AE88-1674E2E2C264"><h2>TCP TBT4 June Bridge Retimer with Internal Cable Topology</h2><div><div>TCP TBT4 June Bridge Retimer with Internal Cable Topology Diagram</div><image src="assets/images/F78872B3-586C-470D-A73D-5F2B62696D43.png" class="contentImage" /></div><table><caption>TCP TBT4 June Bridge Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="504CE5FC-31B2-45C7-A277-63062489C4C3"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 June Bridge Retimer with Internal Cable Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>110</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a micro-coax cable assembly that is electrically compliant with the specification given in document #575032.</td></tr></table><p>Max Length Total (mm): 110</p><p>Max Length Total Note:  BO+M1+M2+M3=110mm. Max length not including cable.</p></section><section id="EC20C990-43EF-4054-AE8A-A002C8A808F9"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT4 June Bridge Retimer with Internal Cable Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="91AB76EC-1BE5-436D-A87B-30ED7AA34BCE"><h2>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology</h2><div><div>TCP TBT4 Hayden Bridge Retimer Topology Diagram</div><image src="assets/images/F1B1B95D-F467-4D6C-99EB-00FB9FCD649E.png" class="contentImage" /></div><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="4D899971-5BEC-490E-87D3-DF0C4A223B80"><h2>Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2=205mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 217 mm).</p></section><section id="52C2DC20-BBCD-4C2E-BC2A-6F6E1A64C92D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2=205mm. T4 10L Premium Mid Loss (PML): If more than 90% routing is Stripline the maximum length can be extended to 225 mm (M1+M2 = 217 mm). T3 10L Premium Mid Loss (PML): If more than 90% is routing is Stripline or Dual stripline, the maximum total length can be extended up to 240 mm (M1+M2 = 232 mm).</p></section><section id="4A1ACB8A-9E44-47FB-9A18-15B8F3B61105"><h2>Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2=205mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 217 mm).</p></section><section id="3D1C380F-B8B6-488D-8DB0-07741E76D22B"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="8CC5D5F3-0DE1-4BAF-ABDC-3E15E5E400BE"><h2>(Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology</h2><div><div>TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology Diagram</div><image src="assets/images/578D22F2-8EB8-4263-98BC-36C94B22B875.png" class="contentImage" /></div><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="AE6B42FA-D6EF-4D12-BADF-C48AF2B02C3F"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="FD9F0EA4-C366-40DF-B089-3AEC801E13F4"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>110</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a micro-coax cable assembly that is electrically compliant with the specification given in document #575032.</td></tr></table><p>Max Length Total (mm): 110</p><p>Max Length Total Note: BO+M1+M2+M3=110mm. Max length not including cable.</p></section><section id="035A4CE1-A422-4C1C-807E-B804928A7B6A"><h2>TCP TBT5</h2><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/672E7E2E-7B83-43ED-B571-DEE3DCAC567D.JPG" class="contentImage" /></div><div><div>Voids Under SOC Ball Pads</div><image src="assets/images/9525E7AA-7292-45F3-AD0D-483051F3620E.JPG" class="contentImage" /></div><table><caption>TCP TBT5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1 of USB Type-C TBT Specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between processor and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 25 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to "Switching VR Circuit Guidelines" in the "General Design Considerations" section as well as Technical White Paper Doc#:Â  726825</td></tr><tr><td>Dual-stripline routing recommendation</td><td>Dual-stripline routings refer to "General Dual-Stripline Support" section.  When routing orthogonal or with angle on top of TBT5 DSL tlines, allow maximum of 3 aggressor pairs to route over 1 DSL routing victim pair.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50 â„¦ single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50 â„¦ single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>TCP TBT5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="8E9EE75E-D950-4176-BA8F-B04E205EA606"><h2>TCP TBT5 Retimer Topology</h2><div><div>TCP TBT5 Retimer Topology Diagram</div><image src="assets/images/4DF9E555-AEEC-4FB0-8F98-5E6338390707.png" class="contentImage" /></div><table><caption>TCP TBT5 Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="60724ED4-9D01-4AC5-99B3-E1F7D7CE19C2"><h2>Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2 mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 190</p><p>Max Length Total Note: BO+M1+M2 = 190mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 223 mm).</p></section><section id="A29A5FE6-60F6-438C-A3F6-F84F54C38CDD"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2 mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>195</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 195</p><p>Max Length Total Note: BO+M1+M2=195mm. T4 10L Premium Mid Loss (PML): If more than 90% routing is Stripline the maximum length can be extended to 225 mm (M1+M2 = 223 mm). T3 10L Premium Mid Loss (PML): If more than 90% is routing is Stripline or Dual stripline, the maximum total length can be extended up to 240 mm (M1+M2 = 238 mm).</p></section><section id="7991A2C7-E151-4E73-9371-B154B779CEDB"><h2>Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer Topology Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2 mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 190</p><p>Max Length Total Note: BO+M1+M2=190mm. If more than 90% of the routing is Stripline or Dual-stripline, the maximum total length can be extended to 225 mm (M1 + M2 = 223 mm).</p></section><section id="994BFFE9-B19F-4F0F-8A21-C004B6788C66"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="89E398F7-0A21-437B-AFB5-CCB4C1CC7E50"><h2>TCP TBT5 Retimer with Internal Cable Topology</h2><div><div>TCP TBT5 Retimer with Internal Cable Topology Diagram</div><image src="assets/images/C17F72FD-2AAA-4423-8E33-7B93ABE791E6.png" class="contentImage" /></div><div><div>FPC Connector Reqirement</div><image src="assets/images/A846B167-BA23-4083-97CB-6C7360300535.jpg" class="contentImage" /></div><table><caption>TCP TBT5 Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="9EA60F1C-AEAA-496E-897E-EF5483C90851"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>110</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>Cable</td><td>Cable</td><td>101.6</td><td>Assumes an FPC cable assembly with approximately 6.4 dB insertion loss at the Nyquist frequency. Refer to the diagram for preliminary FPC connector requirements.</td></tr></table><p>Max Length Total (mm): 110</p><p>Max Length Total Note: BO+M1+M2+M3=110mm. Max length not including cable.</p></section><section id="5B0E8B77-1E9B-4F6B-82CB-509203B3B49F"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="5D019D3B-B00A-4954-B7BD-2E52D2C04FF6"><h2>TCP TBT5 Cascaded Retimer Topology</h2><div><div>TCP TBT5 Cascaded Retimer Topology Diagram</div><image src="assets/images/2DFCDA11-A046-4084-AB1E-DF93A2CE8B48.png" class="contentImage" /></div><table><caption>TCP TBT5 Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="D36601AA-B421-458B-8AAD-2B8B23865EC4"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3+M4</td><td>MS, DSL, SL</td><td>190</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: For Premium Mid Loss (PML) T3 stack up able to extend the length to 390mm. Premium Mid Loss T4 and Thin PCB need to meet the length in table above.</p></section><section id="2FD92481-01DA-4CD5-8AC8-EF41080FC013"><h2>Rx,Tx, Post-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M5+M6+M7</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="B8036E22-9543-4898-9E5C-22A5F57C831B"><h2>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</h2><div><div>TCP TBT5 Retimer M.2 Modular Topology Diagram</div><image src="assets/images/FD05546F-AF5D-431C-AA17-997AB7D9C526.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kâ„¦ Â± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 â„¦ Â± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 â„¦ Â± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 â„¦ Â± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 â„¦ Â± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table></section><section id="50628648-65FF-4DB3-BD6D-11182EBB2B19"><h2>Rx,Tx, Pre-Channel</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>165</td><td>Length with HVM variation</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td /></tr></table><p>Max Length Total (mm): 187</p><p>Max Length Total Note: Please provide RVP stackup for RVP max total length calculation</p></section><section id="CAF7B019-2043-4A53-A70E-FD05D66EB48E"><h2>UFS 4.0</h2><p>Description: UFS in NVL support Gear5 data rate.</p><table><caption>UFS 4.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 254 um for both Tx and Rx signal pairs.</td></tr><tr><td>Component size requirement ( CMC)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>UFS 4.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="17A9B9A7-B388-4C35-9882-56AA2182A8C4"><h2>UFS 4.0 Gear 5 Device Down Topology</h2><div><div>UFS 4.0 Gear 5 Device Down Topology Diagram</div><image src="assets/images/46E3D698-DD39-475D-BA66-4501F75B234E.png" class="contentImage" /></div><table><caption>UFS 4.0 Gear 5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground recommended.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>TX, RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="E54BC7AA-460F-4989-AB7C-BFA40A483C47"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>UFS 4.0 Gear 5 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td>127</td><td>Max length is BO+M1+M2 â‰¤ 127 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Max length is BO+M1+M2 â‰¤ 127 mm</p></section><section id="A1A08BFD-72C5-432E-88DC-D4FFF053A2B8"><h2>UFS 4.0 Gear 4 Device Down Topology</h2><div><div>UFS4.0 Gear 4 Device Down Topology</div><image src="assets/images/796B453C-DBC1-4D06-B06F-075948AE97ED.jpg" class="contentImage" /></div><table><caption>UFS 4.0 Gear 4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground recommended.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX, RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="6946104A-EE2F-4351-BBA6-A30097DE1128"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>UFS 4.0 Gear 4 Device Down Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td>150</td><td>Max length is BO+M1+M2+M3 â‰¤ 150 mm</td></tr><tr><td>M2+M3</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 150</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 â‰¤ 150 mm</p></section><section id="6B8F6E34-F995-460E-9100-27032CFCAB4E"><h2>(Internal Validation) UFS 4.0 Gear 5 M.2 Topology</h2><div><div>UFS4.0 Gear5 M.2 Topology Diagram</div><image src="assets/images/A6E7C592-18EC-414E-BC3D-269E8F8F63D6.png" class="contentImage" /></div><table><caption>(Internal Validation) UFS 4.0 Gear 5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A09666D9-E605-4FAA-8B14-A6B71DB403D9"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS 4.0 Gear 5 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td>1016</td><td>Max length is BO+M1+M2 â‰¤ 101.6 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: Max length not including add in card. Max length is BO+M1+M2 â‰¤ 101.6 mm</p></section><section id="2BDD2C3A-4901-4421-868F-68A1703C7980"><h2>(Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</h2><div><div>UFS 4.0 Gear 5 M.2 Redriver Topology Diagram</div><image src="assets/images/82434BDD-A663-41DA-A76D-AF97FBB3845A.jpg" class="contentImage" /></div><table><caption>(Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Unstuffed by default (internal RVP EMC concern only).</td></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Redriver</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Inductor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Redriver</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="03308E29-853B-41A5-84E7-56F47FF1DE12"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td>101.6</td><td>BO+M1+M2 : Pre-Channel â‰¤101.6</td></tr><tr><td>M2</td><td>MS, SL</td><td>5</td><td /></tr><tr><td>M3 + M4</td><td>MS, SL</td><td>50.8</td><td>Post-Channel â‰¤ 50.8</td></tr></table><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 152.4mm include Pre and Post Channel. Refer segment length table for Pre and Post Length details</p></section><section id="3BC61CA5-F24D-40B9-A8FC-D95E8755CF8C"><h2>USB 3.2 Gen 1</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB 3.2 Stub Requirement</div><image src="assets/images/ACF8232B-3839-46EB-BA22-649480AD4827.png" class="contentImage" /></div><div><div>USB 3.2 Component Routing Requirement</div><image src="assets/images/F6EB0FDE-6F94-459E-AF0D-82DE225D2161.png" class="contentImage" /></div><div><div>USB 3.2 Component Pad Voiding Requirement</div><image src="assets/images/B977C07F-08C6-4936-BACA-5903503EA88E.png" class="contentImage" /></div><div><div>USB 3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/27D4DA91-09AB-4B94-93EA-D34EF6434C22.png" class="contentImage" /></div><div><div>USB 3.2 Signals to PTH Transition Requirement</div><image src="assets/images/894E5864-5A1A-4157-A2F9-17F3279015B3.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 1 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB 3.2 Gen 1 &amp; Gen 2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kâ„¦ Â± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>USB 3.2 Gen 1 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="A366982A-08DC-4CDB-90DC-EF8B36F4B418"><h2>USB 3.2 Gen 1x1 Type-A External Topology</h2><div><div>USB 3.2 Gen 1x1 Type-A External Topology Diagram</div><image src="assets/images/AB8332D2-FA87-4EC1-BC86-4A6E717C4378.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="2B617ECF-AA32-44A1-B7DF-836D2ED548A3"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 Type-A External Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228</td><td>BO+M1+M2+M3+M4+M5 = 228mm</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td><td /></tr></table><p>Max Length Total (mm): 228</p></section><section id="DB9818A1-04A7-40F6-B620-DE8AB322643B"><h2>USB 3.2 Gen 1x1 Type-A Internal Cable Topology</h2><div><div>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/E1297A52-C0A5-4326-9073-6D81679A4E7E.JPG" class="contentImage" /></div><table><caption>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Inductor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3+M4+M5</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>Via3</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="EF68C66A-20C1-4E48-AF34-CD63E501924E"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>132.3</td><td>BO+M1+M2+M3+M4+M5+M6 = 132.3</td></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>50.8</td><td /></tr></table><p>Max Length Total (mm): 132.3</p></section><section id="8E9CD756-4C1B-4E90-B9E4-CBDCF64ABBC9"><h2>USB 3.2 Gen 1x1 M.2 Topology</h2><div><div>USB 3.2 Gen 1x1 M.2 Topology Diagram</div><image src="assets/images/D40DCDA6-25B6-448E-A820-E20955EEA104.JPG" class="contentImage" /></div><table><caption>USB 3.2 Gen 1x1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="ECEE5E99-76AF-483C-B408-9BD001EE2457"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 M.2 Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228</td><td>BO+M1+M2+M3+M4+M5 = 228mm</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td><td /></tr></table><p>Max Length Total (mm): 228</p></section><section id="6578CE32-660F-44E7-A395-EAA1E0DE32D2"><h2>(Internal Only) USB 3.2 Gen 1x1 Traditional Docking Topology</h2><div><div>USB 3.2 Gen 1x1 Traditional Docking Topology Diagram</div><image src="assets/images/63191DDA-6A5E-4FB6-9222-3D3D5C57E31E.JPG" class="contentImage" /></div></section><section id="0674C56A-628D-4B48-B123-38DC3EB05DAF"><h2>USB 3.2 Gen 2</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB 3.2 Stub Requirement</div><image src="assets/images/7D8E9C69-69C6-4338-95BE-42E364865FE3.png" class="contentImage" /></div><div><div>USB 3.2 Component Routing Requirement</div><image src="assets/images/4713A7E2-1FEC-44CB-8F99-B87A63DB6A09.png" class="contentImage" /></div><div><div>USB 3.2 Component Pad Voiding Requirement</div><image src="assets/images/AEBE6E2E-BC8A-4EBF-97BE-64503B28B984.png" class="contentImage" /></div><div><div>USB 3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/F1F04751-18E2-4F99-AA9C-A6DA7A735754.png" class="contentImage" /></div><div><div>USB 3.2 Signals to PTH Transition Requirement</div><image src="assets/images/728E9F13-1B9D-4E57-B0A6-7022814BD7C7.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB 3.2 Gen 1 &amp; Gen 2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kâ„¦ Â± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>USB 3.2 Gen 2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="975E634D-33E9-4968-9DA7-670BA628DE11"><h2>USB 3.2 Gen 2x1 Type-A External Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A External Topology Diagram</div><image src="assets/images/29B61E25-645F-4248-8AA4-A93E0E5C9A25.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="D75FE8C3-204F-40D2-818A-14FADEA2D286"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1 Type-A External Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td><td>BO+M1+M2+M3+M4+M5 = 101.6mm</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td><td /></tr></table><p>Max Length Total (mm): 101.6</p></section><section id="1970445B-8CD8-490A-B253-527E1BC93726"><h2>USB 3.2 Gen 2x1 Type-A External With Retimer Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Diagram</div><image src="assets/images/3263C59B-096A-49F2-BDBB-9B0E73D9ECB6.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/DE5BE508-C28B-4E0C-B1A2-83A2FEA98C77.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>CMC</td><td>Inductor</td><td>18</td><td>19</td></tr><tr><td>M9</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>ESD</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>Via6</td><td>Via</td><td>21</td><td>22</td></tr><tr><td>M10</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>23</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M11</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via6</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M12</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table></section><section id="D21F2876-6464-4720-BD19-51EE276B4924"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="88B682DA-5968-460B-B487-DD470DA05972"><h2>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/F9ADADA8-65B5-4A28-9BFF-0768BD44D13D.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/C5F2F805-49F4-46D3-B448-FC255D482653.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CMC</td><td>Inductor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M9</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="86FBC99D-149F-4A1E-A201-C21F1560E273"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="4DBA4475-F507-406A-B9AD-A5BFC98D209C"><h2>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/C4590B9E-D8C4-49A4-87B9-DE15917D5351.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/524D1A98-5ADD-4000-B19B-2519F7E482E3.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td>Inductor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via3</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M10</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="113FA166-BDCD-4376-9FE3-482E3C5FBC5D"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="8605B25E-1F4F-4FC6-AF41-062045FFC725"><h2>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/0F829E7D-0BB3-413D-AFE8-2F37322DD6D8.jpg" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/D6135ED6-8F2B-422A-9BA8-BDE20BA5FA64.png" class="contentImage" /></div><table><caption>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel processor. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the processor.</td></tr><tr><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table></section><section id="E3362809-82F8-4E01-9A9D-13ACA9659B59"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>178.2</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>*Total Pre Channel Length 8 inches. BO+M1+M2+M3 IL @ 5 GHz &lt; 12 dB and IL @ 5 GHz &gt; 6 dB</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50.8</td><td>*Total Post Channel Length 2 inches. Recommended Post Channel Length is 1.5 inches</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="8978416F-DAD5-47AB-B477-AF90EBE522EE"><h2>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/4260C641-06B2-41F7-B72B-0677E17B8B28.png" class="contentImage" /></div><table><caption>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly with low insertion loss of ~1 dB @ 5.0 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table></section><section id="797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84"><h2>Rx,Tx</h2><p>Category: None</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>DSL, SL</td><td>20.8</td><td>This assumes internal cable assembly with low loss ~1dB @ 5.0 GHz.</td></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 50.8</p></section><section id="6600E369-74F1-4D95-83A1-5EDCD2007D2F"><h2>HDMI (Post-Channel)</h2><table><caption>HDMI (Post-Channel) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="D434D959-B867-4BAC-8761-B977F0694814"><h2>TCP TBT5 (Post-Channel)</h2><table><caption>TCP TBT5 (Post-Channel) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="96E34C31-FEF0-4CC5-B123-4F622FE9101D"><h2>CLINK</h2></section><section id="5939CA50-3375-4DC2-8FFB-E7702E015434"><h2>CLINK 1-Load (Add-In Card) Topology</h2><div><div>CLINK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/A28242BA-4A91-4F41-860A-1D54E6E1E00E.jpg" class="contentImage" /></div><table><caption>CLINK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum trace DC resistance </td><td>14 â„¦</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>CL_CLK, CL_DATA, CL_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>5</td><td>Total Channel</td></tr><tr><td>Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="5028E084-489E-4F54-BCCA-E7F16CCDF4E5"><h2>Segment Lengths</h2><table><caption>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td><td /></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><h2>CNVi BRI and RGI</h2></section><section id="5C146794-666B-4814-87DF-B95C9F384327"><h2>CNVi BRI and RGI 1-Load Topology</h2><div><div>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</div><image src="assets/images/8A74557E-5CEF-4390-A923-076828499574.jpg" class="contentImage" /></div><div><div>CNVi BRI and RGI 1-Load Module Down Topology Diagram</div><image src="assets/images/421CF5CE-BAE6-437B-861A-02646FD86F7A.jpg" class="contentImage" /></div><table><caption>CNVi BRI and RGI 1-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max frequency</td><td>40 MHz</td></tr><tr><td>M4 (BRI_RSP)</td><td>For microstrip and stripline routing only on platform, the total main board trace length can be extended up to 253.7 mm.
For that, it is recommended to implement M4 &lt; 228.3 mm (max). </td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended for microstrip line.
[2] Dual continuous GND is recommended for strip line.
[3] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[4] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 â„¦ Â± 5% for max total length â‰¥ 25.4 mm.
To be placed 12.7 mm (can be extended to 25.4 mm) from the processor for CNV_BRI_DT and CNV_RGI_DT signal.</td></tr><tr><td>R2 (RGI)</td><td>For Wi-Fi 7 BE201, Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 â„¦ Â± 5% for max total length â‰¥ 25.4 mm.
To be placed 12.7 mm from the connector for CNV_RGI_RSP signal.</td></tr><tr><td>R2 (BRI)</td><td>For Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 â„¦ Â± 5% for max total length â‰¥ 25.4 mm. 

For Wi-Fi 7 BE201;
[1] 10 â„¦ Â± 5% for max total length â‰¥ 101.6 mm
[2] 27 â„¦ Â± 5% for max total length &lt; 101.6 mm 

To be placed 12.7 mm from the connector for CNV_BRI_RSP signal.</td></tr><tr><td>Length restriction for full Dual Stripline routing</td><td>M1 + M2 = 63.5 mm (max). 
M3 + M4 = 63.5 mm (max). </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Signal name/ list</td><td>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="72798BCF-B910-472D-8F86-C59D96915EDF"><h2>Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 254</p></section><section id="23269C96-0ADD-4D91-B939-E72D23C791D0"><h2>Segment Lengths for BRI_RSP signal</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_RSP signal Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>152.4</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: For routing involving DSL, it need to limit to 177.8 mm max total length. For routing with MS and SL, it can be extended up to 254 mm max total length.</p></section><section id="93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><h2>DMIC</h2></section><section id="42C1139C-0546-4119-B564-C7ADD1317A1C"><h2>DMIC 2-Load Branch Topology</h2><div><div>DMIC 2-Load Branch CLK Topology Diagram</div><image src="assets/images/B9A20B61-F5CB-4B06-8F0E-BB8F38136BEA.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Branch DATA Topology Diagram</div><image src="assets/images/8BFF4FD1-3250-40A8-A848-AE4954DC2636.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Branch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 â„¦ and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the processor, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 â„¦.
[1] R2 is recommended to be placed immediate after the branches.
[2] If the branches not immediately split after connector, please follow rule [1].</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch</td><td>Branch 1 and branch 2 need to be length matched within 2.54 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D: 40 â„¦.
[2] GPP_S: 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1], DMICA_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="DD0DD130-119E-43DE-BEA7-4A5E7B4D48E3"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>127</td></tr><tr><td>M_cable</td><td>Cable</td><td>508</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 901.7 mm;â€‹  2) Total topology length = 1028.7 mm.</p></section><section id="9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1"><h2>DMIC 2-Load Daisy Topology</h2><div><div>DMIC 2-Load Daisy CLK Topology Diagram</div><image src="assets/images/AC5E6F73-1964-4BE2-B399-10AA61F52D5F.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Daisy DATA Topology Diagram</div><image src="assets/images/2F2EE776-327F-4F04-9785-6C5B4D9BDA0F.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Daisy Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 â„¦ and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the processor, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 â„¦.
R2 is recommended to be placed immediate after the branches from connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D: 40 â„¦.
[2] GPP_S: 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1], DMICA_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>GND</td><td>Ground</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="995F09D8-BAEE-427A-BA9B-66F6CCC801C8"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Daisy Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_cable_1</td><td>Cable</td><td>524</td></tr><tr><td>M_cable_2</td><td>Cable</td><td>101</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 901.7 mm;â€‹  2) Total topology length = 911.7 mm.</p></section><section id="46F5E08E-4745-451D-9D8A-7A2EE9A014DC"><h2>eSPI</h2></section><section id="562C49F8-D054-4DBF-89E1-922F7A8EC4DD"><h2>eSPI 1-Load (Device Down) Topology</h2><div><div>eSPI 1-Load (Device Down) Topology Diagram</div><image src="assets/images/B75B5C62-E8F9-42BF-BC92-FE6C7E8D0A42.jpg" class="contentImage" /></div><table><caption>eSPI 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>30 Î© Â± 5% on ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>[1] 0.125 mm for MS and SL Tline Type
[2] 0.250 mm for DSL Tline Type</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor Buffer drive strength</td><td>33 Î©</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#, ESPI_ALERT0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="17DC1F45-D5B1-40E7-BD24-08016FD5773C"><h2>Segment Lengths</h2><table><caption>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 63.5</p><p>Min Length Total Note: BO + M1 + M2 &gt; 63.5 mm</p><p>Max Length Total (mm): 215.9</p></section><section id="FCEA46E4-D98E-42C4-B6D9-CEE702B2FEBC"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</h2><div><div>eSPI 2-Load Branch (Device Down) Topology Diagram</div><image src="assets/images/4AFEB9AF-0404-4537-9146-998D6C334D22.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: SIO at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 â„¦ placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 â„¦ Â± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 â„¦ Â± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>Processor buffer drive strength</td><td>33 Î©.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>[1] 0.125 mm for MS and SL Tline Type
[2] 0.250 mm for DSL Tline Type</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="868B360F-D3AB-4FC8-ABCD-2E57439CC658"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between processor to EC (50 MHz) or device 1 = 88.9 mm;â€‹  2) Min length between processor to SIO (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 215.9</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 215.9 mm;â€‹  2) Total topology length = 279.4 mm</p></section><section id="3C96E228-587D-44D8-B948-9E2C9F2F7E85"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</h2><div><div>eSPI 2-Load Branch (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/C35BA0C1-B63B-4AA2-A5C9-45C3048EBB28.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: eSPI Header or Connector at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 â„¦ placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 â„¦ Â± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 â„¦ Â± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>Processor Buffer drive strength</td><td>33 Î©</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>[1] 0.125 mm for MS and SL Tline Type
[2] 0.250 mm for DSL Tline Type</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#, ESPI_ALERT0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE  1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONNECTOR</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>DEVICE 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="906D961A-8A13-4666-9D46-314149F32778"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between processor to EC (50 MHz) or device 1 = 88.9 mm;â€‹  2) Min length between processor to eSPI Header or Connector (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 215.9</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 215.9 mm;â€‹  2) Total topology length = 279.4 mm</p></section><section id="5952814C-701D-42E6-B650-C13419B47127"><h2>GSPI</h2></section><section id="BC27A538-A8F5-4C26-A79C-82E50419824B"><h2>GSPI 1-Load (Add-In Card) Topology</h2><div><div>GSPI 1-Load (Add-In-Card) Topology Diagram</div><image src="assets/images/F99EF8E5-36EA-43D7-BBA3-1C904596894C.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 â„¦ placeholder.
To be placed on GSPI[0:2]_CLK, GSPI[0:1]A_CLK, GSPI[0:2]_MOSI and GSPI[0:1]A_MOSI.</td></tr><tr><td>R2</td><td>22 â„¦ Â± 5%.
To be placed on GSPI[0:2]_MISO and GSPI[0:1]A_MISO.</td></tr><tr><td>Device AC electrical and timing characteristics </td><td>[1] Impedance: 50 â„¦ to 100 â„¦.
[2] 0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.
[3] 1.6 pF â‰¤ input capacitance, Cin â‰¤ 1.75 pF. 
[4] Data input setup time &lt; 9 ns.
[5] Data input hold time &lt; 5 ns.
[6] 0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:2]_CLK, GSPI[0:2]_MISO, GSPI[0:2]_MOSI, GSPI[0:2]_CS0#, GSPI[0:1]A_CLK, GSPI[0:1]A_MOSI, GSPI[0:1]A_MISO, GSPI[0:1]A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="93C492F3-F547-4B52-AB49-7C52D46302F9"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>114.3</td><td>M2 can support up to 190.5mm but the frequency needs to be reduced to 20MHz only. M2 length should comprise of M2+AIC lengths.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: Total length can be further increased to 215.9 mm but the bus frequency needs to reduce to 20 MHz. </p></section><section id="007E723F-071E-4856-88F7-9E3B50FFCB25"><h2>GSPI 1-Load (for Touch Panel) Topology</h2><div><div>GSPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/EA172645-A818-4375-B20A-4C45A2CF5486.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12 MHz</td></tr><tr><td>R1</td><td>18 Î© Â± 5%.
To be placed 12.7 mm from the connector on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO,  GSPI0A_CLK, GSPI0A_MOSI, and GSPI0A_MISO.</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_cable</td><td>Cable</td><td>457.2</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 711.2</p></section><section id="25ECA2B6-B77F-4C86-8CAC-4A927E8AA5E0"><h2>HDA</h2></section><section id="5396A5EA-CE58-4045-A413-95399BABB32A"><h2>HDA 1-Load (Device Down) Topology</h2><div><div>HDA 1-Load (Device Down) Topology Diagram</div><image src="assets/images/32ADAAA9-D156-4A48-A077-4C56697ECA3E.jpg" class="contentImage" /></div><table><caption>HDA 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
Recommended to be placed 12.7 mm from the processor, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 â„¦ Â± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M3</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M4</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9D914BF2-6C0F-4921-A614-1475847843B0"><h2>Segment Lengths</h2><table><caption>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>329.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>342.3</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 367.7</p></section><section id="670343DE-857B-4283-A864-05C870A9D9ED"><h2>[For Internal Validation] HDA 1-Load (Add-In Card) Topology</h2><div><div>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/C9CE9736-C3B6-49CC-BFF1-27FD03DFA573.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>10 â„¦ Â± 10%.
Recommended to be placed 12.7 mm from processor, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 â„¦ Â± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>33 â„¦. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B919F519-4EC5-455B-A06C-D06D32087D6F"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>284.6</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td /><td>M3 is dependent on the AIC. For ALC274 AIC &lt; 38.1 mm; Gen3 AIC &lt; 355.6 mm; Gen4 AIC &lt; 177.8 mm.</td></tr><tr><td>M_Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 551.3</p><p>Max Length Total Note: 1) Total max length to ALC274 AIC = 551.3 mm; 2) Total max length to Gen3 AIC = 868.8 mm; 3) Total max length to Gen4 AIC = 691 mm.</p></section><section id="A1462881-9F0A-441D-ABB1-021058F35EA0"><h2>I2C</h2><table><caption>I2C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85âˆšÑ”r / Zo pF, Ñ”r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per I2C device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] Processor pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="338E9A97-F95C-4E7B-9529-26BCE46FC175"><h2>I2C Topology</h2><table><caption>I2C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 â„¦ to 70 â„¦.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals â‰¤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>Â± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 â„¦ per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-H_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="81353575-AFF4-404E-A422-BB852877A0C7"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>4.7 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 200 pF</td><td>2.2 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 300 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 400 pF</td><td>1.2 kâ„¦</td><td>100 â„¦</td></tr></table></section><section id="D1271F2B-664E-496C-BC4C-608958C28549"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.3 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td></tr><tr><td>70 pF to 200 pF</td><td>820 â„¦</td><td>100 â„¦</td></tr><tr><td>70 pF to 400 pF</td><td>620 â„¦</td><td>100 â„¦</td></tr></table></section><section id="A056E8B6-F8C3-4A1A-BD7B-FD891949B84B"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.2 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>680 â„¦</td><td>100 â„¦</td></tr><tr><td>60 pF to 300 pF</td><td>300 â„¦</td><td>50 â„¦</td></tr></table></section><section id="937866DF-6AF0-413D-AE46-0B779E54BBFA"><h2>I2C High Speed Mode (1.7 MHz) - SCL</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>45 pF to 80 pF</td><td>1 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>75 pF to 165 pF</td><td>470 â„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>130 pF to 210 pF</td><td>360 â„¦</td><td>50 â„¦</td><td>None</td></tr><tr><td>200 pF to 250 pF</td><td>300 â„¦</td><td>50 â„¦</td><td>None</td></tr><tr><td>235 pF to 265 pF</td><td>470 â„¦</td><td>50 â„¦</td><td>010</td></tr><tr><td>263 pF to 310 pF</td><td>470 â„¦</td><td>50 â„¦</td><td>011</td></tr><tr><td>300 pF to 350 pF</td><td>470 â„¦</td><td>50 â„¦</td><td>100</td></tr><tr><td>335 pF to 400 pF</td><td>470 â„¦</td><td>50 â„¦</td><td>110</td></tr></table></section><section id="1CA5B357-F21D-404C-A227-ED85C631A0DC"><h2>I2C High Speed Mode (1.7 MHz) - SDA</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.8 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>45 pF to 100 pF</td><td>1.2 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>50 pF to 165 pF</td><td>910 â„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>130 pF to 350 pF</td><td>430 â„¦</td><td>50 â„¦</td><td>None</td></tr><tr><td>95 pF to 400 pF</td><td>360 â„¦</td><td>50 â„¦</td><td>None</td></tr></table></section><section id="E9216D94-D36F-4A6B-8136-BD9D43C49E7C"><h2>I2C High Speed Mode (3.4 MHz) - SCL</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>750 â„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>40 pF to 70 pF</td><td>560 â„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>390 â„¦</td><td>50 â„¦</td><td>None</td></tr></table></section><section id="0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8"><h2>I2C High Speed Mode (3.4 MHz) - SDA</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>45 pF to 70 pF</td><td>1 kâ„¦</td><td>100 â„¦</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>750 â„¦</td><td>50 â„¦</td><td>None</td></tr></table></section><section id="782F5319-2D5D-48F3-A27F-CE8172D19344"><h2>I2C for DDR5 SPD Topology</h2><table><caption>I2C for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 â„¦ to 70 â„¦.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals â‰¤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>Â± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 â„¦ per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-H_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="0EE9299E-CA48-4B83-B29A-A854C10C04E9"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>4.7 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 200 pF</td><td>2.7 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 300 pF</td><td>1.8 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 400 pF</td><td>1.5 kâ„¦</td><td>50 â„¦</td></tr></table></section><section id="DCB0ED5D-6388-4707-AB3E-06A6B5A771D3"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 kâ„¦</td><td>100 â„¦</td></tr><tr><td>45 pF to 100 pF</td><td>2.7 kâ„¦</td><td>100 â„¦</td></tr><tr><td>85 pF to 250 pF</td><td>1.2 kâ„¦</td><td>50 â„¦</td></tr></table></section><section id="17FC82B8-22E6-4900-9282-77DAC270FC3A"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 115 pF</td><td>1 kâ„¦</td><td>50 â„¦</td></tr></table></section><section id="DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><h2>I2S</h2><table><caption>I2S General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Host/ device mode terminology</td><td>Host Mode refers to the mode where the clock is driven by Intel processor.
Device Mode refers to the mode where the clock is driven by external device.</td></tr></table></section><section id="F701D825-694D-4FBC-B4F4-1F366CC4AEE6"><h2>I2S Host Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Host Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/EF60A4B4-B8B5-4E37-AD5D-F4BFE7F5F6E9.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 â„¦ Â± 5%
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="2F32E581-DCF5-4C28-AB98-313D78B520B8"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>355.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1= 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="BA075356-C43B-47E0-B127-0C8D0E6860B5"><h2>I2S Host Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/FC60BFD1-55DD-4246-9242-F7262DE828C0.jpg" class="contentImage" /></div><div><div>I2S Signal Ganging with CNVi GPIO Topology Diagram</div><image src="assets/images/E012BCC8-AB68-4AB9-8345-94807E9F8A2A.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>R3 (applicable to I2S to discrete CNV module topology only)</td><td>1k â„¦.
Used for ganging I2S signals with CNVi GPIO signals.
Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </td></tr><tr><td>Additional guidelines for I2S to discrete CNV module topology</td><td>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:
     - I2S_SFRM with RF_RESET_B
     - I2S_TXD with CLKREQ
[2] A 1k â„¦ resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. 
[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.
[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>6</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Connector</td><td>Device</td><td>3</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>5</td></tr><tr><td>R3</td><td>Resistor</td><td>5</td><td>2</td></tr></table></section><section id="8FA5E6CD-9853-465F-B2CA-4FB305465D76"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>355.6</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>330.2</td><td /></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td /><td>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="83297899-44AE-4C5D-97CD-9515D9DF98E9"><h2>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/7B30E613-2A36-4C0E-80EA-3F7417BBD1AB.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 â„¦ Â± 5%.
Recommended to be placed 12.7mm from processor, but can be extended to 50.8mm maximum if required. The length of Breakout (BO) section is still 12.7mm.</td></tr><tr><td>R2</td><td>33 Î© Â± 5%.
Recommended to be placed 12.7 mm from the connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>342.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>152.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 + M_Cable + M2 = 50.8 mm, Rx: BO + M1 + M_Cable + M3 + M4 = 50.8 mm.</p><p>Max Length Total (mm): 533.4</p></section><section id="E234101D-6C33-485F-91B0-8011F2D44BE7"><h2>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/28D7F5A4-991A-4ED2-B622-EACF9EA2D0AE.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 47 â„¦ Â± 10%.
[2] GPP_S (I2S1/ I2S2): 0 â„¦ placeholder.
Recommended to be placed 25.4 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="1B5962F6-716E-4F90-8A96-D2522D7A875E"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>279.4</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 + M_Cable + M2 = 50.8 mm, Rx: BO + M1 + M_Cable + M3 + M4 = 50.8 mm.</p><p>Max Length Total (mm): 368.3</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 368.3 mm; 2)Total topology length = 406.4 mm.</p></section><section id="BC9F3A1C-154E-4FB7-A012-1E5906A5F30E"><h2>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 4-load Daisy Chain (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/A46E15F2-EFE6-4C64-B833-446AC2F0D282.png" class="contentImage" /></div><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 56 â„¦ Â± 10%.
[2] GPP_S (I2S1/ I2S2): 0 â„¦ placeholder.
Recommended to be placed 25.4 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 â„¦ Â± 10%.
Recommended to be placed 12.7 mm from the device.</td></tr><tr><td>Max frequency</td><td>6.144 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>279.4</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 + M_Cable + M2 = 50.8 mm, Rx: BO + M1 + M_Cable + M3 + M4 = 50.8 mm.</p><p>Max Length Total (mm): 495.3</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 495.3 mm; 2) Total topology length = 571.5 mm. </p></section><section id="830BFB53-0AC0-433E-8E29-BACB7D089A43"><h2>I2S Device Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Device Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/D883DD0C-6C27-4D88-81CC-FABE6B384B74.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder.
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="3912AEAF-6044-4260-B33F-B94AD9C8BCF6"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>215.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>203.2</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="C5BC3FAA-C1DE-4815-98B6-576315D3A614"><h2>I2S Device Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Device Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/F9E68B5C-BF85-4A74-81D8-7D249015B599.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder.
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 â„¦ Â± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>[1] GPP_D (I2S0): 50 â„¦.
[2] GPP_S (I2S1/ I2S2): 50 â„¦, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9979D283-B6FE-4306-BEFB-3A92922A746A"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.5</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="C0DEECE9-C663-42AE-935E-AF74FDDC0749"><h2>I2S MCLK: 1-Load (Add-In Card) Topology</h2><div><div>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/76DD67A0-1EAC-4301-BAC2-8145A23E20A1.jpg" class="contentImage" /></div><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 â„¦ Â± 5%. 
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦.</td></tr><tr><td>Signal name/ list</td><td>I2S_MCLK1_OUT</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="6DF1D426-224C-447C-AE4C-3B9F2C846D46"><h2>Segment Lengths</h2><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><h2>I3C</h2></section><section id="FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D"><h2>I3C 1-Island (Device Down) Topology</h2><div><div>I3C 1-Island (Device Down) Topology Diagram</div><image src="assets/images/82577E62-3F6C-4F0B-831A-DDDD6243C3EB.png" class="contentImage" /></div><table><caption>I3C 1-Island (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, routing should follow I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 1016 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Islandâ€™ refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kâ„¦.</td></tr><tr><td>R1</td><td>20 â„¦.
Placed within 25.4 mm distance from processor.</td></tr><tr><td>CPU TX timing register configuration</td><td>SDA_TX_HOLD = 0x2</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Max device buffer driver strength</td><td>90 â„¦</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Island</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="EF3BC090-CE7D-434B-A8E3-D69F84CD8E72"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>990.6</td></tr></table><p>Max Length Total (mm): 1016</p></section><section id="EE72F572-07CC-4D79-80F0-F785674E268F"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>533.4</td></tr></table><p>Max Length Total (mm): 558.8</p></section><section id="BB64CB9A-8424-49AE-9DF5-6399F82E44EB"><h2>I3C 2-Island Daisy Chain (Device Down) Topology</h2><div><div>I3C 2-Island Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/DDC47BC1-CEF2-40EA-B53C-D97499632910.png" class="contentImage" /></div><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, the routing needs to follow the I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 762 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>â€˜Islandâ€™ refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kâ„¦.</td></tr><tr><td>R1</td><td>20 â„¦.
Placed within 25.4 mm distance from processor.</td></tr><tr><td>R2</td><td>20 â„¦.
Placed within 25.4 mm distance to device.</td></tr><tr><td>CPU TX timing register configuration</td><td>SDA_TX_HOLD = 0x2</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 â„¦</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>7</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>8</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Island1</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>7</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Island2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B74D00C7-E0AC-4694-839B-29812AD73220"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 762 mm;â€‹  2) Total topology length = 787.4 mm.</p></section><section id="F98068C7-8152-44E8-ABD0-F1D22237608D"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 558.8</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 558.8 mm;â€‹  2) Total topology length = 584.2 mm.</p></section><section id="2E0125E2-C270-409E-BFF1-280E7A26467C"><h2>I3C 1-Load 10MHz (Device Down) Topology</h2><div><div>I3C 1-Load 10MHz (Device Down) Topology Diagram</div><image src="assets/images/298AA2C9-454E-4E6A-B018-03958D692C51.png" class="contentImage" /></div><table><caption>I3C 1-Load 10MHz (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 33 â„¦ Â± 5% for max total length &lt; 127 mm.
[2] 20 â„¦ Â± 5% for max total length â‰¥ 127mm. 

Placed within 25.4 mm distance from processor. </td></tr><tr><td>Rpu</td><td>1 kâ„¦.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>CPU TX timing register configuration</td><td>SDA_TX_HOLD = 0x2</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Max device buffer driver strength</td><td>90 â„¦</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="E8205DB6-B5C4-425F-8DDB-09C39749CFF7"><h2>Segment Lengths</h2><table><caption>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>355.6</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="7FC6C2E2-0088-4113-BD11-D0D7D306E1C7"><h2>[For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/39E0CA02-1997-4F93-B6FC-7FB6C1150206.png" class="contentImage" /></div><table><caption>[For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 â„¦. 
Placed within 25.4 mm distance from processor.</td></tr><tr><td>Rpu</td><td>1 kâ„¦.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>M_Cable electrical characteristic target</td><td>[1] 50 â„¦ Â± 5 â„¦. (including cable manufacturing tolerance).
[2] Max insertion loss: &gt; -0.7 5dB @ 200 MHz.
[3] Max return loss: &lt; -13 dB @ 200 MHz.</td></tr><tr><td>CPU TX timing register configuration</td><td>SDA_TX_HOLD = 0x2</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 â„¦</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>7</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Cable Connector</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3459D377-4177-4C21-9F72-EDB2879C6035"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>220</td></tr></table><p>Max Length Total (mm): 397.8</p></section><section id="77B45FC1-2C3E-4CA5-A6C8-45D101EA8446"><h2>ISH-SPI</h2></section><section id="EE9AB265-4F22-41E9-9E69-490CE893F65F"><h2>ISH-SPI 1-Load (Add-In Card) Topology</h2><div><div>ISH-SPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/7F26BE53-967F-466B-A434-94B12E19C22B.jpg" class="contentImage" /></div><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 â„¦ placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer drive strength</td><td>50 Î©</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>DEVICE</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>DEVICE</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="9920FEA9-098F-479C-8BD1-FE30E2D21FFF"><h2>Segment Lengths</h2><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>215.9</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="864618E6-097B-4860-99DA-74AA25F4686E"><h2>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</h2><p>Description: This is a request from RVP to support 1-Load over cabling topology with operating frequency max 16 MHz</p><div><div>ISH-SPI 1-Load (Add-In Card + Cable) Topology Diagram</div><image src="assets/images/23D76FA7-4072-4FD6-97DB-D28B4E5ABC2A.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>16 MHz</td></tr><tr><td>Device AC timing characteristics</td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>R1</td><td>0 â„¦ placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 â„¦ &lt; Impedance &lt; 62 â„¦</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer drive strength</td><td>50 Î©</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>7</td><td>8</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>15</td><td>16</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="0A952952-EF83-4A55-B48C-F4BEBE2BE8C4"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>292.1</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>304.8</td><td /></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Total length of 635 mm can be supported with bus frequency needs to limit to 16 MHz.</p></section><section id="93B885E4-3E55-468F-A23C-D56E449BB524"><h2>Imaging Clock</h2></section><section id="994605BC-ACB3-4856-982E-6F7059733BD9"><h2>Imaging Clock 1-Load (Add-In Card) Topology</h2><div><div>Imaging Clock 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/7BAAAE37-98C7-429C-ADD1-720E1C3BCCA5.jpg" class="contentImage" /></div><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device duty cycle spec</td><td>Input clock duty cycle spec of Â± 10% or above (example: Â± 15%).
Refer to vendor's datasheet for the device electrical spec. If the information is not published in the device datasheet, do contact the device vendor for more details.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 â„¦ Â± 5%.
Recommended to be placed 25.4 mm from the processor.</td></tr><tr><td>Max Length Segment</td><td>Max segment length for M1, M2 and M_cable are interchangeable as long as total max length M1 + M2 + M_cable is &lt; 393.7 mm.</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Processor buffer driver strength</td><td>33 â„¦. </td></tr><tr><td>Signal name/ list</td><td>IMGCLKOUT[0:2].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="8CBA9C82-7B52-4D3D-9C26-1510A86AF29A"><h2>Segment Lengths</h2><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M_Cable</td><td>Cable</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 406.4</p></section><section id="0F372AE0-7CB2-448D-8BDA-8837F14DFD0D"><h2>LSX</h2></section><section id="14842102-20A2-4DB5-9A0E-F56327882DD4"><h2>LSX 1-Load to Retimer (Device Down) Topology</h2><div><div>LSX 1-Load to Retimer (Device Down) Topology Diagram</div><image src="assets/images/5537D4EB-4021-40C9-8637-CB104F8B6089.jpg" class="contentImage" /></div><table><caption>LSX 1-Load to Retimer (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦. </td></tr><tr><td>Signal name/ list</td><td>TBT_LSX[0:2]_TXD, TBT_LSX[0:2]_RXD.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="CA999B26-1B3E-413F-9AB6-B4676A44422F"><h2>Segment Lengths</h2><table><caption>LSX 1-Load to Retimer (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 647.7</p></section><section id="3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><h2>Processor GPIO</h2></section><section id="BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029"><h2>Processor GPIO CMOS Buffer Type Topology</h2><div><div>Processor GPIO 1-Load Topology Diagram</div><image src="assets/images/34288167-C085-4C53-BF9B-F57141973BD6.jpg" class="contentImage" /></div><div><div>Processor GPIO Multi-Load Branch Topology Diagram</div><image src="assets/images/802ECEDD-1740-4B8A-AB58-0127EA81F2B1.jpg" class="contentImage" /></div><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/516F00FF-CB23-48B5-B8BE-606A63DBB59C.png" class="contentImage" /></div><div><div>Example of Strapping or Pull-up Resistor Calculation</div><image src="assets/images/99709454-E826-4243-8CCF-2B0FEED09875.png" class="contentImage" /></div><table><caption>Processor GPIO CMOS Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Total trace length</td><td>Total trace length options as below: 
[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or
[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or
[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</td></tr><tr><td>Strapping resistor, R_strap</td><td>20 kÎ© on need basis, for strapping purposes.
Resistor can be either pull-up or pull-down depending on strapping design.</td></tr><tr><td>Number of vias allowed</td><td>No restriction.</td></tr><tr><td>Reference plane</td><td>No restriction.</td></tr><tr><td>Note 1</td><td>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.
Refer to EDS or device datasheet for the requirement.</td></tr><tr><td>Note 2</td><td>Main route of Mn can start anywhere along M1 as long as the total length of each branch from processor to device is less than 177.8 mm.</td></tr><tr><td>Note 3</td><td>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</td></tr><tr><td>Note 4</td><td>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</td></tr><tr><td>Note 5</td><td>For processor input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</td></tr><tr><td>Note 6</td><td>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).
This is to prevent undesirable random system reset.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="CF93D2C8-3E66-4725-82CC-E2CF954EF8F7"><h2>Segment Lengths</h2><table><caption>Processor GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>177.6</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="F09AFCA5-A02C-4B5E-B3ED-5766D0491858"><h2>[For Internal Reference] Processor GPIO Open Drain Buffer Type Topology</h2><p>Description: Note: For internal reference only! Do not publish in external PDG!</p><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/6145E205-4468-40B2-AEDD-6C20021B33CB.jpg" class="contentImage" /></div><div><div>Example for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/1B8900AD-85E5-42B9-9549-9C2C6CFF211A.jpg" class="contentImage" /></div><table><caption>[For Internal Reference] Processor GPIO Open Drain Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>No length/ topology restriction.</td></tr><tr><td>Note 2</td><td>Pull-up resistor, Rpu can be calculated based on rise time requirement (refer to "Rise time and R_strap or Rpu calculation" section for details).
Rise time requirement may varies depending on device requirement (if any), refer to device data sheet.</td></tr><tr><td>Note 3</td><td>Intel input buffer does not have any rise/ fall time requirement.
For device TX open drain signal, refer to device's design guide or Intel reference schematic for pull-up resistor value.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="7209B02B-8A01-46F2-9342-FC69334388F8"><h2>SMLink</h2><table><caption>SMLink General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85âˆšÑ”r / Zo pF, Ñ”r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per SMLink device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] Processor pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="E1AA472A-AAF9-44CC-86BB-0CD5376FD921"><h2>SMLink Topology</h2><table><caption>SMLink Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 â„¦ to 70 â„¦.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals â‰¤ 100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>Â± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 â„¦ per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-H_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, SML0BCLK, SML0BDATA, SML0BALERT#, PSE_SMLCLK, PSE_SMLDATA, PSE_SMLALERT#, USBC-SMLCLK, USBC-SMLDATA.</td></tr></table></section><section id="31E03A88-A33D-4619-8199-25C9CB208EB9"><h2>SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>5.6 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>2.7 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 200 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 300 pF</td><td>1 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 400 pF</td><td>820 â„¦</td><td>100 â„¦</td></tr></table></section><section id="DB03AC89-A797-48D0-A1B8-25D65122D3BC"><h2>SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 kâ„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>1.5 kâ„¦</td><td>100 â„¦</td></tr><tr><td>75pF to 200 pF</td><td>560 â„¦</td><td>100 â„¦</td></tr><tr><td>85 pF to 300 pF</td><td>430 â„¦</td><td>50 â„¦</td></tr></table></section><section id="73FA5723-F9ED-4339-AC79-6690DF55E150"><h2>SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>820 â„¦</td><td>100 â„¦</td></tr><tr><td>Up to 100 pF</td><td>470 â„¦</td><td>100 â„¦</td></tr><tr><td>Up to 200 pF</td><td>270 â„¦</td><td>50 â„¦</td></tr></table></section><section id="74B01FB9-4B5F-4768-8F55-70D579D61ADD"><h2>SoundWire</h2></section><section id="1EE01F6A-A5F4-414B-91E7-61D85BC13CA6"><h2>SoundWire Large System: 1-Load (Add-In Card) Topology</h2><div><div>SoundWire Large System: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/4845FB57-9CA8-452B-98D5-35F31B2A7645.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Single-lane: Port #0, Port #1, Port #2, Port #3.
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 600 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

For total length â‰¥ 600 mm:  
[1] CLDS  = 6 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 56 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA0.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3], SNDW2A_DATA1.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="7064462C-5DCC-43F9-BB25-12CD7A2AD1E3"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>150</td></tr><tr><td>M_Cable</td><td>Cable</td><td>350</td></tr></table><p>Min Length Total (mm): 98.1</p><p>Max Length Total (mm): 812.7</p></section><section id="0105B275-D95D-4F52-A7C4-04F8FDAE196B"><h2>SoundWire Large System: 2-Load Star Topology</h2><div><div>SoundWire Large System: 2-Load Star (Add-In Card) Topology Diagram</div><image src="assets/images/663F71A4-55CC-40A0-91DE-7067156A1519.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Star (Device Down) Topology Diagram</div><image src="assets/images/708887E0-F997-432B-8E64-93C7B6396ACD.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Star Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
To be placed 10 mm to 15 mm from the branch.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder. 
To be placed 5 mm to 10 mm after the branch.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch for Device 1 &amp; 2 (Option 1: M_cable or Option 2: M4)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 850. 9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 56 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>8</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>9</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="3C942B54-1F66-4B3E-B590-A490380C7EAC"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Star Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3</td><td>MS</td><td>10</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>550</td></tr><tr><td>M_Cable</td><td>Cable</td><td>550</td></tr></table><p>Min Length Total (mm): 165.1</p><p>Max Length Total (mm): 747.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 747.7 mm;â€‹  2) Total topology length = 1312.7 mm. </p></section><section id="B363E1FD-F71C-4D94-BE51-67851CE8F7DD"><h2>SoundWire Large System: 4-Load Star (Device Down) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</div><image src="assets/images/257B2372-7FC6-4653-B116-EB6AA5CA8509.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
To be placed 10 mm to 15 mm from the first branch from processor.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 571.5 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 91 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>8</td><td>12</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>15</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>16</td></tr><tr><td>M4</td><td>3</td><td>Trace</td><td>15</td><td>17</td></tr><tr><td>R2</td><td>3</td><td>Resistor</td><td>17</td><td>18</td></tr><tr><td>M5</td><td>3</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>19</td><td>-1</td></tr><tr><td>M4</td><td>4</td><td>Trace</td><td>16</td><td>20</td></tr><tr><td>R2</td><td>4</td><td>Resistor</td><td>20</td><td>21</td></tr><tr><td>M5</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>22</td><td>-1</td></tr></table></section><section id="338DF135-EAAF-4FBC-89F4-279F1A7BAD0F"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>400</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 532.7 mm;â€‹  2) Total topology length = 1022.7 mm.</p></section><section id="2F0B6E96-A418-4987-80B4-A748DE83CDB6"><h2>SoundWire Large System: 2-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 2-Load Dumbbell (Device Down) Topology Diagram</div><image src="assets/images/22472B89-35DD-4FF4-A115-E7C06BAAEF94.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Dumbbell (Add-In Card) Topology Diagram</div><image src="assets/images/9AE02AE4-0104-472D-9499-1EA3FA2B44F6.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable1 characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>Device Down topology:
10 â„¦ Â± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 â„¦ Â± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>Device Down topology:
10 â„¦ Â± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 â„¦ Â± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 1003.3 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 1003.3 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 68 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FE7E4783-E815-477A-AEBD-E1804DFF57B2"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>187.3</td></tr><tr><td>M2_1</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M_Cable1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 152.4</p><p>Max Length Total (mm): 850</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 850 mm;â€‹  2) Total topology length = 1160 mm. </p></section><section id="05371D3A-0AC8-4ACA-BA04-0D16D108A889"><h2>SoundWire Large System: 3 to 4-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 1 Topology Diagram</div><image src="assets/images/C4984420-0531-40EE-A6C0-3791EF082DA6.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 2 Topology Diagram</div><image src="assets/images/7E7E21CE-9B17-4C13-BE77-A09ADC882968.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 3 Topology Diagram</div><image src="assets/images/5335157E-17E0-4D75-BA5C-91FF9F18B7C4.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>15 â„¦ Â± 10%. 
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>15 â„¦ Â± 10%.
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices. For 3-Load topology, only device 2/ 3/ 4 can be removed.</td></tr><tr><td>Length Extension</td><td>Total length for 3-Load topology can be extended up to 520 mm by increase segment length: 

[1] M4 + M_cable1 = 300 mm
[2] M5 = 300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 508 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 508 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 91 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M10</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>4</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>15</td></tr><tr><td>M8_2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Device 3</td><td>Trace</td><td>16</td><td>-1</td></tr><tr><td>M8_1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2_1</td><td>Trace</td><td>4</td><td>10</td></tr><tr><td>R1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONN</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B58ADA5D-E29E-412A-9011-0E0D11EEAA0A"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>137.3</td></tr><tr><td>M2_1</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>200</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_1</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_2</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>100</td></tr><tr><td>M10</td><td>MS, DSL, SL</td><td>250</td></tr><tr><td>M4 + M_Cable1</td><td>MS, DSL, SL, Cable</td><td>200</td></tr><tr><td>M_Cable2</td><td>Cable</td><td>50</td></tr><tr><td>M_Cable3</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_1</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_2</td><td>Cable</td><td>30</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 420</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 420 mm;â€‹  2) Total topology length = 760 mm.</p></section><section id="1A1CED98-022F-45FF-A798-8E330CB8C931"><h2>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</h2><div><div>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Diagram</div><image src="assets/images/97AD21A3-6986-425D-86AC-7B6DF7EB25D9.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:4] characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>M_Cable_1 maximum length</td><td>250 mm</td></tr><tr><td>Max allowable cable length between nearest device and furthest device from processor</td><td>300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 56 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="0BD08E52-0760-4331-AF80-C3CD9921D9C4"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>10</td></tr><tr><td>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</td><td>Cable</td><td>400</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 592.7 mm;â€‹  2) Total topology length = 592.7 mm. </p></section><section id="04262289-B488-407F-A34F-01C2DB9A1417"><h2>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</h2><div><div>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Diagram</div><image src="assets/images/44DFAAE1-A5CD-4010-BB86-9FF2EF40CC5F.png" class="contentImage" /></div><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 850.9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 56 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M_Cable_1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 952.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 952.7 mm;â€‹  2) Total topology length = 1032.7 mm.</p></section><section id="03A594FE-598F-4244-ADD5-7BE4EB34E29A"><h2>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</h2><div><div>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/1BDFEC82-71FB-4258-93EA-64074DB5CAF0.png" class="contentImage" /></div><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>1 to 4-Load topology:
Single-lane: Port #0, Port #1, Port #2, Port #3.

1-Load topology:
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 56 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA0.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3], SNDW2A_DATA1.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>10</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>12</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="DBF5FE8B-1919-469E-9C39-DA447FF50F74"><h2>Segment Lengths</h2><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>60</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>130</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>BI</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 62.7</p><p>Max Length Total (mm): 292.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 292.7 mm;â€‹  2) Total topology length = 322.7 mm.</p></section><section id="BCC42A0D-E157-4100-BDA1-38CE36203978"><h2>[For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Add-In Card) Topology Diagram</div><image src="assets/images/3344F94D-901D-48DB-A23A-B12ACF937CD7.png" class="contentImage" /></div><table><caption>[For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_1/ M_Cable_2 characteristic impedance target</td><td>50 â„¦ Â± 10%.</td></tr><tr><td>R1</td><td>0 â„¦ placeholder. 
To be placed 10 mm to 15 mm from the first branch from processor.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Number of vias allowed</td><td>4</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max length, total</td><td>This refers to the length from processor to the end device of each branch.
[1] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_1 + M5_1_1; 
or
[2] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_2 + M5_1_2; 
or
[3] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_1 + M5_2_1; 
or
[4] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_2 + M5_2_2. </td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>Processor TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length â‰¥ 571.5 mm: 
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:Â  609917)</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 â„¦ Â± 30% 
2) Device series resistor of 91 â„¦ Â± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="85D01DD8-F182-4255-9FF4-369698BE3C6A"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] SoundWire Large System: 4-Load Star (AIC) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_Cable_3</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M4_1_1/M4_1_2/M4_2_1/M4_2_2</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5_1_1/M5_1_2/M5_2_1/M5_2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_Cable_1/M_Cable_2</td><td>Cable</td><td>370</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 512.7</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 512.7 mm;â€‹  2) Total topology length = 982.7 mm.</p></section><section id="C49FD283-2FDD-430B-84D9-F493CE8803BF"><h2>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines</h2><p>Description: In the topology section the device buffer strength target recommendations are different depending on the Topology and its configuration. If devices used do not have buffer strengths that match the target recommendations and do not have the ability to adjust the buffer strengths through software you can adjust the impedance via an external resistor (R1) in series near the device, between the device and processor. To determine R1 the formula is: R1=Device Buffer Impedance Target - Actual Device Buffer Impedance.</p><div><div>[For Internal Validation] SoundWire* Device Drive Impedance Adjustment Diagram</div><image src="assets/images/FFD20122-5177-46BB-9468-0ECE470807F2.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M1</td><td>10 mm</td></tr><tr><td>R1</td><td>R1 = Device Drive Impedance Target - Device Buffer Strength.

For example: 
Device Drive Impedance Target = 80 â„¦.
Device Buffer Strength = 45 â„¦.
Then R1 = 80 â„¦ - 45 â„¦ = 35 â„¦.</td></tr></table></section><section id="9D62A7ED-AE22-42D4-B983-2C78CBC3C404"><h2>SPI0 Flash</h2></section><section id="D9426800-9BE9-4E3E-B58C-736D6A746140"><h2>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 50MHz 1-Load MAF (Device Down) Topology Diagram</div><image src="assets/images/3601E7D9-46CB-4740-8BDA-E9F28B325F26.jpg" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with 2 Flash Topology Diagram</div><image src="assets/images/F98D690A-89A8-400B-8C76-D405CBC8012A.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with Flash and TPM Topology Diagram</div><image src="assets/images/08478269-7E9D-411F-8948-D625D1D3E1C6.png" class="contentImage" /></div><div><div>SPI0 50MHz 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/28D5BA3F-EAC3-4E74-B01F-DEF063CD2959.png" class="contentImage" /></div><div><div>SPI0 50MHz 4-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/1776D238-B505-45CF-A371-B2BF2FF03943.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect processor from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>24 â„¦ Â± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 â„¦ Â± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from processor to flash 1 or flash 2</td><td>Length from processor to flash 1 or flash 2: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 14 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n -1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M2</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET/MUX</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="D8E0E663-0FE6-47F8-A2B5-E705ADD4EC48"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Min Length Total (mm): 30.48</p><p>Min Length Total Note: Min length between processor to the closest end device = 30.48 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between processor to Flash = 177.8 mm;â€‹  2) Total topology length for: 2-load topology with flash and TPM =233.68 mm; 2-load topology with 2 flash = 218.44 mm; 3-load topology = 274.32 mm; 4-load topology = 317.5 mm</p></section><section id="E2400820-1018-48DF-8F1C-0A45FBE5F726"><h2>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 50MHz 2-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/0F645696-A70E-4457-969D-FA7C7EA38CCB.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of 2 Flash Topology Diagram</div><image src="assets/images/4E99D674-5DD3-46EF-BF05-2843CF6C811D.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/5EA07DF2-72AE-4DCB-B974-AED725F591AC.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/49E151DE-B4A6-4D14-9543-88E57FF05A45.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 5 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/DFBDF8AA-FDD1-474C-9672-7B255C7DB5E9.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>24 â„¦ Â± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 â„¦ Â± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from processor to flash 1 or flash 2</td><td>Length from processor to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 14 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n - 1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 â„¦.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>21</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>22</td><td>23</td></tr><tr><td>M6</td><td /><td>Trace</td><td>23</td><td>24</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>24</td><td>-1</td></tr></table></section><section id="5EF02446-640D-40FE-AEDF-FEF0D7A702CD"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>119.38</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>127</td><td /></tr></table><p>Min Length Total (mm): 30.48</p><p>Min Length Total Note: Min length between processor to the closest end device = 30.48 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between processor to Flash = 177.8 mm;â€‹  2) Total topology length for: 2-load topology = 309.88 mm; 3-load topology with flash and TPM = 365.76 mm; 3-load topology with 2 flash = 350.52 mm; 4-load topology = 406.4 mm; 5-load topology = 449.58 mm</p></section><section id="7227D516-753B-437D-8AC7-EA2D9D299720"><h2>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/D0715B4A-DED6-4977-9160-EF49457EF910.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</div><image src="assets/images/F70A60B9-8118-43B0-AF48-8940D8EB4F3D.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Diagram</div><image src="assets/images/F7674AEB-E3E9-4C8D-B8F9-BDC92EE034EA.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect processor from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and processor branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 25.4 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 18 â„¦ Â± 5%. 
To be placed within 15.24 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 â„¦ Â± 5%. 
To be placed within 15.24 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>18 â„¦ Â± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>51 â„¦ Â± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 14 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="3004CB7F-D52D-4CD3-8273-70AB6047BEBE"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>73.66</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr></table><p>Min Length Total (mm): 58.42</p><p>Min Length Total Note: Min length between processor to the closest end device = 58.42 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between processor to Flash for: 2-load topology = 177.8 mm; 3-load topology = 165.1 mm;â€‹  2) Total topology length for: 2-load topology = 304.8 mm; 3-load with flash only topology = 355.6 mm; 3-load with flash and TPM topology = 381 mm.</p></section><section id="AD914F84-BF09-41E7-9DBF-3DEB39337FCD"><h2>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/36D47966-E17E-4F23-8949-C9F45EB7A224.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM &amp; EC: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect processor from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and processor branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 12.7 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 13 â„¦ Â± 5%.
To be placed within 10.16 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 â„¦ Â± 5%.
To be placed within 10.16 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>13 â„¦ Â± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>68 â„¦ Â± 5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 14 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 3 ns.
[6] Data input hold time â‰¤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="5F4B5B88-42A7-4127-AD7C-51E6F16AD435"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>66.04</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>10.16</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 45.72</p><p>Min Length Total Note: Min length between processor to the closest end device = 45.72 mm.</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 1) Max length between processor to Flash = 152.4 mm;â€‹  2) Total topology length = 393.7mm.</p></section><section id="FBF0AC13-2A47-4F72-9D5F-148E553FE301"><h2>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 1 Load (Device Down) MAF Topology Diagram</div><image src="assets/images/D683A00D-4EEC-4015-AB00-C8F08D0F2255.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/58728693-5319-4524-A332-791DE5B5E443.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/8E190751-DB7C-48B0-9FE0-CC0A085F2E62.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect processor from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] 22 â„¦ Â± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
[2] 10 â„¦ Â± 5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 â„¦ Â± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from processor to Flash 1</td><td>Length from processor to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz and 76.8MHz support</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 1.75 ns.
[6] Data input hold time â‰¤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>FET/MUX</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="0A0870D2-39AE-4FF9-A8DC-E0FA23CCE2C7"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS</td><td>40.64</td><td>M1 can support up to 78.74 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS</td><td>10.16</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Min Length Total Note: BO + M1 + M2 + M3 + M4 = 38.1 mm</p><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between processor to Flash for ; 1-load topology = 139.7 mm; 2 &amp; 3 load topology = 101.6mmâ€‹  2) Total topology length for: 1-load topology = 139.7 mm; 2-load topology = 180.34 mm; 3-load topology = 205.74 mm</p></section><section id="B9C1FF53-2418-47DA-9887-3C546C9E9ABA"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>40.64</td><td>M1 can support up to 66.04 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Min Length Total Note: BO + M1 + M2 + M3 + M4 = 38.1 mm</p><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between processor to Flash for; 1load = 152.4 mm; 2 &amp; 3 load = 127 mm;â€‹  2) Total topology length for: 1-load topology = 152.4 mm; 2-load topology = 205.74 mm; 3-load topology = 231.14 mm</p></section><section id="E1BC803E-E038-4690-BFB3-9F5141893975"><h2>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/189F1B06-3774-4347-823C-58CC37F6CBE6.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/F7E49250-C53F-4DD8-BBBA-8AC47701635C.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 4 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/5D6FBAD2-B146-4648-9F94-C8AA4C755AD1.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>10 â„¦ Â± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_CLK.
16 â„¦ Â± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430 â„¦ Â± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from processor to Flash 1</td><td>Length from processor to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 1.75 ns.
[6] Data input hold time â‰¤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support</td><td>[1] Driver strength spec: 50 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 1.75 ns.
[6] Data input hold time â‰¤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 â„¦.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="8DBB92D6-60EC-468E-9FD7-E1049DE1D780"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>30.48</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Min Length Total (mm): 30.48</p><p>Min Length Total Note: BO + M1 + M2 + M3 + M4 = 30.48mm</p><p>Max Length Total (mm): 86.36</p><p>Max Length Total Note: 1) Max length between processor to Flash = 86.36 mm;â€‹  2) Total topology length for: 2-load topology = 215.9 mm; 3-load topology = 294.64 mm; 4-load topology = 320.04 mm</p></section><section id="0F04AF0B-7ED0-4E8F-A193-37E0B34CEFF9"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>55.88</td><td>M1 can support up to 68.58 mm for 2-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Min Length Total (mm): 30.48</p><p>Min Length Total Note: BO + M1 + M2 + M3 + M4 = 30.48mm</p><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between processor to Flash: 2 load topology = 114.30 mm; 3 &amp; 4 load topology = 101.60 mm;â€‹  2) Total topology length for: 2-load topology = 243.84 mm; 3-load topology = 309.88 mm; 4-load topology = 335.28 mm</p></section><section id="30B92B26-A732-4CE1-9E8C-AA03260181E2"><h2>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 Flash 100MHz 4 Load Branch (Device Down) with G3 Isolation FET Flash Sharing Topology Diagram</div><image src="assets/images/D806B9F4-FA4F-492D-B98C-6B66733E6E8E.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>[1] 9.1 â„¦ Â± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] 0 â„¦ placeholder.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 â„¦ Â± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>Placeholder for PPV implementation. Unstuff by default.</td></tr><tr><td>R4</td><td>0 â„¦. 
To be placed within 2.54 mm from the FET (for debug) on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R5</td><td>0 â„¦. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from processor to Flash 1</td><td>Length from processor to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 40.64mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 â„¦ or stronger across worse case corners.
[2] 0.4 ns â‰¤ rise/ fall time measured at 30% to 70% â‰¤ 1.7 ns based on 30 pF test load. 
[3] Output capacitance, Cout â‰¤ 16 pF (including RPMC die).
[4] Input capacitance, Cin â‰¤ 12 pF (including RPMC die).
[5] Data input setup time â‰¤ 1.75 ns.
[6] Data input hold time â‰¤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 â„¦.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>28</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M10</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td>3</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>M14</td><td /><td>Trace</td><td>21</td><td>22</td></tr><tr><td>TTK3</td><td /><td>Device</td><td>22</td><td>-1</td></tr><tr><td>M11</td><td /><td>Trace</td><td>28</td><td>27</td></tr><tr><td>R5</td><td /><td>Resistor</td><td>27</td><td>26</td></tr><tr><td>M12</td><td /><td>Trace</td><td>26</td><td>25</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>25</td><td>24</td></tr><tr><td>M13</td><td /><td>Trace</td><td>24</td><td>20</td></tr></table></section><section id="09E75B02-93A8-4783-A331-C77E2FBC4C90"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>7.62</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M8</td><td>MS, DSL</td><td>76.2</td><td /></tr><tr><td>M9</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M10+M14</td><td>MS, DSL</td><td>101.74</td><td>This segment applicable for PPV usage</td></tr><tr><td>M11</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M12</td><td>MS, DSL</td><td>36.83</td><td>This segment applicable for TTK3 usage</td></tr><tr><td>M13</td><td>MS, DSL</td><td>2.54</td><td /></tr></table><p>Min Length Total (mm): 40.64</p><p>Min Length Total Note: BO + M1 + M2 + M3 + M4 = 40.64mm</p><p>Max Length Total (mm): 83.82</p><p>Max Length Total Note: 1) Max length between processor to Flash = 83.82 mm;â€‹  2) Total topology length = 438.29 mm</p></section><section id="BD6CC927-F136-4B03-AA56-3E8388427728"><h2>SUSCLK</h2></section><section id="E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1"><h2>SUSCLK 1-Load (Add-In Card) Topology</h2><div><div>SUSCLK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/4E3B92BE-4D0C-44DA-815B-DBA2D65ED8D0.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 â„¦ resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from processor.</td></tr><tr><td>Signal name/ list</td><td>SUSCLK</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A034E9F2-1390-4B79-939E-D87C97916ACF"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="B85749CB-FAE9-402B-920A-0F77E1026353"><h2>SUSCLK 1-Load (Device Down) Topology</h2><div><div>SUSCLK 1-Load (Device Down) Topology Diagram</div><image src="assets/images/2E7D4B33-FBE7-4B4C-B17E-7697D4B8FE39.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 â„¦ placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 â„¦ resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from processor.</td></tr><tr><td>Signal name/ list</td><td>SUSCLK</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="55593423-F6B3-4EBD-91E3-2BFE834ED042"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="6E525338-4D82-4689-8912-7339FC681E7F"><h2>SUSCLK 2-Load (Device Down and Add-In Card) Topology</h2><div><div>SUSCLK 2-Load (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/93767145-A487-4640-A061-CF2B0C1F9C43.jpg" class="contentImage" /></div><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 +  M4 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches.</td></tr><tr><td>R1</td><td>33 â„¦.
Must be placed within 50.8 mm from processor.</td></tr><tr><td>Signal name/ list</td><td>SUSCLK</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device2</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D"><h2>Segment Lengths</h2><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between processor to the furthest end device = 279.4 mm;â€‹  2) Total topology length = 508 mm.</p></section><section id="C32E5431-7196-4E92-AF42-C362B7C09870"><h2>SVID</h2></section><section id="ABEBBCD5-3628-4222-ADF8-E1B47086E4E0"><h2>SVID 1-Load (Device Down) Topology</h2><div><div>SVID 1-Load (Device Down) Topology Diagram</div><image src="assets/images/9033B932-AA82-4600-A94A-0F2BA2680F7B.png" class="contentImage" /></div><table><caption>SVID 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 â„¦, Rpu2 = 160 â„¦, R1 = 10 â„¦, R2 = 15 â„¦.</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 â„¦, R1 = 0 â„¦ / Short pad, R2 = 15 â„¦.</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 â„¦, Rpu2 = Empty, R1 = 0 â„¦ / Short pad, R2 = 0 â„¦ / Short pad.</td></tr><tr><td>Platform resistor tolerance</td><td>Â± 5%</td></tr><tr><td>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</td><td>The Rpu1 &amp; R1 resistor should be place close to processor and Rpu2 &amp; R2 resistor should be place close to IMVP. </td></tr><tr><td>Clarification about Rpu1/ Rpu2/ R1/ R2  = Empty/ 0 â„¦/ Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.05V power rail.
[2] R1 or R2 = 0 â„¦/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0 â„¦  if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>7 â„¦</td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:Â  726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route ALERT between DATA and CLK.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td>Â± 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>8</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>7</td><td>10</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>2</td><td>Rail</td><td>9</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="D5CC2660-A73A-44A1-8082-1D18F5A424E8"><h2>Segment Lengths</h2><table><caption>SVID 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>153.8</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>75</td><td /></tr></table><p>Max Length Total (mm): 304.8</p></section><section id="F292D491-E2D8-4668-B443-800CF1A91E8A"><h2>THC-SPI</h2></section><section id="9C577E2A-7732-445A-8BB2-4FD71D91D82B"><h2>THC-SPI 1-Load (for Touch Panel) Topology</h2><div><div>THC-SPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/7D2EFB53-E12A-4A5F-A885-82EF2EEF0686.jpg" class="contentImage" /></div><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>42.67MHz (Please contact Intel for higher frequency enabling)</td></tr><tr><td>R1</td><td>18 Î© Â± 5%
To be placed 12.7 mm from the connector on THC[0:1]_SPI_CLK and THC[0:1]_SPI_IO[0:3].</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>M_cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 â„¦ &lt; Impedance &lt; 62 â„¦</td></tr><tr><td>Minimum length, total</td><td>78.74 mm</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Devices Electrical Assumptions</td><td>Please refer to "SPI Interface and Electrical Assumptions for the Touch Device" chapter in Intel Touch Host Controller Integration Guide for further detials. (Touch Integration Guide Doc#:Â 778513)</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Signal name/ list</td><td>THC0_SPI_CLK, THC0_SPI_IO[0:3], THC0_SPI_CS#, THC0_RST#, THC0_INT#, THC1_SPI_CLK, THC1_SPI_IO[0:3], THC1_SPI_CS#, THC1_RST#, THC1_INT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M_CABLE</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>TOUCH PANEL 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="042CCB52-B193-4015-984C-8224D75529BF"><h2>Segment Lengths</h2><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, SL, DSL</td><td>228.6</td><td /></tr><tr><td>M2</td><td>MS, SL, DSL</td><td>12.7</td><td /></tr><tr><td>M_cable</td><td>Cable</td><td>304.8</td><td>For different frequency option, refer to "THC 1-Load (for Touch Panel) Topology M_cable and Processor Duty Cycle Guideline Table".</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 558.8</p><table><tr><th>Max Frequency (MHz)</th><th>M_cable Max Length (mm)</th><th>Low time ratio (%)</th></tr><tr><td>42.67</td><td>304.8</td><td>50</td></tr><tr><td>36.57</td><td>508</td><td>57</td></tr><tr><td>32</td><td>457.2</td><td>50</td></tr><tr><td>25.6</td><td>762</td><td>50</td></tr><tr><td>16</td><td>1219.2</td><td>50</td></tr><tr /></table></section><section id="1284D2A6-6129-44EB-9A92-C2CC4AA7BA31"><h2>UART</h2></section><section id="8D88852B-9BE0-4F9A-9678-33AA5DBB96F9"><h2>UART0/ UART1 1-Load (Device Down) Topology</h2><div><div>UART0/ UART1 1-Load (Device Down) Topology Diagram</div><image src="assets/images/3C1D9E7C-CE9F-4BBC-959F-7721FE811737.jpg" class="contentImage" /></div><table><caption>UART0/ UART1 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART[0:1]_RXD, UART[0:1]_TXD, UART0_RTS#, UART0_CTS#, UART1A_RXD, UART1A_TXD, ISH_UART[0:1]_RXD, ISH_UART[0:1]_TXD, ISH_UART0_RTS#, ISH_UART0_CTS#, ISH_UART1A_RXD, ISH_UART1A_TXD.</td></tr><tr><td>Processor buffer driver strength</td><td>50 â„¦. </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="53673B87-28CB-4763-A97A-EFF066513C4A"><h2>Segment Lengths</h2><table><caption>UART0/ UART1 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="DD33177C-E988-4324-9E18-2A8323F84CEB"><h2>UART2 1-Load (Device Down) Topology</h2><div><div>UART2 1-Load (Device Down) Topology Diagram</div><image src="assets/images/864D4673-A595-466E-AABA-DE3B65654F78.jpg" class="contentImage" /></div><table><caption>UART2 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>13 â„¦. 
Recommended to be placed 12.7 mm from processor, but can be extended to 50.8 mm maximum if required.</td></tr><tr><td>R2</td><td>0 â„¦ placeholder. 
If failing device overshoot/ undershoot, a 13 â„¦ resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</td></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Processor buffer driver strength</td><td>40 â„¦. </td></tr><tr><td>Signal name/ list</td><td>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="1E832F16-6492-4C21-A456-4BE0B7375577"><h2>Segment Lengths</h2><table><caption>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>622.3</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>609.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="41418F2E-5AF0-45C3-A7FD-A9036188EE04"><h2>UFS Reference Clock</h2></section><section id="44AC8B49-3480-40FE-BBC6-2C3B289931C1"><h2>UFS Reference Clock 1-Load (Device Down) Topology</h2><div><div>UFS Reference Clock Device Down Topology Diagram</div><image src="assets/images/496318C8-CDE8-404B-9A7A-CFA1BA1E6091.png" class="contentImage" /></div><table><caption>UFS Reference Clock 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistor values (for step down from 1.8 V to 1.2 V) </td><td>R1 = 47 â„¦
R2 = 150 â„¦

To be placed within 25.4 mm to UFS device</td></tr><tr><td>Capacitor, C</td><td>Placeholder shunt capacitor (unstuff by default). To be placed near R1

Refer to EMC chapter in the PDG for more details</td></tr><tr><td>Platform resistor tolerance</td><td>Â± 5%</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Microstrip routing limitation</td><td>Due to potential RF interference concerns, it is recommended not to route UFS REFCLK signal on microstrip layer for the main route segment</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>C</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>GND1</td><td>Ground</td><td>9</td><td>-1</td></tr></table></section><section id="BAF0B542-4BF3-4198-B555-788074C2D0AB"><h2>Segment Lengths</h2><table><caption>UFS Reference Clock 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, SL</td><td>165.1</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Max Length Total (mm): 203.2</p></section><section id="A2A6AB0D-4DED-452D-815C-4BF934F5E63C"><h2>[For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</h2><div><div>UFS Reference Clock M.2 Connector Topology Diagram</div><image src="assets/images/95FE67FA-F3FD-4C89-8A96-86AE60FF782D.png" class="contentImage" /></div><table><caption>[For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistor values (for step down from 1.8 V to 1.2 V) </td><td>R1 = 47 â„¦
R2 = 150 â„¦

To be placed within 25.4 mm to UFS device</td></tr><tr><td>Capacitor, C</td><td>Placeholder shunt capacitor (unstuff by default). To be placed near R1

Refer to EMC chapter in the PDG for more details</td></tr><tr><td>Platform resistor tolerance</td><td>Â± 5%</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Microstrip routing limitation</td><td>Due to potential RF interference concerns, it is recommended not to route UFS REFCLK signal on microstrip layer for the main route segment</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>C</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>GND1</td><td>Ground</td><td>9</td><td>-1</td></tr></table></section><section id="939A97E6-CEF9-4997-892C-DC03F322C643"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, SL</td><td>165.1</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Max Length Total (mm): 203.2</p></section><section id="FF0E90B0-FBFE-4B36-AA32-ADAA2B8D9611"><h2>RTC</h2></section><section id="9DD482D3-599E-45C5-96AA-70D9CF82D3DA"><h2>RTC (Real Time Clock) Topology</h2><div><div>32.768 kHz RTC Crystal Topology Diagram</div><image src="assets/images/FC8EB736-3FDE-4A56-8BFC-85A7E1EDEC4A.png" class="contentImage" /></div><table><caption>RTC (Real Time Clock) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between RTC_X1 and RTC_X2</td><td>Total length mismatch: 1.27 mm</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</td></tr><tr><td>External capacitor values</td><td>External capacitors C1 and C2 must be matched (C1 = C2).
Capacitor values should be tuned accordingly with respect to load capacitance for RTC crystal 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
For example, if the Cload is close to 10pF, then a more optimized C1/C2 value would be closer to 10pF (instead of 14pF)
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value. </td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="8E0D5AC2-9C62-4AAA-96BF-67D99376B15B"><h2>Segment Lengths</h2><table><caption>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section><section id="3B83B9F1-EA41-43DA-B16E-DA0837E39A23"><h2>XTAL</h2></section><section id="9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8"><h2>Crystal Oscillator Topology</h2><div><div>Crystal Oscillator (38.4 MHz) Topology Diagram</div><image src="assets/images/FBF6CFB2-CC02-445B-BFA7-73F6F740457C.png" class="contentImage" /></div><table><caption>Crystal Oscillator Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between XTAL_IN and XTAL_OUT</td><td>Total length mismatch: 1.27 mm.</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. 
Avoid routing directly parallel (under/ over/shadow) to high current power planes. If unavoidable route signal orthogonal to power plane.</td></tr><tr><td>External capacitor value</td><td>External capacitors C1 and C2 must be matched (C1 = C2).Capacitor values should be tuned accordingly with respect to load capacitance for crystal. 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="03C8F96D-B56A-4F38-82B0-70090BD1FDD2"><h2>Segment Lengths</h2><table><caption>Crystal Oscillator Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 25.4</p><p>Max Length Total Note: Maximum length is based on capacitor component sizes 0201</p></section><section id="BE5CB91D-ACE6-4709-96BD-7A0D7D16964B"><h2>CATERR#</h2></section><section id="FA0AA45E-A042-40E1-9ED7-AB8C98CE6988"><h2>CATERR# Topology</h2><div><div>CATERR# Topology Diagram</div><image src="assets/images/1129D7AA-98C3-4B1A-B0AB-E70989F548C4.png" class="contentImage" /></div><table><caption>CATERR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kâ„¦ Â± 20%.
Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>CATERR#</td></tr></table></section><section id="CFFE6AB2-5711-485F-8740-C1CD6531B490"><h2>Segment Lengths</h2><table><caption>CATERR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kâ„¦ Â± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kâ„¦ Â± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kâ„¦ Â± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kâ„¦ Â± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kâ„¦ Â± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kâ„¦ Â± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kâ„¦ Â± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kâ„¦ Â± 10%</td></tr><tr /></table></section><section id="BE3D6615-F029-4128-AD39-A68D342BD5C2"><h2>FORCEPR#</h2></section><section id="1F07A279-3334-489D-8959-872027998894"><h2>FORCEPR# Topology</h2><div><div>FORCEPR# Topology Diagram</div><image src="assets/images/A37DEA11-AB35-4BF5-98EA-44F1CCAB5354.png" class="contentImage" /></div><table><caption>FORCEPR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R-1, R-2, R-n</td><td>75 â„¦ â‰¤ R-n + Dev-n drive strength â‰¤ 200 â„¦.
[1] Drive strength of each device should be controlled within 75 â„¦ to 200 â„¦, use an additional resistor if the device drive strength is too strong.
[2] Optionally, if the device drive strength is â‰¥ 75 â„¦ (weak), R-n is not needed.
[3] Recommended to be placed &lt; 127 mm from respective device.</td></tr><tr><td>Rpu</td><td>2.2 kâ„¦ Â± 20%.
Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>FORCEPR#</td></tr></table></section><section id="282850FF-2C90-49C9-8A58-22DC24C8FFE2"><h2>Segment Lengths</h2><table><caption>FORCEPR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>889</td><td>Max length for BO &lt; 127 mm and M2 &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 889</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>4</td><td>5.6 kâ„¦ Â± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kâ„¦ Â± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kâ„¦ Â± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kâ„¦ Â± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kâ„¦ Â± 10%</td></tr><tr><td>889</td><td>5</td><td>2.2 kâ„¦ Â± 10%</td></tr><tr><td>1143</td><td>7</td><td>1.8 kâ„¦ Â± 10%</td></tr><tr><td>1524</td><td>7</td><td>1.5 kâ„¦ Â± 10%</td></tr><tr /></table></section><section id="4E22BDA0-47C4-44E8-A8D5-CD1B8C4171D9"><h2>THERMTRIP#</h2></section><section id="45340D29-921E-41A3-B0C0-51E778AD83E0"><h2>THERMTRIP# Topology</h2><div><div>THERMTRIP# Topology Diagram</div><image src="assets/images/0683D02C-E540-4981-A750-6E449544DDC9.png" class="contentImage" /></div><table><caption>THERMTRIP# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kâ„¦ Â± 20%.
Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>THERMTRIP#</td></tr></table></section><section id="57AF8D40-DC54-442A-854D-F8B5A163481B"><h2>Segment Lengths</h2><table><caption>THERMTRIP# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kâ„¦ Â± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kâ„¦ Â± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kâ„¦ Â± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kâ„¦ Â± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kâ„¦ Â± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kâ„¦ Â± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kâ„¦ Â± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kâ„¦ Â± 10%</td></tr><tr /></table></section><section id="72BF9C9A-F2E0-4884-87EF-DE3A17368569"><h2>EPD_ON</h2></section><section id="13C5EEAD-C10D-4F58-B333-D2641668046A"><h2>EPD_ON Topology</h2><div><div>EPD_ON Topology Diagram</div><image src="assets/images/0DEBD6E4-E9EB-48C5-BE4C-83CF4A7A5EC7.jpg" class="contentImage" /></div><table><caption>EPD_ON Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal name/ list</td><td>EPD_ON</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:Â  726825). Follow the small routing length as possible. </td></tr><tr><td>Package pins</td><td>EPD_ON_OUT, EPD_ON_IN</td></tr></table></section><section id="77EE52F0-BDA4-4343-8497-0EC209A3B7B7"><h2>VDD2PWRGOOD</h2></section><section id="46D54044-CF58-4943-8EAD-6CE8193FBD95"><h2>VDD2PWRGOOD Topology</h2><div><div>VDD2PWRGD Topology Diagram</div><image src="assets/images/6B31C272-DEB4-414E-ABDD-A89515ED26FC.png" class="contentImage" /></div><table><caption>VDD2PWRGOOD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Package pins</td><td>VDD2PWRGOOD_in, VDD2PWRGOOD_out</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:Â  726825). Follow the small routing length as possible. </td></tr><tr><td>Signal name/ list</td><td>VDD2PWRGOOD</td></tr><tr><td>R</td><td>0 â„¦ </td></tr></table></section><section id="B694F966-FBF1-449D-B12A-43CCDE5A98CA"><h2>EIO Flexi-PDG for I2C and SMLink</h2><p>Description: EIO Flexi-PDG for I2C and SMLink</p></section><section id="97888421-A3E6-4504-B656-673DAF21EB0D"><h2>Processor Sideband</h2></section><section id="B2B8A509-F831-4A1A-8A10-9E395B2EE0B2"><h2>LPDDR5/x</h2></section><section id="2683787A-ABE5-43C3-B165-D357C5C78D0E"><h2>CAMM2 x128 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm</p><div><div>LPCAMM2 x128  Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/EB4DB3C1-CDBD-4A63-BD92-30BABEAE93EC.jpg" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 Reset and RCOMP Topology Diagram</div><image src="assets/images/C81D01FF-DF2E-4324-BBB2-EE57118E8E96.png" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 CAMM Placement and Block Diagram</div><image src="assets/images/83BFA858-1698-4027-8EF0-8FF4F679AB50.png" class="contentImage" /></div><table><caption>CAMM2 x128 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>LPCAMM2 connector</td><td>Intel recommends to follow the latest version LPCAMM2 connector CAD symbol from JEDEC Spec.</td></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 8 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer Row DQ signals on layer3 and Inner Row DQ signals on Layer 7. CAC Signals in layer 5.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/WCK CA/ CS/ CLK: Max 2 vias,
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at processor side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA, CLK, CS, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Outer</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Via2</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>BI2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~2683787A-ABE5-43C3-B165-D357C5C78D0E~Length Matching"><h2>Length Matching</h2><table><caption>CAMM2 x128 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="3402983A-C8B2-420E-90E9-1B551BA844A4"><h2>Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>14</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C0ECA510-47FC-4FC5-95E4-2B1912F89F8F"><h2>Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>7 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>6</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C8B1DCE4-911B-46A2-9054-92B7D04B24E7"><h2>Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>18</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="42B3BE3F-0130-4409-A7A6-EEC338FCE3DF"><h2>Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>6 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="BBECBD21-6FB5-484B-A32F-209D9CBEBA32"><h2>Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>15</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01"><h2>Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>10-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>5.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="FBA77E66-161F-499D-87E9-482E44AA72D9"><h2>Mainstream, Mid Loss (ML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>CAMM2 x128 Type-3 Mainstream, Mid Loss (ML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>40</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="3ABD67E1-0B37-4951-A385-EB339B8E8FF8"><h2>Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>18</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="9B9A868A-25A8-45DB-8B70-156DAE1F2C2D"><h2>Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>14 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8F5CED27-C70C-4365-B037-6248481402F3"><h2>Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>16.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="378B0BE4-3EC7-4060-AE21-6E825291FB1A"><h2>Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>7.5 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>7.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9"><h2>MD x32 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>LPDDR5/x x32 Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/4AE9E378-D64D-4036-AA5B-D60A8D552518.JPG" class="contentImage" /></div><div><div>LPDDR5/x x32 Type-3 Reset and RCOMP Topology Diagram</div><image src="assets/images/6DF8B253-EEE5-47B8-B397-DAC263CCA192.png" class="contentImage" /></div><div><div>LPDDR5_x x32 Type-3 Memory Down Placement and Block Diagram</div><image src="assets/images/D9F390FD-48CD-43C2-B5FF-8705998B6C2F.png" class="contentImage" /></div><table><caption>MD x32 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 10 layers.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at processor side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA, CLK, CS, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Outer</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DRAM</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Via2</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>BI2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>DRAM</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>18</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>BO2_2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>20</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>22</td></tr><tr><td>BI1_3</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM2</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>BI2_3</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Via5</td><td>Via</td><td>23</td><td>24</td></tr><tr><td>BI1_4</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM3</td><td>Device</td><td>25</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="4B521411-2764-44AB-8275-A83AA2442458"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>8 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="7FC193F5-14D8-4DFC-A0FE-9A30949C5D49"><h2>Thin PCB, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>8 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8932FDA9-73C7-44E3-AC9E-FE912B8F131A"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>9 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="6BD5F937-5C27-446B-9A07-47846FD6117C"><h2>Thin PCB, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>9 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="876A6F7E-5D68-491D-AA02-AF69A6BBE1F1"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="BA777C87-75B8-4B0E-9A9A-DEADB8CA8D94"><h2>Thin PCB, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A5A1E411-179B-45C4-B34F-DD658B4C5472"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>9</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>6</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="BCA302EA-6444-4500-AD80-432CB2AC2394"><h2>Thin PCB, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>9</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>6</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="B9BCC68F-71EA-400A-8E20-4E5FDCA5C3BA"><h2>Thin PCB, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="B0E25762-8F9A-474F-A6BA-7FF657953E63"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>40</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="F0981865-2285-4948-A4E5-613EF6906924"><h2>Thin PCB, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>40</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="65CF0EAF-10FC-4315-8598-2A89C573EFAB"><h2>Thin PCB, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>19 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>14</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E43A09D5-F804-4C76-B197-926F9B3F656D"><h2>Thin PCB, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>18 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>8</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="0306F913-AFE0-4BCD-9DE2-5D6DAA4F7F37"><h2>Thin PCB, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>13-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="5984F323-4E98-4192-8AE4-03BFA20F1B8A"><h2>Thin PCB, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>14-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="928DCA44-B959-477B-B5BB-6E699EAA724C"><h2>Thin PCB, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Thin PCB</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Thin PCB, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>15 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="12899D87-969F-4EE9-B824-18472E212BDF"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>19 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>14</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="3E352047-6B3B-413E-B5D9-D03176EE3647"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>18 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>8</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="9CD8FACF-C344-49F8-90A6-AA1B6EBADE37"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>13-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E4310869-B9D1-4858-8BFD-506477B7DCB9"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>14-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A7C669CC-2262-4A2E-8DF9-D1759D155C8A"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>15 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="7617A5CC-15F0-4A1D-9FCF-86EE3002FADD"><h2>MD x32 Type-4</h2><p>Pcb Type &amp; Thickness: Type-4 2-x-2+, 0.8mm</p><div><div>LPDDR5/x x32 Type4 DQ, RDQS, WCK, CA, CS, CLK Topology Diagram</div><image src="assets/images/BD787C5C-027E-42C9-9806-7EB38FBCC114.JPG" class="contentImage" /></div><div><div>LPDDR5/x x32 Type-4 Reset and RCOMP Topology Diagram</div><image src="assets/images/3623B395-2CBF-40A4-B3F4-9D4A91A23D80.png" class="contentImage" /></div><div><div>LPDDR5_x x32 Type-4 Memory Down Placement and Block Diagram</div><image src="assets/images/702ACCFB-C3D9-44CA-8313-F8098F392053.png" class="contentImage" /></div><table><caption>MD x32 Type-4 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-4 (2-x-2+) stackup with minimum of 10 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer row DQ on layer 2, Inner row DQ on layer 4, CAC can be on layer 6/8. Please follow RVP / Clip files for the layer assignment details.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/ WCK: max 2 vias ; Only micro-vias allowed.
CA/ CS/ CLK: max 2 vias; Both micro-vias &amp; PTH allowed.
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / Clip files.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing. Do not apply serpentine routing in the break-out region.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel. 
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at processor side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>DQ, RDQS, WCK</td><td>2</td><td>Only Micro Vias allowed</td></tr><tr><td>CA, CLK, CS</td><td>4</td><td>2 micro via and 2 PTH</td></tr><tr><td>RCOMP</td><td>2</td><td /></tr></table><p>Signal Group: CA, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner, Outer</p><p>Channels: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>DRAM</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>18</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>BO2_2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>20</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>22</td></tr><tr><td>BI1_3</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM2</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>BI2_3</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Via5</td><td>Via</td><td>23</td><td>24</td></tr><tr><td>BI1_4</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM3</td><td>Device</td><td>25</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~7617A5CC-15F0-4A1D-9FCF-86EE3002FADD~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-4 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="EE82814E-196C-494F-A5BD-37597C8959BB"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="5E91F4AE-8A37-4AEC-A6D1-36891889DEB2"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="827C0516-9256-429E-8CBB-396FE92BC3F1"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E2B093DB-A22C-4E63-80B2-207CB708D9AD"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="0326A139-48B8-4CF3-BCA1-87FF6EEC485F"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="99E6765B-2670-42E5-A889-9FE6940D3DEC"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8895650F-9B30-4025-B3FA-6D43E6CC8976"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E525688D-B7A7-4188-9906-D22B119A2E7B"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="6C9C09D6-B32E-4138-85C6-3EBCE1471F0B"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>13</td><td /></tr><tr><td>BO2</td><td>MS</td><td /><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>10</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="05F004C8-F492-474C-903E-0728E09DB0C1"><h2>DDR5</h2><p>Description: DDR5 SODIMM</p></section><section id="BFF3EFA1-3165-420F-B117-A14AB9388D70"><h2>SODIMM 1DPC Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm</p><div><div>DDR5 SODIMM Type-3 8L Signals Topologies</div><image src="assets/images/85B4A26C-A848-4592-AEA1-23CF67BE8672.png" class="contentImage" /></div><div><div>DDR5 SODIMM Side-by-Side Placement Block Diagram</div><image src="assets/images/DE46C185-984C-4811-AD5B-ADBE899DC766.png" class="contentImage" /></div><div><div>DDR5 SODIMM Back-to-Back Placement Block Diagram</div><image src="assets/images/0C8A0071-3CB1-4CC5-9EA3-26B318FFD907.png" class="contentImage" /></div><div><div>DDR5 SODIMM 1DPC Top-Pin Bottom-Pin Definition and Compensation</div><image src="assets/images/9FF81034-17CE-4A5B-9F12-DA6E14874659.png" class="contentImage" /></div><table><caption>SODIMM 1DPC Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 8 layer.</td></tr><tr><td>Layer assignment rules</td><td>Follow the reference design (RVP).
</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 transition vias.</td></tr><tr><td>Ground stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.
</td></tr><tr><td>Diff pair length matching</td><td>Match diff pair P-N within 0.2 mm at each layer.</td></tr><tr><td>MS BO and BI segment, PTH pattern</td><td>Keep DDR MS BO and BI as close as possible to reference board.</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr><tr><td>Unused signals</td><td>DDR signals on processor which are not applicable for DDR5 can be left unconnected</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, DQS</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr><tr><td>ALERT</td><td>2</td></tr></table><p>Signal Group: CA/CS, CLK, DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~BFF3EFA1-3165-420F-B117-A14AB9388D70~Length Matching"><h2>Length Matching</h2><table><caption>SODIMM 1DPC Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>CLK_P</td><td>-</td><td>DQS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-38</td><td>63.5</td></tr><tr><td>DQ</td><td>-</td><td>DQS</td><td>Byte (x8)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-0.5</td><td>0.5</td></tr><tr><td>DQS</td><td>-</td><td>DQS</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_P</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CS</td><td>Rank</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-2.5</td><td>0</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-6</td><td>6</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>Across-channel</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr></table></section><section id="DCA95F42-2265-4222-8E71-165685B98A57"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>20</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="CB06BE7C-8508-41F2-844B-6B3F9E0921B0"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="66145E27-582A-4AAF-92C9-86A267D82B18"><h2>Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>16</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="EEBEA653-C381-4DC9-884A-BC6F29E2C75E"><h2>Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>3</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="66AC0560-898C-4A11-ADF1-999EDAF1AC1F"><h2>Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="C9FB57DC-97AC-439C-B221-81C2F4980E29"><h2>Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>5.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="8DD11CFF-A3C6-4E68-8AC7-12D10C613154"><h2>Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="CB20DC96-8C8C-41C9-8AB8-18873EC2B038"><h2>Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>8</td></tr><tr><td>BO2</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="FBB8677A-0FC5-40D0-B4B7-2B40C70692B5"><h2>Mainstream, Mid Loss (ML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>13</td></tr><tr><td>BO2</td><td>SL</td><td>25</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>10</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="EF616981-647D-4790-BBF1-9843C7D2EF91"><h2>Mainstream, Mid Loss (ML), ALERT, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: ALERT</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), ALERT, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>7</td></tr><tr><td>BO2</td><td>MS</td><td>10.2</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="D72AF912-BB9B-49AE-B5EA-E7E0B51F9151"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="02824E19-D5AD-417D-8C3D-EC04F6B5140F"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>5.6</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="1A5A87BC-E056-4507-A4E9-87D4F041C62C"><h2>Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.7</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="56ABD7AF-8801-47EF-B9BF-6B47FE80B51F"><h2>Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td></tr><tr><td>BO2</td><td>SL</td><td>2</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max Total Length is inclusive of Package Length</p></section><section id="BD557EAB-A075-4438-ABFA-76CE8341DD38"><h2>EMC General Considerations</h2></section><section id="7E467C97-F0B6-489F-870D-FC98D5B734F2"><h2>Ground Ring</h2><p>PCB ground (GND) rings on all layers with GND PTH vias are recommended along the edge of the board. Multiple mounting holes should be used connecting the PCB GND to chassis ground. It can significantly reduce the PCB edge coupled noise. </p><div><div>Guidelines for PCB GND Ring and GND Stitching Vias</div><image src="assets/images/B7BDA140-3885-45D9-8ED2-70D8F958A31F.png" class="contentImage" /></div><p>Multiple GND stitching vias are required on all mechanical mounting pads including for internal device modules (e.g. SSD, WiFi module) and I/O connectors (e.g. USB, DP) throughout the platform.</p><div><div>Ground Ring with Ground Vias</div><image src="assets/images/236A2050-523F-440C-9456-06CD3B267F6F.png" class="contentImage" /></div></section><section id="26A8F174-F482-4C72-826A-9CA7A775513A"><h2>Connector Decoupling</h2><p>Place a decoupling capacitor (0.1 uF, 0402 or smaller) on the power pins of all internal and external connectors to reduce power noise. These connectors include HDMI, DP, eDP, USB, Type C, FPC connectors, M.2, PCIe edge connector, etc.</p><div><div>Decoupling Capacitors Placement on Connector Power Pins</div><image src="assets/images/662275EE-4FF1-4A41-A785-088F64364A6A.jpg" class="contentImage" /></div></section><section id="265AF3B9-C001-483D-B780-BA9158300874"><h2>Crossing Splits in Reference Plane</h2><p>Crossing a split in the reference plane increases emissions from signal traces.  Avoid crossing plane splits by moving the traces or reshape the reference plane.</p><div><div>Avoid Signal Traces Routings Across Split Planes</div><image src="assets/images/2BE757C4-BA4B-49F7-BDFD-F4CE4874AF37.jpg" class="contentImage" /></div></section><section id="4B56FED9-C59B-4F21-B298-60BA07163CEB"><h2>Reference Discontinuity</h2><p>Changing reference plane from GND to power plane, or from power plane A to power plane B, may significantly increase noise emission. It is recommended to have stitching capacitors (0.1 uF, 0402 or smaller) to bridge the two reference planes and provide current return path and the stitching capacitor must be placed as close as possible to the signal trace.</p><div><div>Reduce Signal Referencing Discontinuities Impact</div><image src="assets/images/6DA3C87F-DA11-4BE2-8737-27DA2A0F53F3.png" class="contentImage" /></div></section><section id="E9555551-2ABD-4A61-BB3A-1AEE9D7D9DC1"><h2>Crystal RF Immunity</h2><p>The crystal oscillator that provides the input clock to the processor has been identified to be very sensitive to RF power from nearby radios. Radiated power from internal WWAN and WLAN antennas as well as from external WWAN/ WLAN devices placed near the platform can couple to the crystal and corrupt the clock signal causing issues such as screen flickering and system hang. Similarly, the crystal used with the Thunderbolt retimer is very sensitive to RF power, and noise from nearby antennas can result in connection loss with the device plugged into the Thunderbolt port. Refer to retimer collaterals in the EMC/RF Reference Documents section for XTAL specifications. The following RF Immunity Guidelines apply to both the 38.4 MHz crystal, RTC (real-time clock) crystal as well as the Thunderbolt retimer crystal.</p><ul><li><p>Follow crystal routing guidelines very carefully. (Refer to XTAL section under High Speed I/Os chapter).</p></li><li><p>Implement a ground ring surrounding crystal and related components. Refer to the figure below. Do not connect external load caps to GND ring, but rather directly to GND plane on adjacent layer.</p></li><li><p>Use a shielded crystal component.</p></li><li><p>Ensure that clock and high-speed I/O traces are not routed in proximity to the crystal components and traces (XTAL_IN/OUT).</p></li><li><p>Place crystal far away from antennas and potential RF power coupling paths such as unshielded/ungrounded cables. The exact distance needed depends on the platform design. Platforms without board shield may have higher risk.</p></li><li><p>Chassis shielding and design plays a critical role in RF immunity. Refer to the EMC Mechanical Considerations section and collateral #602554.</p></li></ul><p>The following RF guidelines apply to RTC (real-time) crystal:</p><ul><li><p>Reserve a placeholder for the RF cap on the power plane for RTC. The capacitance of the stuffed RF cap can be tuned with respect to the potential unintended RF power. The footprint should be as close as possible to processor side.</p></li></ul><div><div>RF Capacitor Placement Recommendation for RTC Crystal</div><image src="assets/images/03873799-67EA-4708-8E4B-3F1B3055845F.png" class="contentImage" /></div></section><section id="98C6C779-9B6E-4022-95D9-2DCABE5642A5"><h2>Crystal Ground Ring Requirements</h2><p>Adding a ground ring surrounding the crystal component, related components and routing can help reduce RF immunity risk.</p><div><div>Guidelines for Crystal Ground Ring Implementation and Components for RF</div><image src="assets/images/459B454A-C04E-4F74-9AD4-77F0955E6A8F.png" class="contentImage" /></div></section><section id="D5F523FA-8A93-46EA-971E-00F836C05E3F"><h2>Memory RFI Mitigation</h2><p>Memory interface and DRAM devices generate narrowband and broadband RFI noise. The noise may interfere with radio bands. The following guidelines help to reduce the RFI risk due to memory.</p></section><section id="5BB0745F-A092-4BA7-88BE-35C94C38D28C"><h2>Memory RFI Mitigation Consideration</h2><table><tr><th>Design Area</th><th>Recommendations </th></tr><tr><td>Memory signals on Type-4 board</td><td>Full stripline routing required </td></tr><tr><td>Memory signals main routing on Type-3 boards </td><td>Main routing full stripline required  </td></tr><tr><td>Memory signals breakout routing on Type-3 boards </td><td>DQ microstrip breakout signal = 6.5 mm CLK, WCK, DQS, CA microstrip breakout signal = 9 mm </td></tr><tr><td>Memory device (SODIMM, solder down memory, LPCAMM2) shielding </td><td>Shield requirement depends on antenna placement and system design.  Refer to the PDG chapter â€œOn-Board Shieldingâ€. </td></tr><tr><td>Embed memory power plane in inner layers of the board </td><td>Follow â€œPower Integrity Recommendationsâ€ for memory power plane closely to embed these power planes. If embedding memory power plane is not possible, recommend either to shield exposed power plane or to add placeholders for RF capacitors. </td></tr><tr><td>DDR Radio Frequency Interference Mitigation (RFIM) Feature  </td><td>Recommended. Refer to RFIM white paper (Document # 640438) </td></tr><tr><td>Antenna barricade technology </td><td>Recommended. Refer to â€œAntenna Barricade technologyâ€ section under â€œEMC Mechanical Considerationsâ€ PDG chapter or contact Intel for more information. </td></tr><tr /></table></section><section id="9E37C9E9-2029-4A9B-802A-73591827DCB5"><h2>Memory Signals Design Guidelines</h2><p>For Type-4 board, it is recommended that memory signals (DQ/ CLK/ DQS/ WCK/ CA) are fully routed in inner layers.  
For Type-3 board, it is recommended that main route of memory signals is routed as stripline; with minimum microstrip breakout and break-in length allowed, as shown in table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing.  </p><table><tr><th>Signal Types</th><th>Total Microstrip Breakout Length (mm)</th></tr><tr><td>DQ</td><td>&lt;= 6.5</td></tr><tr><td>CLK, WCK, DQS, CA</td><td>&lt;= 9</td></tr><tr /></table><p>* Break-in microstrip length should be â‰¤ 1.5 mm based on system dependency. </p><div><div>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</div><image src="assets/images/997CA6C3-7854-4BAA-94D8-E817A416D2FA.png" class="contentImage" /></div></section><section id="D05F4795-0290-4F2B-AC3D-3B80F1129318"><h2>Memory Power Plane Routing Guidelines</h2><p>It is strongly recommended to embed memory power planes in inner PCB layers with reference to solid ground on adjacent layers. Prioritizing embedding VDDQ over VDD2.  For more details, refer to â€œPower Integrity Recommendationsâ€ to embed these power planes. Minimize exposure of memory power plane size on top and bottom layer of the board and keeping minimum routing for BGA and capacitors only.  </p><p>If embedding memory power plane is not possible, please consider either one of the following recommendations: </p><ul><li><p>Option 1: Consider covering exposed memory power planes with shield or absorber.</p></li><li><p>Option 2: Consider adding placeholders for platform RF capacitors to mitigate power plane noise. Refer to the figures and guidelines below. </p></li></ul><div><div>Exposed Memory Power Plane RF Decoupling Capacitors</div><image src="assets/images/698ACB27-CFF5-4057-8D10-227B8018282F.png" class="contentImage" /></div><p>RF decoupling capacitors placement in processor area:</p><ul><li><p>12pF (0402) or 15pF (0201) </p></li><li><p>&lt; 4 mm proximity from BGA of processor memory power plane</p></li><li><p>2 to 3 capacitors are recommended</p></li><li><p>Reserve as placeholder (capacitors unstuffed)</p></li></ul><p>RF decoupling capacitors placement in memory module area:</p><ul><li><p>12pF (0402) or 15pF (0201) </p></li><li><p>&lt; 4 mm proximity from pins of memory devices</p></li><li><p>At least 2 capacitors per memory module</p></li><li><p>Reserve as placeholder (capacitors unstuffed)</p></li></ul><p>2.4 GHz band effective RF capacitor values are to be found by RF interference measurements as their effectiveness depends on RF capacitor size, locations, number, and pad and via parasitic. Begin with RF capacitor values tested on Intel reference board and refine them further as needed.</p><p>The figures below show an example of RF decoupling capacitor placement on VDD2 LPDDR5x memory down in Type4 PCB:</p><div><div>RF Decoupling Capacitor Placement on VDD2 LPDDR5x Memory Down in Type 4 PCB</div><image src="assets/images/66E40113-84C3-4591-8BEF-A2389BE3B36E.png" class="contentImage" /></div></section><section id="7EB4343A-1A17-4EC9-BFD5-091FA4FC055C"><h2>Memory Power Plane Routing Guidelines (Internal)</h2><ul><li><p>RF capacitor stuffing option: Stuffed for internal validation</p></li></ul></section><section id="DC9382FF-A370-47E8-A100-24CA73DEC0AF"><h2>Memory Devices</h2><p>Memory devices (ex. DRAM, SODIMM, LPCAMM2) can radiate broadband and narrowband RFI noise and may cause radio frequency interference. A combination of EMI shield and antenna placement is one of the solutions to mitigate noise from memory devices. </p><p>SODIMM memory devices can cause higher RFI noise than the soldered down DRAM devices and it is recommended to use an EMI shield for the SODIMM memory devices and/or use the DDR RFI Mitigation (RFIM) feature. </p><p>Refer to the sections â€œOn-Board Shieldingâ€ and â€œIntel DDR RFI Mitigation (RFIM) Software Featureâ€ for more information.</p></section><section id="315ABF29-E558-4B06-84FF-9D4973DA6CB3"><h2>LPCAMM2 PCB Design Guidelines</h2><ol><li><p>Avoid exposed power planes  </p><ul><li><p>Avoid exposed memory power plane on top and bottom side of motherboard. Distribute GND stitching vias across the GND plane.  </p></li><li style="list-style-type:none;"><div><div>Avoid Exposed Memory Power Plane on Top and Bottom Side of Motherboard</div><image src="assets/images/B5425D12-5BC5-4FC2-A1CB-088D997B2DF6.png" class="contentImage" /></div></li></ul></li><li><p>LPCAMM2 back plate grounding and module retention screws</p><ul><li><p>For improved RFI performance, it is recommended to ensure a ground connection between the LPCAMM2 module and the PCB.</p></li><li><p>Expose ground pads with multiple ground stitching vias around mechanical mounting/screw holes on the bottom side of the motherboard PCB (to allow ground contact of the back plate). </p></li><li><p>A back plate with a custom nut (or EMIâ€¯washer, alternatively) is recommended to ensureâ€¯ground connection between back plate and PCBâ€¯bottom layer ground.  </p></li><li><p>The recommended back plate and threaded insert/custom nut dimensions are the following figure (in mm). </p></li><li><p>Conductive screws without any coating/paint are recommended to secure the module to the motherboard. The screw's dimensions guidelines (in mm) are based on a recommended LPCAMM2 module-level shield.  </p></li><li style="list-style-type:none;"><div><div>Provide solder mask opening for GND (VSS) around mounting holes</div><image src="assets/images/BF1BD646-B00B-4BE3-8C09-3468DBF37453.png" class="contentImage" /></div></li><li style="list-style-type:none;"><div><div>Back plate with threaded insert or nut for ground contact to PCB</div><image src="assets/images/A70E71CB-F595-4757-AD7A-979FEE3E094D.png" class="contentImage" /></div></li><li style="list-style-type:none;"><div><div>Recommended LPCAMM2 module screw dimensions</div><image src="assets/images/648D5F5B-8357-40CD-BECC-EF7654B511A4.png" class="contentImage" /></div></li></ul></li><li><p>LPCAMM2 Module-level Shield </p><ul><li><p>A module-level EMI shield can be installed on the LPCAMM2 module as illustrated in the pictures below. The shield must make ground contact to the ground ring on the periphery of the module. A top plate/EMI shield with conductive foam gaskets can be used to achieve the ground contact of the shield with the module PCB. The figures below show the recommended dimensions for the shield and conductive gaskets.  </p></li><li style="list-style-type:none;"><div><div>Optional on-module shield for LPCAMM2</div><image src="assets/images/57EB32D8-773B-439B-88B3-909493968CA8.png" class="contentImage" /></div></li><li style="list-style-type:none;"><div><div>Recommended dimensions for LPCAMM2 on-module shield</div><image src="assets/images/7A43F45B-1D8E-47C7-8A92-129AA0BA23ED.png" class="contentImage" /></div></li><li style="list-style-type:none;"><div><div>Critical dimensions for conductive gasket for LPCAMM2 on-module shield</div><image src="assets/images/1FD85D72-DD7A-463F-8938-E7E4FD5C0A4F.png" class="contentImage" /></div></li></ul></li><li><p>RFI-friendly LPCAMM2 connector option</p><ul><li><p>To mitigate noise radiation from the LPCAMM2 connector, an optional RFI-friendly connector has been developed with connector vendors. The connector design is comprised of a thin metal shield layer along the periphery of the connector. The shield layer may wrap around the entire connector or only along the south-edge of the connector near the differential pins. The shield layer should contact the module ground and PCB ground using compression contacts. An illustration of the connector is shown below. Customers should contact their LPCAMM2 connector vendor for part numbers and details.  </p></li><li style="list-style-type:none;"><div><div>RFI-friendly LPCAMM2 Connector</div><image src="assets/images/50E90BBE-6D75-4AA1-8BE1-683B9AFBEBD8.png" class="contentImage" /></div></li></ul></li></ol></section><section id="45305F9A-E4E0-4539-9DE0-804D4C156E06"><h2>Intel DDR RFI Mitigation (RFIM) Software Feature</h2><p>DDRâ€¯RFIM is a frequency-shiftingâ€¯RFI-mitigation software feature.â€¯ The DDR RFIM feature is primarily aimed at resolving narrowband RFI from memory (DDR and LPDDR technologies and both soldered-down and modules) forâ€¯the Wi-Fi in high frequency bands (5 to 7GHz). By changing theâ€¯DDR data rate, using Intel dynamic voltage and frequency scaling (DVFS) technology, the narrowband memory noiseâ€¯at the clock harmonic frequency can be shifted out of a radio band of interest, thus mitigating RFI to the radio.â€¯The change of the DDR data rate is dynamic based on the radio channelâ€¯in use. </p><p>Dynamicâ€¯DDR data rateâ€¯selection and controlâ€¯can be done at the request of the Intel integratedâ€¯Wi-Fiâ€¯firmware (CNVi) orâ€¯at the request of Intelâ€™s DTT DDR RFIM policy. In systems with CNVi installed, the feature is enabled by default. In systems with discrete Intel or 3rd party Wi-Fi, the DDR RFIM policy must be enabled in DTT. For both cases, the OEM has the option to customize the DDR RFI table (list of Wi-Fi channels affected by each DDR frequency of the system) based on the measured platform noise. </p><p>Intel also offers a semiautomatic tool to characterize the platform DDR noise and customize the DDR RFI table that is an input to RFIM. It is highly recommended to use the tool to characterize the noise from the different memory DVFS points. Please refer to white papers #640438 and #816192 for detailed information. </p></section><section id="C48930DF-B0C2-4433-9738-FC4279A3E660"><h2>DLVR RFI Design Guidelines</h2><p>The Digital Linear Voltage Regulator (DLVR) may induce RF noise on input power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to DLVR. </p></section><section id="96977225-6E81-4206-BF0D-CD705A7E3AD9"><h2>Minimize DLVR Input Power Planesâ€™ Exposure</h2><p>It is recommended that the DLVR input power plane (VCCCORE) size be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section><section id="DD4F9B69-4043-4F46-BDEC-C837535C7C66"><h2>RF Decoupling Capacitors on DLVR Input Power Planes</h2><p>High-frequency decoupling capacitors on the DLVR input power plane(s) can help in DLVR noise-reduction. Since there are system-level dependencies for the RFI, in certain scenarios (like a system with aggressive antenna placement to DLVR input power plane or WWAN radio), it is recommended to have placeholders for decoupling capacitors. The following table and figures show the recommended values and placement for the decoupling capacitors and an example of layout implementation. </p><div><div>RF Decoupling Capacitor Guideline for DLVR</div><image src="assets/images/BC8C05C5-CA01-434C-B39D-D93C6B6FB585.png" class="contentImage" /></div><div><div>Example of RF Cap Placement for DLVR power plane</div><image src="assets/images/EE398F68-B167-40CB-8419-F1679CEA93A5.png" class="contentImage" /></div></section><section id="151A6667-6871-45C1-982E-59A0BCE5F7E1"><h2>NPU RFI Mitigation</h2><p>Neural Processing Unit (NPU) operates in a wide range of frequencies and its maximum operation frequency is getting higher gen-over-gen. NPU maximum frequency may operate at Wi-Fi band and interfere with Wi-Fi channels depending on the workload. Intel may update this content based on internal validation. Please contact Intel representative for details. </p></section><section id="62BC65EA-4A1E-4338-8D0F-4FF65AD15E49"><h2>NPU RFI Mitigation Considerations</h2><p>The following recommendations apply to the system that supports NPU maximum frequency of Wi-Fi frequency band:</p><table><tr><th>Design Recommendation</th><th>Details</th></tr><tr><td>Proper thermal grounding</td><td>Refer to â€œEMC Mechanical Considerationsâ€ PDG chapter for example.</td></tr><tr><td>Reserve on-board shielding especially SOC area or core area</td><td>Ensure proper shielding ground contact for shielding effectiveness. Refer to â€œShielding Ground Contactâ€ PDG section under â€œOn-Board Shieldingâ€ chapter for details. </td></tr><tr><td>Antenna Barricade Technology</td><td>Refer to â€œAntenna Barricade Technologyâ€ PDG section under EMC Mechanical Considerations chapter for more details. </td></tr><tr><td>Implement NPU power plane (VCCSA) RF decoupling capacitor placeholder</td><td>Refer to â€œRF Decoupling Capacitors on NPU Power Planesâ€ PDG section for guidelines. </td></tr><tr><td>Minimize NPU power plane size (VCCSA) on top and bottom of the motherboard</td><td /></tr><tr /></table></section><section id="9D39F72D-23DD-4ACD-AD9F-38DE910D0D3D"><h2>RF Decoupling Capacitors on NPU Power Plane</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCSA (NPU power plane). These decoupling capacitors may help in reducing potential NPU noise in certain scenarios such as a system with aggressive antenna placement to NPU power plane. The following table and figure show the recommended values and placement for the decoupling capacitors:</p><div><div>RF Decoupling Capacitor Guideline for NPU Power Plane</div><image src="assets/images/482616B8-A95C-4F3B-99EC-10342226BDE1.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor</th><th>NPU RF Capacitors for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case 1</td><td>Directly underneath pair of NPU power via and GND vias (Directly from BGAs) on the plane</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>Preferred placement for RF decoupling capacitors.
Capacitors are recommended to be placed directly underneath the pair of NPU power via - GND vias at bottom layer or at least within the processorâ€™s shadow area. The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands. </td><td>StuffedÂ </td></tr><tr><td>Case 2</td><td>â‰¤ 5mm from NPU power via BGA </td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF) </td><td>The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.</td><td>StuffedÂ </td></tr><tr><td>Case 3 (Not Recommended)</td><td>&gt; 5mm away from NPU power via BGA </td><td>Not recommended </td><td>RF capacitors are NOT effective for RFI reduction in this location of placement.</td><td>StuffedÂ </td></tr><tr /></table></section><section id="F3C737E0-5A58-41EA-A2B0-A3C1F0CC1688"><h2>Graphic (GFX) Power Planes RFI Design Guidelines</h2><p>Graphics (GFX) may induce RF noise on power planes or rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to GFX power planes. </p></section><section id="15C182A6-AE9A-4AC6-85F4-0F0EF399C727"><h2>RF Decoupling Capacitors on GFX Power Planes</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCGT (GFX power plane). These decoupling capacitors may help in reducing potential GFX noise in certain scenarios such as a system with aggressive antenna placement to GFX power planes. The following table and figure show the recommended values and placement for the decoupling capacitors:</p><div><div>RF Decoupling Capacitor Guideline for GFX Power Planes</div><image src="assets/images/340D218A-BA1B-4A05-AF21-0EB10FA85C54.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor</th><th>GFX RF Capacitors for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case 1</td><td>Directly underneath pair of GFX power via and GND vias (Directly from BGAs) on the plane</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>Preferred placement for RF decoupling capacitors.
Capacitors are recommended to be placed directly underneath the pair of GFX power via - GND vias at bottom layer or at least within the processorâ€™s shadow area. The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.
 </td><td>StuffedÂ </td></tr><tr><td>Case 2</td><td>â‰¤ 5mm from GFX power via BGA </td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF) </td><td>The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.</td><td>StuffedÂ </td></tr><tr><td>Case 3 (Not recommended)</td><td>&gt; 5mm away from GFX power via BGA </td><td>Not recommended </td><td>RF capacitors are NOT effective for RFI reduction in this location of placement.</td><td>StuffedÂ </td></tr><tr /></table></section><section id="BBE34F0E-1FC3-4490-AAC5-1E76C3311E37"><h2>HSIO RFI Mitigation</h2><p>Exposed high speed I/O routing traces are considered as RFI source. The RFI level depends on interface signal characteristics such as data rate and distance between antenna and signal trace.</p></section><section id="9A1BB24D-5193-45E8-98FB-3BFD413E7759"><h2>Minimize Exposed High Speed I/O Channel Routing</h2><p>It is recommended that the routing of I/O interfaces in the table below be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout region and the routing at the connector region. Please refer to the table below for maximum microstrip length.  </p><table><tr><th>Interface</th><th>Data Rate</th><th>Max Routing Length at Breakout Region (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th><th>Note</th></tr><tr><td>eUSB2 </td><td>480 Mbps </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>UFS reference clock </td><td>38.4MHz </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td>Add a placeholder shunt capacitor (0402 or 0201 size) near to UFS device.  
Refer to UFS Reference Clock PDG chapter for more information about capacitor placement.</td></tr><tr><td>UFS 4.0 Gear 5 </td><td>20 Gbps (Rate A),  
23.32 Gbps (Rate B) </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>CNVio3 (STEP)</td><td>12 Gbps</td><td>Refer to CNVio3 section under High Speed I/Os chapter)</td><td>Refer to CNVio3 section under High Speed I/Os chapter)</td><td>Not applicable</td><td>Keep out distance of CNVio3' signals (microstrip) to Wi-Fi antenna &gt; 15 mm. 
Refer to Intel document #610694 for the latest Intel Wi-Fi module RFI/EMC recommendations.</td></tr><tr><td>DMIC Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>eDP 1.5</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.0</td><td>5.94 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.1</td><td>12 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe4</td><td>16 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4 Add-in Card Clock Topology or PCIe Gen4 Device Down Clock Topology (under High Speed I/Os) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe5</td><td>32 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen5 Add-in Card Clock Topology or PCIe Gen5 Device Down Clock Topology (under High Speed I/Os) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe Refclk</td><td>100 MHz</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4/Gen5 Add-in Card Clock Topology or PCIe Gen4/Gen5 Device Down Clock Topology (under High Speed I/Os) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>SPI Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>TBT5</td><td>80 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen1Type A</td><td>5 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen2Type A</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr /></table><p>For mechanical information, please refer to EMC Mechanical Considerations section. </p></section><section id="A5AC9CE9-18B2-4389-9868-5224090EFEB6"><h2>eDP RFI Mitigation</h2></section><section id="C027D768-CFB0-44AE-87B2-922ED91EE190"><h2>RF Interference from Embedded Display Port (eDP) Interface and TCON</h2><p>In mobile designs, RF interference from eDP interface has become more problematic due to the increase of thinner and lighter devices, which limit options for effective cable shielding and antenna isolation. While the data rates increase, the high-frequency data and clocks generate RF noise that falls into Wi-Fi radio bands. Besides RF noise from eDP, timing controller (TCON), used to convert the eDP signal and drive the individual pixels of the display, could be another source of interference.</p></section><section id="5D0642A1-D46D-486D-99CD-9BFB995B50E2"><h2>Narrowband Spur Noise from eDP Data and TCON Clock</h2><p>To prevent interference with radio bands, select the eDP data rates that ensure the fundamental frequencies and harmonics of the eDP signals do not fall into Wi-Fi radio bands. The eDP data rates 2.43 Gbps and 6.75 Gbps should be avoided to mitigate the RF noise impact on Wi-Fi radios. Other mitigation solutions such as using high-quality shielding cable for eDP and TCON connection/board or enabling spread spectrum clocking may provide effective but limited noise reduction as an alternative solution.</p><div><div>Mitigate RF interference by preventing using data rate falling into Wi-Fi radios</div><image src="assets/images/CA610213-0CDE-497F-B8CF-79A79DAACB94.png" class="contentImage" /></div><div><div>TCON clock noise falling into Wi-Fi bands</div><image src="assets/images/BB296C35-832E-4F26-8F39-597CACDA8C64.png" class="contentImage" /></div></section><section id="AACA2072-F601-4795-8D98-8491ACFF0716"><h2>eUSB2V2 (Internal Validation)</h2><p>It is recommended that eUSB2V2 routing be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout region and the routing at the connector region. Please refer to the table below for maximum microstrip length.  </p><table><tr><th>Interface</th><th>Max Routing Length at Breakout Region (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th></tr><tr><td>eUSB2V2</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td></tr><tr /></table></section><section id="F1A181B0-C15C-4A43-8AF1-DB2DF91481DE"><h2>EMC Component Selection</h2></section><section id="179090EC-B176-4470-9495-2314ED864DF4"><h2>Common Mode Choke Selection</h2><p>The common mode choke (CMC) selection is shown below.</p><p>Alternatively, PCB CMC can be also considered for eDP 1.4, eDP 1.5, Type-C USB+DP (10 Gbps), USB3.2 Gen 1 and USB3.2 Gen2 signal. Refer to #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table><tr><th>InterfaceÂ </th><th>Data RateÂ </th><th>CMC PlacementÂ </th><th>CMC Cutoff Frequency (3dB Bandwidth)Â </th><th>CMC Insertion LossÂ </th><th>CM Rejection (10-dB Band)Â </th><th>$[internal] Reference PartÂ </th></tr><tr><td>eDP 1.5Â </td><td>8.1 Gb/sÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&gt; 10 GHzÂ </td><td>&lt; 1.2 dB @ 5 GHzÂ </td><td>1.8 - 3.8 GHzÂ </td><td>NFG0QHB372HS2Â </td></tr><tr><td>HDMI 2.0Â Â Â </td><td>â‰¤ 6 Gb/sÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&gt; 6 GHzÂ </td><td>&lt; 0.35 dB @ 1.5 GHz, â€‹&lt; 0.5 dB @ 3.0 GHz </td><td>0.3 - 3.8 GHzÂ </td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.1Â </td><td>12 Gb/sÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&gt; 10 GHzÂ </td><td>&lt; 1.0 dB @ 6 GHzÂ </td><td>0.3 - 3.8 GHzÂ </td><td>NFG0QHB372HS2Â </td></tr><tr><td>USB3.2 Gen 1/2 Type A</td><td>â‰¤ 10 Gb/sÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&gt; 7.5 GHzÂ </td><td>&lt; 1.5 dB @ 2.5 GHz, &lt; 1.2 dB @ 5 GHzÂ </td><td>1.8 - 3.8 GHzÂ </td><td>NFG0QHB372HS2Â </td></tr><tr><td>eUSB2.0* </td><td>480 Mb/s </td><td>&lt; 25 mm routing length from connectorÂ </td><td /><td>&lt; 0.2 dB @ 240 MHz </td><td>0.5 - 2.0 GHz </td><td>DLW21SN900SQ2</td></tr><tr /></table><p>*  Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB2.0 and eUSB2.0. </p><p>Higher impedance CMC generally have a greater damaging effect on signal quality. Signal quality must be checked for low-speed, full-speed and high-speed USB operations in case if high impedance component is used. </p></section><section id="ED208A53-C032-4243-AFC4-88F92A24CBE3"><h2>CMC Placement Guideline for USB3 Interface</h2><table><tr><th>Port Usage Scenario</th><th>CMC Guideline</th></tr><tr><td>USB3 only</td><td>Place Tx CMCs; Rx CMCs are optional</td></tr><tr><td>USB3 &amp; DP</td><td>Place both Tx and Rx CMCs due to emission from DP </td></tr><tr><td>USB3 &amp; TBT</td><td>Do not place either Tx or Rx CMCs</td></tr><tr /></table></section><section id="ECBD5BE9-C40F-4BCF-B54D-3CBBF6D8C74B"><h2>ESD Diode Selection</h2><p>ESD diode selection recommendations below only apply to interfaces with:</p><ul><li><p>Hotplug input/output port application (external ports that exposed to end user)</p></li><li><p>Direct connection between SOC and connector (Eg, without redriver / retimer in between)</p></li></ul><p>For interfaces that require retimer:</p><ul><li><p>Intel retimer: Please refer to Thunderbolt retimer or controller documentation for more details, document number can be found in PDG chapter â€œEMC/RF Reference Documentsâ€.</p></li><li><p>Third party retimer: Customer may contact vendor for necessary ESD protection.</p></li></ul><p>For further ESD design optimization, customers may refer to Chapter â€œSystem Efficient ESD Design (SEED)â€ for more details.</p><table><tr><th>InterfaceÂ </th><th>Data RateÂ </th><th>ESD Diode PlacementÂ </th><th>ESD Diode Shunt CapacitanceÂ </th><th>ESD Diode RdynÂ </th><th>ESD Diode Reverse Working VoltageÂ </th><th>$[internal]Reference PartÂ </th></tr><tr><td>HDMI 2.1 Direct Connect Rate â‰¤ 6 Gbps (Data)Â Â Â </td><td>â‰¤ 6 GbpsÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&lt; 0.4 pFÂ </td><td>&lt; 0.5 OhmÂ </td><td>4.0 VÂ </td><td>PESD4V0Z1BSFÂ </td></tr><tr><td>HDMI 2.1 Direct Connect Rate &gt; 6GbpsÂ (Data)</td><td>&gt; 6 GbpsÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&lt; 0.4 pFÂ </td><td>&lt; 0.5 OhmÂ </td><td>4.0 VÂ </td><td>PESD4V0Z1BSFÂ </td></tr><tr><td>HDMI connector HPD/DDC pinsÂ </td><td>â€¯Â </td><td>&lt; 25 mm routing length from connectorÂ </td><td>â€¯Â </td><td>â€¯Â </td><td>5.0 VÂ </td><td>PESD5V0H1BSFÂ </td></tr><tr><td>USB3.2 Gen1/2 Type A</td><td>â‰¤10 GbpsÂ </td><td>&lt; 25 mm routing length from connectorÂ </td><td>&lt; 0.35 pFÂ </td><td>&lt; 0.5 OhmÂ </td><td>3.3 VÂ </td><td>PESD3V3Z1BSFÂ Â </td></tr><tr /></table></section><section id="6D473489-A13C-42D4-B73B-04B94C39D154"><h2>Other Component Selection</h2><table><tr><th>Interface/ IO Connector</th><th>Component Requirement</th><th>Recommended Details</th><th>$[internal] Reference Part</th></tr><tr><td>Type C Connector ESD Protection (#1)</td><td>ESD protection for Tx/Rx, CC, SBU lines</td><td>Refer ESD Diode Selection chapter for more details.</td><td /></tr><tr><td>Type C Connector D+/- (#2)</td><td>ESD and CMC protection for USB 2 data lines</td><td>Refer ESD diode selection and Common mode choke selection chapter for more details respectively.</td><td /></tr><tr><td>Type-C connector CC pins (#3)</td><td>Decoupling capacitors on CC1 and CC2 pins</td><td>Refer to USB PD controller Specification, if not 200 pF is recommended.</td><td /></tr><tr><td>Type-C connector Tx/ Rx AC caps (#4)</td><td>AC caps for Tx, Rx lanes</td><td>In order to avoid EOS damage due to shorting between VBUS and adjacent pins, AC cap with voltage rating &gt;= 50 V VBUS maximum voltage rating is required for both Tx and Rx lanes; consider EPR requirement if applicable.  The AC cap needs to be next to the connector and followed by ESD diode. Refer to SI PDG for values/placement.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Ferrite bead on VBUS (#5)</td><td>Optional. 
Selection based on current rating requirement of the platform.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Decoupling capacitors on VBUS signal pins (x4) (#6)</td><td>Refer to Type-C Specifications for more details. (If no specific value is given then it is recommended to use 0.1 uF, 0402 or smaller)</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>VBUS ESD Protection (#7)</td><td>Select the TVS diode as per the VBUS voltage ratings. </td><td /></tr><tr><td>AC JACK (#8)</td><td>Ferrite bead on power and ground pins of AC JACK</td><td>Ferrite bead rated current&gt;=Maximum current rating for the power line.

Selection criteria: &gt;80 Ohm Impedance between 100-300 MHz</td><td>BLM18SG121TN1 (up to 3 A); BLM31SN500SH1 (up to 12 A)</td></tr><tr><td>Touch SPI Interface</td><td>Placeholder for shunt capacitor</td><td>Touch SPI interface nets are single ended nets operating at &gt;=20MHz frequency, so recommended to have shunt capacitor placeholder for clock and IO nets. </td><td>27pF (placeholder)</td></tr><tr><td>Voltage regulator </td><td>EMI filter at the voltage regulator input pin (ferrite bead)</td><td>Optional. 
Switching Voltage regulators can show broadband noise in the LTE low band, adding ferrite bead can help in reducing the noise. Ferrite bead selection is based on the current rating of the voltage regulator input pin.</td><td>ILHB1206ER121V (up to 6A);
BLM31SN500SH1 (up to 12 A)</td></tr><tr /></table></section><section id="9F9EC29B-FF2E-4203-B131-C9BBE30A1B4E"><h2>Components for Type-C Interface</h2><p>The image below indicates various components added on the Type C connector for ESD, EMI and EOS protection. For more details about component selection refer â€œOther Component Selection (#1 to #7)â€ table.  </p><div><div>Components For Type C Interface</div><image src="assets/images/C081AE6C-2648-43B4-8CC6-A063190016BA.png" class="contentImage" /></div></section><section id="10FA4ED7-66B1-4594-806B-A4D60A52F47C"><h2>Ferrite Bead for Power and Ground Pins of AC Jack</h2><p>To prevent EMI noise passing through adapter cable adding ferrite bead at the connector pin can help. For more details refer to AC Jack (#8) details from â€œOther Component Selectionâ€ table. </p><div><div>Ferrite Beads for AC Jack</div><image src="assets/images/EEF66E93-912D-4E0C-826E-865DF80FACA5.png" class="contentImage" /></div></section><section id="4AFFF263-33E0-4442-B562-3D3B4A6915B7"><h2>System Efficient ESD Design (SEED)</h2><p>PDG Chapter â€œESD Diode Selectionâ€ serves as a general recommendation for system level ESD protection. To further optimize selection of ESD diode, customers may consider using SEED simulation concept during system design phase.

SEED defines an ESD robustness design concept that assures matching between PCB protection components and IC IO behavior during system ESD discharges event. It allows selection of ESD diode which is optimized based on IO characteristics and PCB design. It also promotes early assessment using a simulation to achieve first-time-right PCB design.  This design concept applies to hot plug input/output port applications, that includes USB2, USB3, Type-C, DisplayPort, and HDMI.</p><div><div>SEED Block Diagram</div><image src="assets/images/F31C94B5-9D91-4224-B44B-D29FB3D1A2DF.jpg" class="contentImage" /></div><p>SEED simulation deck is available in Advanced Design System (ADS) and HSPICE. Refer to Intel System Efficient ESD Design (SEED) Models User Guide (#702999) for step-by-step simulation guidance. Customers may contact the Intel representative for platform specific SEED Models.
</p><div><div>IntelÂ® SEED Analysis Template</div><image src="assets/images/257A279C-2091-4B59-83C6-2E625AE91456.jpg" class="contentImage" /></div></section><section id="B041C947-B463-412B-9566-1AAC48AEBE93"><h2>EMC Audio</h2></section><section id="7C5B0A5C-4747-4FF7-A156-F0AF872D5773"><h2>Audio ESD Protection</h2><p>Audio jack needs to have ESD protection. The ESD diodes need to connect to digital / chassis ground.</p><div><div>Audio Jack ESD Protection</div><image src="assets/images/A37F045D-0318-4D24-8EC5-108F1660C76B.jpg" class="contentImage" /></div></section><section id="A918719E-14D6-464D-B624-479F16E57979"><h2>DMIC EMI/ RFI Risk</h2><p>DMIC clock may have EMI/ RFI risk due to its high-order harmonics.  </p><p>It is recommended to have stripline routing and a placeholder for an RC filter before being routed in microstrip/ cable to reduce high-frequency harmonics. </p><p> The RC value may vary according to the board design to meet the electrical requirements.</p><div><div>Routing Requirements and RC Filter for DMIC Clock</div><image src="assets/images/FDFE8383-7154-40E5-B073-A77429A85393.jpg" class="contentImage" /></div></section><section id="323A3B88-2A8E-4B93-B15F-837B090ADEE1"><h2>Wi-Fi/WWAN Radios Performance vs. Platform Noise</h2><p>Noise from multiple aggressors, such as switching power supplies, high-speed digital clocks or data can generate harmonics or broadband noise that interferes with the radio bands on the platform. Noise could couple to the platform antenna hence reducing the radios performance like throughput, latency, and sensitivity by reducing the signal-to-noise ratio (SNR).</p><p>This section provides the RF platform noise threshold that can set the baseline for determining if the noise level in the radio bands is tolerable to maintain wireless performance, therefore ensuring the best user experience. To meet the noise requirement, customers could implement the mitigation solutions illustrated in the EMC General Considerations guidelines.</p></section><section id="E5FD9926-3D5C-45AB-85F3-7CA8FB709325"><h2>Platform Noise Threshold Recommendation</h2><p>Each type of noise source has its own characteristic noise profile therefore has its own frequency spectrum that could have a different impact on radio performance. Scrambled data signals for high-speed interfaces (e.g. USB 3.0, DDR5, PCIE) are broadband, covering a wide frequency range and radio band in the GHz range. On the other hand, clock signals are highly periodic and have a relatively narrowband spectrum, which leads to the generation of harmonics. Unlike scrambled data, these harmonics are periodic and predictable.</p><table><tr><th>Noise Profile</th><th>Wi-Fi In-band Noise Threshold (dBm/100 kHz)</th><th>WWAN In-band Noise Threshold (dBm/100 kHz)</th></tr><tr><td>Narrowband noise (&lt;= 600 kHz Bandwidth)</td><td>-106</td><td>-98</td></tr><tr><td>Broadband Noise</td><td>-117</td><td>-117</td></tr><tr /></table><p>The table above shows the recommended noise threshold based on experimental results. By artificially changing the noise profile and level, the figures below represent the throughput and sensitivity impact on Wi-Fi and WWAN. The noise threshold is defined according to the noise level that can ensure radio performance.</p><div><div>Wi-Fi Throughput Degradation by RF Noise Level</div><image src="assets/images/4BA8FBA9-527B-47C3-94E5-43DC4AC392B5.png" class="contentImage" /></div><div><div>WWAN Sensitivity Degradation by RF Noise Level</div><image src="assets/images/01433775-6C87-43D5-833F-1F4AB766CF35.png" class="contentImage" /></div></section><section id="D5DABDFE-4360-4F43-9142-D97CE68BC625"><h2>On-Board Shielding</h2><p>Platform on-board shielding can be an effective mitigation option against RF interference with Wi-Fi/WWAN/5G antennas. It can help to reduce the platform noise radiation and reduce susceptibility to external RF noise, particularly the memory and SSD.</p><div><div>General On-Board Shielding Consideration</div><image src="assets/images/D3777969-D3C0-4F2D-A001-4DD73F49A844.png" class="contentImage" /></div></section><section id="A36812C7-60A9-44E4-BCB4-1EB602B12453"><h2>Shielding Ground Contact</h2><p>To ensure good shielding effectiveness and minimum noise leakage it is critical to have proper electrical contact of the PCB ground layer with the shielding mechanical enclosure, ideally leaving no electrical openings. Poor grounding contact or gaps/seams in the shield can reduce the shielding effectiveness. Also, the size of any aperture and opening in a mechanical shield enclosure needs to be minimized, keeping it smaller than 2.5 mm. A conductive gasket can also be used to ground the shield to the PCB.</p><p>The following figure shows a general recommendation for spacing between grounding vias (S). The general recommendation is to use via spacing â‰¤ Î»/6 (e.g., approximately 4 mm for 7.5 GHz). To improve shielding effectiveness, use closer spacing. </p><div><div>On-Board Shield Grounding General Guideline</div><image src="assets/images/1F200668-34CC-45BF-90DB-78C3A9561E4D.png" class="contentImage" /></div></section><section id="DE1E0BE4-4145-4FD3-84DE-D0E9B8226582"><h2>Thermal and EMI Co-Design Considerations</h2><p>An integrated thermal and EMI shield co-design solution can be implemented in a system. The thermal/EMI shield solution needs to have proper electrical contact to the PCB ground layer to guarantee adequate shielding effectiveness.</p><p>An example of an EMI shield with co-optimized EMC-thermal solution consists of a large metal frame interposer that covers GPU, GDDR devices, GPU voltage regulator, processor, DDR devices and voltage regulator. The metal frame has an electrically conductive interface and connects to the on-board GND pad opening.</p><div><div>Example Implementation of EMC-Thermal Solution</div><image src="assets/images/88201941-7C83-4E1F-9538-7881102AF625.png" class="contentImage" /></div><div><div>Metal Frame Interposer with Electrically Conductive Interface to Board</div><image src="assets/images/296C4ED9-9DB1-4717-B6EB-DA150C25829C.png" class="contentImage" /></div></section><section id="1302FBB6-A1C1-4EF9-ACEF-CF9059F72A6B"><h2>EMC Mechanical Considerations</h2><p>Mechanical design of the system plays a critical role in meeting requirements for EMI, ESD, RFI, RF Immunity and EFT. The broad categories of consideration in mechanical design are chassis design, connector selection and grounding, high speed cable design and grounding. </p><ul><li><p>All faces of the chassis should have a conductive EMI coating (in cases where metallic chassis is not used) to provide RF shielding. The sidewalls of the chassis should also have a continuous EMI coating. </p></li><li><p>Conductive contacts between the faces of the chassis are required to reduce the size of the openings along the chassis seams (the faces of the chassis should make continuous electrical contact). </p></li><li><p>Avoid non-conductive coating/paint on screws that are used to secure the motherboard to the chassis or used between chassis faces and expose solder mask on the PCB for the screws to make contact to the PCB ground layers. </p></li><li><p>Large metal parts of the system should be connected to chassis ground at more than one point.  Examples of large metal parts include the PCB ground layers, chassis, metal frame of the display, metal casing of the camera modules, FPC cables, etc. Conductive gaskets or screws may be used to tie large metal structures together at multiple contact points. </p></li><li><p>The thermal solution (heat pipe, cold plate) should be grounded to eliminate or reduce any resonance effects that could couple noise in the vicinity of the thermal solution.  </p></li><li><p>Refer to Intel White Paper #602554 for further guidelines on the EMI coating thickness and selection criteria, conductive contact between chassis faces and thermal solution grounding. </p></li><li><p>The figures below illustrate the guidance for chassis design considerations:</p></li></ul><div><div>EMI Coating on Chassis Covers and Sidewalls</div><image src="assets/images/BA87BA93-1E38-44E6-B67C-1A5A738B917F.png" class="contentImage" /></div><div><div>Faces of the Chassis should make Continuous Electrical Contact</div><image src="assets/images/7F8A2191-D091-447A-A480-24C4F356D726.jpg" class="contentImage" /></div><div><div>Thermal Solution Grounding</div><image src="assets/images/BCA14FB3-F43E-4AEB-9BDB-6E9F4036B4D1.jpg" class="contentImage" /></div></section><section id="9CDAB6B5-64A0-4379-AEE9-BB550A66D69A"><h2>Type A Connector Selection</h2><ul><li><p>To minimize RFI, select a type A receptacle shell that has a backside shield with multiple ground contact points to the PCB ground layers. </p></li><li><p>Ensure that the mechanical latches form a ground contact with the plug shell when inserted. </p></li><li><p>Apertures/openings in the receptacle shell should be minimized. </p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets</p></li></ul></section><section id="AB38613B-2997-447B-A0F6-D1DF984F34BF"><h2>Type C Connector Selection</h2><ul><li><p>The receptacle shell should have  multiple connection points to the PCB ground layers. </p></li><li><p>Apertures in the receptacle should be minimized. If apertures are unavoidable, a maximum aperture size of 1.5 mm is recommended.</p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets.</p></li><li><p>The mid-plate in the connector receptacle should be directly connected to system PCB ground layers.</p></li><li><p>Select a connector where the RFI pad in the receptacle has multiple grounding contacts to the receptacle shell. </p></li></ul><p>The following figures illustrate the recommendations for USB Type C connector selection and for further details, refer to the USB Type C Cable and Connector Specification (<a href="https://www.usb.org/cable_connector)" target="_blank">https://www.usb.org/cable_connector)</a></p><div><div>Type-C Connector Selection</div><image src="assets/images/E3465A8B-E44A-4B52-A087-25BF1EDAB4C1.jpg" class="contentImage" /></div><div><div>Conductive Gaskets to Ground IO Connectors to Chassis</div><image src="assets/images/44B7C577-A5F2-4E84-8986-61255BCC9D10.jpg" class="contentImage" /></div></section><section id="AC3760C2-FDF3-4A04-87FF-A485C8DBD35D"><h2>Cable Routing and Shielding, Ground Cables to Chassis</h2><p>Electromagnetic noise can radiate from internal cables carrying high-speed signals causing RF interference or cables can couple noise to sensitive circuits or nets on the PCB and cause RF immunity issues. Internal cables should be well shielded to reduce the noise radiation from it. </p><p>The following are key considerations while selecting and designing with internal cables (FPC/FFC): </p><ul><li><p>The internal cable should be shielded with either full ground layers on top and bottom, or by using an EMI shielding film (silk screening with silver/copper ink, aluminum/copper film lamination). </p></li><li><p>For the shield to be effective, the shield layer should not be floating as a floating shield does not provide a return current path and may even make the noise radiation worse. To improve the ground contact of the shield, a direct PCB ground or chassis ground connection of the shield is recommended. Multiple grounding points may be needed for long FPCs (typically every 50mm) </p></li><li><p>The routing of the internal cables is also critical to reducing the amount of noise that can couple to the sensitive circuits. For further guidelines on cable routing, refer to Intel White Paper #602554.</p></li><li><p>The figures below illustrate the guidance for internal cable shielding and grounding </p></li></ul><div><div>Internal Cable Design Criteria for EMI</div><image src="assets/images/10D77385-BB72-423A-972E-587E67EF3BD7.jpg" class="contentImage" /></div><div><div>Direct PCB or Chassis Ground Connection of the Cable Shield</div><image src="assets/images/56CB182C-D261-4AB5-85CA-08E763B63DE7.jpg" class="contentImage" /></div></section><section id="1574EBBF-7FAC-4909-9562-07C735BBBD1A"><h2>Minimize ESD Chassis Entry Points</h2><p>It is recommended to design the chassis/system industrial design to minimize ESD entry and thereby improve the system level ESD protection. Following are two examples of ESD entry points and mitigation methods:</p><ul><li><p>Example 1: Speaker openings - In systems with metal mesh for the speaker openings, the ESD energy can be diverted to the system ground by connecting the metal mesh to system ground. This will minimize the ESD entry through the speaker lines into the PCB. </p></li><li><p>Example 2: SIM/SD trays - SIM/SD cards are very sensitive to ESD. Avoid any air gaps around the tray that otherwise can lead to ESD entry. Divert ESD into system ground by connecting the metal tray of the SIM/SD to the chassis ground or PCB ground layers.  </p></li></ul><div><div>Minimize ESD Entry Points in the Chassis</div><image src="assets/images/D1BEF99D-AA78-4139-9BE6-CB36250AB6AF.jpg" class="contentImage" /></div></section><section id="186F98F4-56C8-4CAF-99D7-1EEE0613E2EB"><h2>Antenna Barricade Technology</h2><p>The chassis design may not be effective enough at higher frequency bands (6 GHz bands). Noise leakage observed in the seams, slots and between metal-to-metal bonding. Antenna barricade, metal enclosure around antenna, is an effective solution to mitigate RFI noise at platform level by physically and electromagnetically isolating the antenna from potential sources of interference. Experimental data shows ~10 dB noise reduction with antenna barricade. To avoid any opening/leakage EMI gasket material between barricade and chassis can be applied at multiple locations. However, antenna barricade needs to be planned upfront as it is part of chassis design. </p><p>Intel has developed a license technology on antenna barricade technology and design. Contact Intel for more information.</p><div><div>Example of Antenna Barricade in Mobile Design</div><image src="assets/images/B5CA1E82-6141-42A0-BCCE-98DFBEBDEF9C.jpg" class="contentImage" /></div></section><section id="1727F426-0CF4-4F24-921D-F8CFFBDC9972"><h2>EMC ESD Considerations</h2></section><section id="D89C2238-C709-468B-8CF1-94BE79F181B7"><h2>ESD Sensitive Net Mitigation</h2><p>The following net categories may be sensitive to ESD:</p><ul><li><p>Processor-Hot or PCH-Hot: *PROCHOT*, *FORCEPR#", *PCHHOT*</p></li><li><p>Reset: *RESET*, *RST*, *RSTB*, *DRAM_RESET*</p></li><li><p>Power-Ok, Power-Good: *PWROK*, *PWRGD*</p></li><li><p>Crystal: XTAL_IN and XTAL_OUT, RTC</p></li></ul><p>System-level ESD issues may be mitigated by one of the following:</p><ul><li><p>Routing sensitive nets as stripline.</p></li><li><p>Adding placeholder for decoupling capacitors on the sensitive nets to reduce the ESD level injected into the victim ICs (excluding crystal oscillator). The value of decoupling capacitor varies on different nets and systems. The recommended value is 1-100 nF.</p></li></ul><p>For crystal oscillator, follow the guidelines from â€œXTAL Topology Guidelineâ€ (PCH/IOs chapter), â€œRTC (Real Time Clock) Topologyâ€ (PCH/IOs chapter) and â€œXTAL Ground Ring Requirementâ€ (Electromagnetic Compatibility Chapter).</p><div><div>ESD Sensitive Net Mitigation</div><image src="assets/images/3FE9AEDF-479E-4CBE-B1A8-C97B4FC50FD9.png" class="contentImage" /></div></section><section id="1BFE86EF-CC6A-4F0B-98DF-CB633938A65A"><h2>EMC/ RF Reference Documents</h2><table><tr><th>PDG Sub-section(s)</th><th>Document Number</th><th>Document Name</th></tr><tr><td>(1) Crystal RF Immunity
(2) ESD Diode Selection</td><td>631030</td><td>Thunderbolt - Hayden Bridge Collateral</td></tr><tr><td>(1) Crystal RF Immunity
(2) ESD Diode Selection</td><td>843990</td><td>Thunderbolt JHL92x0RP June Bridge Collateral</td></tr><tr><td>(1) Crystal RF Immunity
(2) EMC Mechanical Consideration</td><td>602554</td><td>Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility White Paper Revision 1.0</td></tr><tr><td>(1) Memory RFI Mitigation Consideration
(2) Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>640438</td><td>IntelÂ® DDR Memory Radio-Frequency Interference Mitigation (RFIM) Policy Enabling and Validation Technical White Paper</td></tr><tr><td>Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>816192</td><td>IntelÂ® DDR Radio-Frequency Interference Mitigation (RFIM) Feature Semi-Automation of Table Generation Technical White Paper</td></tr><tr><td>Minimize Exposed High Speed I/O Channel Routing</td><td>610694</td><td>IntelÂ® WLAN Module Layout Checklist</td></tr><tr><td>System Efficient ESD Design</td><td>702999</td><td>Intel System Efficient ESD Design (SEED) Models User Guide</td></tr><tr><td>Common Mode Choke Selection</td><td>546122</td><td>Intel PCB Common Mode Choke License Technology Technical White Paper</td></tr><tr><td>Antenna Barricade Technology</td><td>636597</td><td>Antenna Barricade Technology</td></tr><tr><td>-</td><td>608288</td><td>System Level Procedure for Identifying Possible RF Immunity Issues Technical Advisory WW01 2019</td></tr><tr><td>-</td><td>621488</td><td>New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis Technical White Paper</td></tr><tr><td>-</td><td>611571</td><td>Flexible Flat Cable for High-Speed Signaling Design Technical White Paper</td></tr><tr /></table></section><section id="Power Integrity~Processor Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 8</p><p>PCB Thickness: 0.8mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCGT(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCSA(H404/T3/0.8mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON (T3 PCB)</td></tr><tr><td>VCCPRIM_IO (T3 PCB)</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VCCRTC_PROC</td></tr><tr><td>VDD2 LPDDR5x LPCAMM2</td></tr><tr><td>VDDQ LPDDR5x LPCAMM2</td></tr><tr><td>VDD2 DDR5 (T3 PCB)</td></tr></table><p>PCB Type: Type-3</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.9mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON (T3 PCB)</td></tr><tr><td>VCCPRIM_IO (T3 PCB)</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VCCRTC_PROC</td></tr><tr><td>VDD2 LPDDR5x MEMORY DOWN (T3 PCB)</td></tr><tr><td>VDDQ LPDDR5x MEMORY DOWN (T3 PCB)</td></tr></table><p>PCB Type: Type-4</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.8mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCGT(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCSA(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON (T4 PCB)</td></tr><tr><td>VCCPRIM_IO (T4 PCB)</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VCCRTC_PROC</td></tr><tr><td>VDD2 LPDDR5x MEMORY DOWN (T4 PCB)</td></tr><tr><td>VDDQ LPDDR5x MEMORY DOWN (T4 PCB)</td></tr></table></section><section id="CD10027C-E6DE-4AA7-B551-C99642B6D02F"><h2>VCCPRIM_VNNAON (T3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>To meet Rpath of &lt;3.5mÎ© from VRM to VCCPRIM_VNNAON BGA groups, route VCCPRIM_VNNAON plane on at least three 30um-thick copper layers from VRM output to processor BGA with the following conditions :
â–º When routing on the top or bottom layer, keep plane width at least 15mm at VRM region &amp; not lesser than 7mm upon approaching BGA region 
â–º When routing on buildup layers (minimum 2 layers), keep plane width at least 10mm at VRM region &amp; not lesser than 6mm upon approaching BGA region </td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short all VCCPRIM_VNNAON BGAs with plane on at least of two 30um-thick copper layers</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing to compensate for voltage drops along the power delivery path. The PWR &amp; GND sense lines are connected to BP14 &amp; BP12 BGAs respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short both VCCPRIM_VNNAON_FLTR BGAs (CM16 &amp; CM18) with plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mÎ© max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :
â–º Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
â–º Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs 
Note : Refer diagram for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/7076D001-0134-4715-9FEE-F52C5BBA2FCE.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/2F6FF1DB-8672-4F42-AED9-0B1C8B500DB0.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/CB0EE908-EAFE-4457-8132-D088A80CDFB7.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/FC656BF0-E9E6-4877-9E59-2F890B284117.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/9EF2CD91-ECE6-4EAD-8F41-6996B1E60577.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’ Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>When placing capacitors, align their pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place bulk cap near to VRM output</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Primary Side</td><td>0603</td><td>22uF</td><td>6</td><td>Place caps near to VRM output</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>6</td><td>Place caps near to VRM output</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603</td><td>47uF</td><td>1</td><td>Place 1 x 0603 47uF cap under processor die shadow of VCCPRIM_VNNAON BGAs
</td><td /></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>2</td><td>Place 2 x 0603 47uF caps &lt;1mm from VCCPRIM_VNNAON PTH located underneath BGA</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF caps &lt;10mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals
</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps underneath BGA or &lt;1mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals
</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Pair 1 x 0603 22uF VCCPRIM_VNNAON_FLTR cap with 1 x 0603 1uH (120mÎ© max DCR) inductor  &lt;1mm from or underneath VCCPRIM_VNNAON_FLTR BGAs to form an LC-filter</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0603</td><td>1 uH_120mÎ© DCR</td><td>1</td><td>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mÎ© max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :
â–º Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
â–º Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs </td><td>VCCPRIM_VNNAON_8</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/F5D3AED8-32A4-418E-8B84-CE333778A373.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/79B5A78A-4347-404B-9523-16A18BE32972.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_8</div><image src="assets/images/9FE91D9E-1459-4586-833C-14D7F08FBC2B.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td>6</td><td>6</td><td /><td /></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td>6</td><td>6</td><td /><td /></tr><tr><td>Secondary Side</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>2</td><td>2</td><td>2</td><td /><td /></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>5</td><td>5</td><td /><td /></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td /><td /></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary Side</td><td>0603</td><td>1uH_120mÎ© DCR</td><td>1</td><td>1</td><td>1</td><td /><td /></tr></table></section><section id="4D1763FD-C9DB-4BA6-9E11-86C16C3CB846"><h2>VCCPRIM_VNNAON (T4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  Connect BGA pins when possible</td><td>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</td></tr><tr><td>2</td><td>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. VCCPRIM_VNNAON has two power pins CM16 and CM18.</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).
</td><td /></tr><tr><td>4</td><td>Maximum Rpath from VRM output inductor location to VCCPRIM_VNNAON BGA groups is 3.5mOhm.</td><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/BEFAB594-06A4-4147-B641-D067D596EBBD.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/82BB571A-0D64-40E9-8380-1D0EA61473F8.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/33918BE3-FB57-4F05-8442-06999F5DCA02.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’ Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>When placing capacitors, align their pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place near VRM. ESR = 4.5 mÎ©</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>Primary/Secondary Side</td><td>0603</td><td>22uF</td><td>12</td><td>Place near VRM</td><td>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>3</td><td>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in processor die area.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Capacitor of LC filter</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>1 uH_120mÎ© DCR</td><td>1</td><td>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Î©</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/6AF1805B-7642-497F-9388-051F36A19DF1.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/1BF505ED-0530-4FDE-BBD4-24139FD44762.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~4D1763FD-C9DB-4BA6-9E11-86C16C3CB846~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>To meet Rpath of &lt;3.5mÎ© from VRM to VCCPRIM_VNNAON BGA groups, route VCCPRIM_VNNAON plane on at least three 30um-thick copper layers from VRM output to processor BGA with the following conditions :
â–º When routing on the top or bottom layer, keep plane width at least 7mm from VRM to BGA region 
â–º When routing on buildup layers (minimum 2 layers), keep plane width at least 6mm at VRM region &amp; not lesser than 4mm upon approaching BGA region </td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short all VCCPRIM_VNNAON BGAs with plane on at least of two 30um-thick copper layers</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing to compensate for voltage drops along the power delivery path. The PWR &amp; GND sense lines are connected to BP14 &amp; BP12 BGAs respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short both VCCPRIM_VNNAON_FLTR BGAs (CM16 &amp; CM18) with plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mÎ© max DCR) inductor &amp; 1 x 0402 22uF cap to form an LC-filter with the following conditions :
â–º Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
â–º Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs 
Note : Refer diagram for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/0FC34040-4579-4356-8761-D1EC8BF1088E.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/1667D0F7-FFC5-49F0-AFA4-E316D2B0A454.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/ADA7416E-329B-4502-A3AD-92A441030505.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/E3287711-405A-4825-96CF-EE7A8BF58888.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/F5DA8ED9-0FCF-4380-A085-223BAE87F08C.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’ Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>When placing capacitors, align their pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Place bulk cap near to VRM output</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td>6</td><td>6</td><td>Place caps near to VRM output</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td>6</td><td>6</td><td>Place caps near to VRM output</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Place 1 x 0603 47uF cap under CPU die shadow of VCCPRIM_VNNAON BGAs</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>2</td><td>2</td><td>2</td><td>Place 2 x 0603 47uF caps &lt;1mm from VCCPRIM_VNNAON PTH located underneath BGA</td><td /></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>5</td><td>5</td><td>Place 5 x 0603 22uF caps &lt;10mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0402 10uF caps underneath BGA or &lt;1mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals
</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>22uF</td><td>1</td><td>1</td><td>1</td><td>Pair 1 x 0603 22uF VCCPRIM_VNNAON_FLTR cap with 1 x 0603 1uH (120mÎ© max DCR) inductor  &lt;1mm from or underneath VCCPRIM_VNNAON_FLTR BGAs to form an LC-filter</td><td>VCCPRIM_VNNAON_8</td></tr><tr><td>Secondary Side</td><td>0603</td><td>1uH_120mÎ© DCR</td><td>1</td><td>1</td><td>1</td><td>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mÎ© max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :
â–º Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
â–º Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs</td><td>VCCPRIM_VNNAON_8</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/B12F7337-B5D5-4831-80FE-882C08AB2FE5.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/E1F7102C-7398-4AB0-8422-F3B91E893E2E.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_8</div><image src="assets/images/65697C10-8214-4CD6-BC18-5A1A44AD74D4.png" class="contentImage" /></div></section><section id="F98323ED-E097-4BD7-A427-7E309278D16D"><h2>VCCPRIM_IO (T3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 6 and Layer 8. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 8</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(DF8) and ground sense line connected to SENSE_VSS_VCCPRIM_IO(DF9)</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5.</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/0F5C42C0-B874-4202-A5DA-C6E2DEE6DAF4.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/112EB008-9D36-4C4D-9974-95A7F853FCD6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0805</td><td>47uF</td><td>4</td><td>Place near the VCCPRIM_IO VRM output</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side (Inductor)</td><td>0603</td><td>1 uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/36A549DA-6FF5-43E6-86BE-41B503C34EE1.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/BE9A6F3A-C619-46F1-86E4-5C79546FC047.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 6 and Layer 8. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 8</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(DF8) and ground sense line connected to SENSE_VSS_VCCPRIM_IO(DF9)</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5.</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/234D6056-2E02-45ED-96B4-D727BA8B01E8.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/D60E01F6-B340-47E6-8E90-D1CBA3D3D608.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0805</td><td>47uF</td><td>4</td><td>4</td><td>4</td><td>Place near the VCCPRIM_IO VRM output</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>3</td><td>3</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>3</td><td>3</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1 uH </td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/D4784C37-65DC-4ABB-99C5-64159921F79B.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/F146E312-9C21-433B-B299-97B0C5CD0D81.png" class="contentImage" /></div></section><section id="30CDFF0F-8BAA-484E-8EDD-A2C91944CD57"><h2>VCCPRIM_IO (T4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 3, Layer 8 and Layer 10. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 10</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(DF8) and ground sense line connected to SENSE_VSS_VCCPRIM_IO(DF9)</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5.</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/FCC4F23F-91F1-4CAF-B618-37C4FE35690A.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/65AFDBD2-4ABC-4ADC-9EC8-4B3FE4A3B33B.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0805</td><td>47uF</td><td>4</td><td>Place near the VCCPRIM_IO VRM output</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side (Inductor)</td><td>0603</td><td>1 uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/CBC93186-7DD1-423B-B5EF-FB97B56D5692.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/60D2D12E-EFA9-4843-AA66-827A16EF9CBB.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 3, Layer 8 and Layer 10. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 10</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(DF8) and ground sense line connected to SENSE_VSS_VCCPRIM_IO(DF9)</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>The SVID 1.25 V supply for pull up resistors should be sourced from VCCPRIM_IO_OUT_SVID BGA EP5.</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/AD6F88DE-2C40-4A6A-8006-26FE05C77860.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/95F6BD4C-F801-49EB-A2B3-9336C4B4C5CB.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 â†’ 0603 â†’ 0805 â†’Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0805</td><td>47uF</td><td>4</td><td>4</td><td>4</td><td>Place near the VCCPRIM_IO VRM output</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>3</td><td>3</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>3</td><td>3</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1 uH </td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td>VCCPRIM_IO_3,VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/1FDD8D8D-89F8-4DC5-B3EE-7047D9934E24.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/3F2E9BF9-0544-434D-B1BE-194E4AB4A940.png" class="contentImage" /></div></section><section id="D3D55D1C-64E8-48D8-B623-0E37B02D9544"><h2>VCCPRIM_1P8_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on Layer 4 &amp; Layer 6, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Layer 1.</td><td>VCCPRIM_1P8_PROC_1</td></tr><tr><td /><td /><td /></tr></table><div><div>VCCPRIM_1P8_PROC_1</div><image src="assets/images/BA445B76-1759-49C5-888D-3DD4F47E61B6.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side (Inductor)</td><td>0805 / 0603</td><td>1uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td>Decoupling capacitor(C1,C2) placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place C3 under VCCPRIM_1P8_PROC_FLTRA BGAs.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place C4 under VCCPRIM_1P8_PROC_FLTRB BGAs.
</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place C5 under VCCPRIM_1P8_PROC_FLTRB BGAs.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0402 / 0201</td><td>Placeholder</td><td>1</td><td>Place C6 under VCCPRIM_1P8_PROC BGAs</td><td>VCCPRIM_1P8_PROC_2</td></tr></table><div><div>VCCPRIM_1P8_PROC_2</div><image src="assets/images/5FB82AC2-EBE5-4BE1-826D-F175FCDC00BD.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on Layer 4 &amp; Layer 6, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Layer 1. </td><td>VCCPRIM_1P8_PROC_1</td></tr><tr><td /><td>
</td><td /></tr></table><div><div>VCCPRIM_1P8_PROC_1</div><image src="assets/images/04922152-0CC3-4738-A54A-6F494319FC6B.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side (Inductor)</td><td>0805 / 0603</td><td>1 uH</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Decoupling capacitor (C1, C2) placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place C3 under VCCPRIM_1P8_PROC_FLTRA.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place C4 under VCCPRIM_1P8_PROC_FLTRB BGAs.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place C5 under VCCPRIM_1P8_PROC_FLTRB BGAs.</td><td>VCCPRIM_1P8_PROC_2</td></tr><tr><td>Secondary side</td><td>0402 / 0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place C6 under VCCPRIM_1P8_PROC BGAs.</td><td>VCCPRIM_1P8_PROC_2</td></tr></table><div><div>VCCPRIM_1P8_PROC_2</div><image src="assets/images/8AA02CA7-2E57-4E1F-A549-2A286EBDB075.PNG" class="contentImage" /></div></section><section id="8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77"><h2>VCCRTC_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC_PROC plane from vrm to board pin with immediate GND reference on one of the adjacent layers. Refer to reference design image for design implementation.</td><td>VCCRTC_PROC_1</td></tr></table><div><div>VCCRTC_PROC_1</div><image src="assets/images/62022B6F-C3C3-4574-BE7B-F8BF811F7726.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place C1 within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr><tr><td>Primary side</td><td>0402 / 0201</td><td>0.1 uF</td><td>1</td><td>Place C2 within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr></table><div><div>VCCRTC_PROC_2</div><image src="assets/images/31A9CD6F-4C6E-49ED-AD1A-21C85F7E5BA3.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC_PROC plane from vrm to board pin with immediate GND reference on one of the adjacent layers. Refer to reference design image for design implementation.</td><td>VCCRTC_PROC_1</td></tr></table><div><div>VCCRTC_PROC_1</div><image src="assets/images/ABE2956D-2417-4D19-A3F3-279EB8F638D3.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place C1 within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr><tr><td>Primary side</td><td>0402/ 0201</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place C2 within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr></table><div><div>VCCRTC_PROC_2</div><image src="assets/images/B6C2B845-F0DA-41F3-AD7D-5E82870B352E.PNG" class="contentImage" /></div></section><section id="1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E"><h2>VCCGT(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H404_T3_0.8mm_1</div><image src="assets/images/07523F30-9F68-49C1-8E5A-FE72E38F4AE9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>15</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>10</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>3</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr></table><div><div>VCCGT_H404_T3_0.8mm_2</div><image src="assets/images/1213CB49-68FB-414F-81DE-ADF218CE633E.png" class="contentImage" /></div><div><div>VCCGT_H404_T3_0.8mm_3</div><image src="assets/images/DC81291F-EAE6-4E11-BC79-2DE41249C351.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_UPH_RVP_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_UPH_RVP_1i</div><image src="assets/images/E0EEC2A0-7793-4A17-B38F-093AA2FC29F4.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_UPH_RVP_2i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td>14</td><td>12</td><td /><td>VCCGT_UPH_RVP_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>0</td><td>0</td><td>2</td><td /><td>VCCGT_UPH_RVP_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>10</td><td>7</td><td>9</td><td /><td>VCCGT_UPH_RVP_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>16</td><td>16</td><td>14</td><td /><td>VCCGT_UPH_RVP_3i</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_UPH_RVP_3i</td></tr></table><div><div>VCCGT_UPH_RVP_2i</div><image src="assets/images/16BB9057-A31C-46B4-8812-FF57C45A7E57.png" class="contentImage" /></div><div><div>VCCGT_UPH_RVP_3i</div><image src="assets/images/FE20D03F-504E-4389-A787-C465B329FA73.png" class="contentImage" /></div></section><section id="7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E"><h2>VCCGT(H484/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/D59AEB0F-BF48-4F32-AA49-B51BCCC6D330.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>10</td><td /><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>6</td><td /><td>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/0AB21BA0-ACB0-47F6-B731-1723863D90FB.png" class="contentImage" /></div><div><div>VCCGT_H484_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/0804DB43-379F-4060-8606-01736AFBEE87.png" class="contentImage" /></div></section><section id="B5AB37C2-2B20-4D33-A87F-0FA011CD12CD"><h2>VCCGT(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/4BFEEC43-FBB1-4374-BF78-9DB3A6A684E1.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5 mOhm with 2.5V voltage rating.</td><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>12</td><td /><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>6</td><td /><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>12</td><td /><td>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/4519001F-5247-4891-BDEF-90DD1D1EC50B.png" class="contentImage" /></div><div><div>VCCGT_H12Xe_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/79C8B1B7-D05A-48EF-A8D3-55993F0C3696.png" class="contentImage" /></div></section><section id="93847CE4-2732-4CFD-961D-DFC629EA536C"><h2>VCCGT(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H12Xe_T4_0.8mm_1</div><image src="assets/images/E3E1F0C2-F5DC-452A-AC1D-5DF0B68FBEB0.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5 mOhm with 2.5V voltage rating.</td><td>VCCGT_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCGT_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>7</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>10</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCCGT_H12Xe_T4_0.8mm_2</div><image src="assets/images/F576ED8B-265E-46CC-A52A-22DDB7E27B54.png" class="contentImage" /></div><div><div>VCCGT_H12Xe_T4_0.8mm_3</div><image src="assets/images/913B0CD9-7CBC-47ED-915B-7A7C8B0AFAA7.png" class="contentImage" /></div></section><section id="AE22BAC8-D496-46D1-912A-26E9D5241013"><h2>VCCSA(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H404_T3_0.8mm_1</div><image src="assets/images/D8818EA6-268A-4516-9CBE-D02DE842B5B9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td /><td>VCCSA_H404_T3_0.8mm_3</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td>Place beneath BGA.</td><td>VCCSA_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td>Place beneath BGA.</td><td>VCCSA_H404_T3_0.8mm_3</td></tr></table><div><div>VCCSA_H404_T3_0.8mm_2</div><image src="assets/images/5031A6D7-4F73-420C-84C2-DF04444808A8.png" class="contentImage" /></div><div><div>VCCSA_H404_T3_0.8mm_3</div><image src="assets/images/C3BBC9F2-19E3-44F1-B18E-2C747C4A4889.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~AE22BAC8-D496-46D1-912A-26E9D5241013~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_ERB_1</div><image src="assets/images/26E17CC5-3746-4BE1-BD6E-387233C8E054.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>0</td><td>2</td><td>2</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>0</td><td>6</td><td>6</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>2</td><td>2</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>6</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>7</td><td>8</td><td>8</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>10</td><td>10</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_3</td></tr></table><div><div>VCCSA_ERB_2</div><image src="assets/images/4BC5464F-03A3-4DE6-85B3-6259EDD862B1.png" class="contentImage" /></div><div><div>VCCSA_ERB_3</div><image src="assets/images/2FB5DCA4-F72B-4F1B-BA77-B151E0DE5829.png" class="contentImage" /></div></section><section id="498345E5-070C-4B40-82A9-F7A4599DA8F7"><h2>VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/F0B02CB7-D9FD-48AF-B729-5B84B33A5553.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td /><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA.</td><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td>Place beneath BGA.</td><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/0A5ACCD0-E27E-4D6C-A1B7-2285A657F16E.png" class="contentImage" /></div><div><div>VCCSA_H484_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/35FC1029-69C1-4E9E-9CDF-93A0750801D0.png" class="contentImage" /></div></section><section id="70D93F0B-BF34-4DE5-B65E-3EFFB72C515F"><h2>VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/31603546-15A9-4173-9EA0-F2BA554311E8.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td /><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/06F102E7-A4FD-49A8-929C-55317BDEE07F.png" class="contentImage" /></div><div><div>VCCSA_H12Xe_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/F5B27B03-EC40-407F-9A39-CA6B9F3E8E6F.png" class="contentImage" /></div></section><section id="F82E17AB-D130-4119-B718-39EED5F87B6B"><h2>VCCSA(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H12Xe_T4_0.8mm_1</div><image src="assets/images/9E9AF887-D917-4BF1-9E14-4B7A58020BEE.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>8</td><td /><td>VCCSA_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>9</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>7</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCCSA_H12Xe_T4_0.8mm_2</div><image src="assets/images/647E8D03-B14E-40C5-B404-4CE8F551E158.png" class="contentImage" /></div><div><div>VCCSA_H12Xe_T4_0.8mm_3</div><image src="assets/images/5C7897DE-6F63-4AED-B323-E4B24D65C1FA.png" class="contentImage" /></div></section><section id="CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492"><h2>VCC_CORE(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H404_T3_0.8mm_1</div><image src="assets/images/A01EE497-E03D-4836-A29F-F8DC4803759F.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCC_CORE_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td>Place beneath BGA.</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place beneath BGA.</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>7</td><td /><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>8</td><td /><td>VCC_CORE_H404_T3_0.8mm_3</td></tr></table><div><div>VCC_CORE_H404_T3_0.8mm_2</div><image src="assets/images/737BADF5-CCA5-4ED1-9341-80CCA4032705.PNG" class="contentImage" /></div><div><div>VCC_CORE_H404_T3_0.8mm_3</div><image src="assets/images/579025CB-8C44-4BC0-B71A-311C7FD06947.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_ERB_1</div><image src="assets/images/D9C174CA-97AC-4712-AF70-1A8077C55BDF.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>7</td><td>7</td><td>7</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>9</td><td>9</td><td>9</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>5</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>9</td><td>9</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>0</td><td>1</td><td>2</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>19</td><td>18</td><td>18</td><td /><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>15</td><td>14</td><td>13</td><td /><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>5</td><td>5</td><td>5</td><td /><td>VCC_CORE_ERB_3</td></tr></table><div><div>VCC_CORE_ERB_2</div><image src="assets/images/9EC3E279-672F-41D9-BBE1-B64C39854BC8.png" class="contentImage" /></div><div><div>VCC_CORE_ERB_3</div><image src="assets/images/EB243217-51FB-49C1-85E5-1E593C8240B6.PNG" class="contentImage" /></div></section><section id="4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC"><h2>VCC_CORE(H484/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/2CA93B46-CF3F-4A90-BB4C-2BA8352F580E.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>2</td><td /><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>16</td><td /><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>16</td><td /><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>4</td><td /><td>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/BF021310-4D1D-4BBF-80A9-1FBDFB038D73.PNG" class="contentImage" /></div><div><div>VCC_CORE_H484_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/7B371B81-4DFF-4049-9B48-597A85661C77.PNG" class="contentImage" /></div></section><section id="CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77"><h2>VCC_CORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/6C4EC174-2ADA-479C-B9F1-D2F081D472C2.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>7</td><td /><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/A0E26916-0370-4A9B-B16F-34F23AD28294.PNG" class="contentImage" /></div><div><div>VCC_CORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/30A68FB6-044B-401D-B0CA-8331FA7D355C.PNG" class="contentImage" /></div></section><section id="3C54E7AE-FE0A-468B-8B9A-B83FF805A140"><h2>VCC_CORE(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H12Xe_T4_0.8mm_1</div><image src="assets/images/423B384C-0D57-4374-99FB-070CC0A27EA1.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCC_CORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>7</td><td /><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>2</td><td /><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>11</td><td /><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCC_CORE_H12Xe_T4_0.8mm_2</div><image src="assets/images/05F84AA5-A6EF-4566-8116-81EF578B6A5C.PNG" class="contentImage" /></div><div><div>VCC_CORE_H12Xe_T4_0.8mm_3</div><image src="assets/images/5BD73B2C-7B93-4E63-B19A-4B607B134ED5.png" class="contentImage" /></div></section><section id="EBE2708F-DFFF-44A2-B851-F346C22AFCB8"><h2>VCC_LP_ECORE(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H404_T3_0.8mm_1</div><image src="assets/images/E3E861F5-15C9-4041-9936-3A47DD6C5AA4.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td /><td>VCC_LP_ECORE_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td>Place near package edge</td><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr></table><div><div>VCC_LP_ECORE_H404_T3_0.8mm_2</div><image src="assets/images/A9A7B140-7891-4433-B80F-C22618B0AAB2.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_H404_T3_0.8mm_3</div><image src="assets/images/50DBC988-D4FB-464D-AC36-8647D869E72A.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~EBE2708F-DFFF-44A2-B851-F346C22AFCB8~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.
</td><td /></tr></table><div><div>VCC_LP_ECORE_ERB_1</div><image src="assets/images/A92EDCF2-497F-47DF-A07B-06ED0A945E74.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.
</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>100uF</td><td>0</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Primary Side</td><td>0805</td><td>Placeholder</td><td>2</td><td>1</td><td>1</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place near package edge.</td><td>VCC_LP_ECORE_RSB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr></table><div><div>VCC_LP_ECORE_ERB_2</div><image src="assets/images/FC5BACC0-4719-42A9-8EB6-AC341D961D32.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_ERB_3</div><image src="assets/images/529C7CBC-47A0-4510-A65C-1CC97143AA2D.PNG" class="contentImage" /></div></section><section id="69871F49-5057-40AF-A8A0-D0B723FF1EC7"><h2>VCC_LP_ECORE(H484/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/E925E4E9-347C-423B-8240-CDA11D17AC4E.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>Place the 0603 cap near package edge.</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>8</td><td>Place beneath BGA or close to package edge.
</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place beneath BGA or close to package edge.
</td><td>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/2D8C665E-A1D3-49C2-BC2B-8702DD90AEBE.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_H484_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/A1AFB7C4-160A-4A24-9A01-9EF846E1091C.PNG" class="contentImage" /></div></section><section id="4A744EA9-CA50-471D-9BE9-6202EC597876"><h2>VCC_LP_ECORE(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_1</div><image src="assets/images/3A0AC025-606F-48BB-B572-32B74100222C.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td /><td>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>9</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</td></tr></table><div><div>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_2</div><image src="assets/images/8B189B48-5602-43D9-86DE-B3DCDEF71044.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_H12Xe_T3_0.8mm_&amp;_0.9mm_3</div><image src="assets/images/ECF5D60F-BF65-4344-A842-CBE2988C728D.PNG" class="contentImage" /></div></section><section id="4C882EAD-CF8B-46CC-9289-968EF1D8947C"><h2>VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_1</div><image src="assets/images/876DDCA2-8B53-4850-A574-0BE371AB1640.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>1</td><td /><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>8</td><td /><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>Place near VRM</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>5</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</div><image src="assets/images/9358AD88-E3FC-4AE6-B7D4-F06A2A463D96.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</div><image src="assets/images/CAEFBEB2-177D-4955-8EDF-10FE609CED80.PNG" class="contentImage" /></div></section><section id="F5F27CB2-AFAD-49FC-9BB4-312612AA3F83"><h2>VDD2 LPDDR5x LPCAMM2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 8L CAMM motherboard reference layout showing the plane routing</td><td>VDD2_T3_CAMM8L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_CAMM8L_1</div><image src="assets/images/F73C92C2-5B56-4C99-84EA-A0E082E90AFC.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM8L_2</td></tr></table><div><div>VDD2_T3_CAMM8L_2</div><image src="assets/images/2FEC6E8B-348D-4601-8E6E-417308E20028.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>NVL_U_T3_8-layers_BMRev1p0_ww15p5_MemoryPIUpdate_Feedback_ww17p2_VDDQUpdate.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T3_CAMM8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T3_CAMM8L_2</td></tr></table><div><div>VDD2_T3_CAMM8L_2</div><image src="assets/images/81C3E065-5B06-4EEB-89DD-EEFA7CE7FFC0.jpg" class="contentImage" /></div></section><section id="4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C"><h2>VDD2 LPDDR5x MEMORY DOWN (T3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_LP5_1</div><image src="assets/images/5DC9BFD7-2E21-4049-B309-5CFB1069241F.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/5ADBD0B2-E215-4030-843C-183019319489.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_NVL_P_T3_10L_LP5X32_Landscape_BMRev1p0_wwp15p5_ww17p1_RUI.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/F389BABC-0D94-4420-BE3F-BBBCC0F78B82.jpg" class="contentImage" /></div></section><section id="EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED"><h2>VDD2 LPDDR5x MEMORY DOWN (T4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T4_LP5_1</div><image src="assets/images/D1919FDB-DE37-4884-8EC6-A33C4B96910D.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr></table><div><div>VDD2_T4_LP5_2</div><image src="assets/images/8951F1F7-FA94-4292-A478-FE3F6925B36C.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_NVL_P_T4_2X2+_10L_LP5x32_Rev0P93_ww17p3_sobri.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T4_LP5_2</td></tr></table><div><div>VDD2_T4_LP5_2</div><image src="assets/images/9398689E-83A1-476D-B65F-1E903A8C58D4.jpg" class="contentImage" /></div></section><section id="8687CA60-30A0-4260-B157-0D944093C644"><h2>VDDQ LPDDR5x LPCAMM2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 8L CAMM motherboard reference layout showing the plane routing</td><td>VDDQ_T3_CAMM8L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_CAMM8L_1</div><image src="assets/images/5C0CC026-ADE9-48F1-BD4A-7440F83781AF.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM8L_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM8L_2</td></tr></table><div><div>VDDQ_T3_CAMM8L_2</div><image src="assets/images/D74F4519-EA4F-4497-8AE9-A2BFBE9DF994.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>NVL_U_T3_8-layers_BMRev1p0_ww15p5_MemoryPIUpdate_Feedback_ww17p2_VDDQUpdate.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T3_CAMM8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T3_CAMM8L_2</td></tr></table><div><div>VDDQ_T3_CAMM8L_2</div><image src="assets/images/7F26DE9F-3142-4288-A9E0-5FD05BA6CA1B.jpg" class="contentImage" /></div></section><section id="6C7D012A-5739-40EA-940A-2398D86F27D9"><h2>VDDQ LPDDR5x MEMORY DOWN (T3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_LP5_1</div><image src="assets/images/F72FEEA6-5143-483B-A035-865F55917BB3.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/2BEBA852-4C38-4756-AE79-8F0A68912912.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_NVL_P_T3_10L_LP5X32_Landscape_BMRev1p0_wwp15p5_ww17p1_RUI.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/91825167-9008-4255-937B-C8CBA4E940D8.jpg" class="contentImage" /></div></section><section id="64054FEA-9EA6-4B02-A31D-8F3CB8A09277"><h2>VDDQ LPDDR5x MEMORY DOWN (T4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T4_LP5_1</div><image src="assets/images/3E528FEF-B240-4DD9-8E0A-92F19C2D4DB9.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr></table><div><div>VDDQ_T4_LP5_2</div><image src="assets/images/7624211C-8373-41F7-8138-E40BA8E8F2A0.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_NVL_P_T4_2X2+_10L_LP5x32_Rev0P93_ww17p3_sobri.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T4_LP5_2</td></tr></table><div><div>VDDQ_T4_LP5_2</div><image src="assets/images/53FDD289-E1DA-4EBB-8E21-E9DF6A9BF7FD.jpg" class="contentImage" /></div></section><section id="92A90F50-DCC3-4A29-BCAD-1C89A9617159"><h2>VDD2 DDR5 (T3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_DDR5_8L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_DDR5_8L_1</div><image src="assets/images/8E7011E1-1909-44DA-AC84-F4955767D03B.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_8L_2</td></tr></table><div><div>VDD2_T3_DDR5_8L_2</div><image src="assets/images/FEB91E11-2139-4CA8-A165-BA132F392E5D.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>59_NVL-Hx-UPH_25x50mm_0p62mm_2540_BOB_Rev0p36_ww51p4_17p4.brd</td></tr></table><div><div>VDD2_T3_DDR5_8L_1</div><image src="assets/images/138B6731-2064-4796-8F4C-162E4AF7B492.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDDQ and VDD2 ball from PKG are shorted to the VDD2 platform rail .</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_T3_DDR5_8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_T3_DDR5_8L_2</td></tr></table><div><div>VDD2_T3_DDR5_8L_2</div><image src="assets/images/D3517A1A-C08C-4F30-8AB3-6670DE37CFE4.PNG" class="contentImage" /></div></section><section id="788B6F3D-F34F-4258-AEC1-3D1F22E87911"><h2>DDR5 Device Decoupling</h2></section><section id="683850C4-85EE-4C52-BDC6-0CFFD84C8577"><h2>Small Outline Dual In-line Memory Module (SODIMM)</h2><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p></section><section id="0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3"><h2>LPDDR5/x Device Decoupling</h2></section><section id="3C28D41C-A787-470A-8181-F3103E301662"><h2>Memory Down Decoupling Config: 4X32</h2><p>Description: LPDDR5x x32 memory down PI solution guidance with eDVFSC enabled on the platform.</p><p>eDVFSC requires an independent VDD2L rail on the platform.
If the eDVFSC support is not desired on the platform, customers can short/merge DRAM VDD2L ball with the VDD2H rail.  Customers should consult the DRAM vendors for design guidance on the merged VDD2H/VDD2L rail.. </p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>TYPE-4 (2-x-2+) DRAM power rail layer assignment is provided in  LPDDR5x_TYPE4_1</td></tr><tr><td>TYPE-3 10L DRAM power rail layer assignment is provided in  LPDDR5x_TYPE3_1</td></tr><tr><td>VSS referencing is recommended for all the Memory power rails</td></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD2H</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per side close to VDD2H BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</td></tr><tr><td>VDD2H</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</td></tr><tr><td>VDDQ</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each corner close to VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</td></tr><tr><td>VDDQ</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</td></tr><tr><td>VDD1</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each VDD1 BGA.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</td></tr><tr><td>VDD1</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</td></tr><tr><td>VDD2L</td><td>0201, 1uF</td><td>16</td><td>4 cap per DRAM, 1 per each corner close to VDD2L BGA's 
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</td></tr><tr><td>VDD2L</td><td>0402, 10uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</td></tr></table><div><div>LPDDR5x_TYPE4_1</div><image src="assets/images/AE5067EA-F1BB-449A-8DBF-BE519712C0FF.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_2</div><image src="assets/images/4AD2DCC5-F2A4-440E-A930-68152E0A4003.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_3</div><image src="assets/images/64702289-6DEB-484A-9098-B19891340959.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_4</div><image src="assets/images/69137870-E33B-4705-BF11-9A7B229891D2.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_5</div><image src="assets/images/4E81E9A3-851A-46A6-B197-BDD0F6873093.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_1</div><image src="assets/images/96C9A36D-2D05-465E-B9E0-881FA3C0D400.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_2</div><image src="assets/images/45072F93-4A15-49D7-ABAD-BC6F5FE6F3BE.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_3</div><image src="assets/images/C1AB287A-FB41-42F7-BF12-9F0C0A568D1C.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_4</div><image src="assets/images/3A9043E6-4A23-4B78-813A-026B273E9019.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_5</div><image src="assets/images/49158F01-8EBD-429D-B097-7452875AD210.jpg" class="contentImage" /></div></section><section id="06BBE431-C7F9-4209-9E50-F8BC007FBCB6"><h2>LPCAMM2 E1 Connector</h2></section><section id="6FA1B204-2ABE-4268-8102-6511AF7CAE05"><h2>LPCAMM2 E1 Module</h2><p>Description: LPCAMM2 E1 module has a configurable VDDQ rail option i.e. VDDQ rail can be sourced from on module PMIC or from the Motherboard VRM. This section provides routing recommendations for using Motherboard VDDQ VRM shared with the SOC.</p><p>A shared VDDQ rail between the SOC and LPCAMM2 E1 module is required to support eDVFSQ feature.
A shared VDDQ rail between the SOC and LPCAMM2 E1 module is required to support speeds above 7467 MT/s.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all LPCAMM2 E1 connector JEDEC SPECS. </td></tr><tr><td>VSS referencing is recommended for the VDDQ power rail.</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDDQ</td><td>0603, PH</td><td>2</td><td>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPCAMM2_E1_1</td></tr></table><div><div>LPCAMM2_E1_1</div><image src="assets/images/C0841915-43BA-4815-BEE6-4A572A73C3ED.png" class="contentImage" /></div></section><section id="RCOMP~RCOMP"><h2>RCOMP</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/D6256A92-475D-460C-B38A-3DF874E9F389.png" class="contentImage" /></div><div><div>Example RCOMP with GND Shield</div><image src="assets/images/1EE2CB50-2015-4075-A24F-B4CB775210CB.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75 um with min trace spacing 100 um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size = 0201 (recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>Clock</td><td>CLK_S_RCOMP</td><td>180</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) If 178 Ohm +/- 1% tolerance is also acceptable.
b) Unused RCOMP can be left as not connected.
c) Refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Floating</td><td>a) Unused RCOMP can be left as not connected.
b) Refer to the RCOMP General Guidelines.</td></tr><tr><td>CSI</td><td>CSI_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_A_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_B_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2</td><td>EUSB2_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2V2</td><td>EUSB2V2_RCOMP</td><td>3010</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB32_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>UFS</td><td>UFS_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>DDR Interface</td><td>DDR_RCOMP</td><td>100</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>Refer to the RCOMP General Guidelines.</td></tr></table></section><section id="RCOMP~RCOMP (Internal)"><h2>RCOMP (Internal)</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/68046491-52B0-4F85-9301-B8BE2F69A774.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/D8080BB2-FE2B-4C3B-A005-2DDA6A5892ED.png" class="contentImage" /></div><div><div>RCOMP_with_floating</div><image src="assets/images/47B6F64E-D81B-4F71-B698-14A28B365C0D.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>CNVi</td><td>CNV_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) TIU/SV/DV testing need to apply 200 Ohm +/- "0.1"% tolerance.
refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMP</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMPV</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr></table></section></body></html>