head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.38
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.6
	binutils-2_23_2:1.6
	binutils-2_23_1:1.6
	binutils-2_23:1.6
	binutils-2_23-branch:1.6.0.36
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.6.0.34
	binutils-2_22:1.6
	binutils-2_22-branch:1.6.0.32
	binutils-2_22-branchpoint:1.6
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.30
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.6
	binutils-2_20:1.6
	binutils-arc-20081103-branch:1.6.0.28
	binutils-arc-20081103-branchpoint:1.6
	binutils-2_20-branch:1.6.0.26
	binutils-2_20-branchpoint:1.6
	dje-cgen-play1-branch:1.6.0.24
	dje-cgen-play1-branchpoint:1.6
	arc-20081103-branch:1.6.0.22
	arc-20081103-branchpoint:1.6
	binutils-2_19_1:1.6
	binutils-2_19:1.6
	binutils-2_19-branch:1.6.0.20
	binutils-2_19-branchpoint:1.6
	binutils-2_18:1.6
	binutils-2_18-branch:1.6.0.18
	binutils-2_18-branchpoint:1.6
	binutils-csl-coldfire-4_1-32:1.6
	binutils-csl-sourcerygxx-4_1-32:1.6
	binutils-csl-innovasic-fido-3_4_4-33:1.6
	binutils-csl-sourcerygxx-3_4_4-32:1.6
	binutils-csl-coldfire-4_1-30:1.6
	binutils-csl-sourcerygxx-4_1-30:1.6
	binutils-csl-coldfire-4_1-28:1.6
	binutils-csl-sourcerygxx-4_1-29:1.6
	binutils-csl-sourcerygxx-4_1-28:1.6
	binutils-csl-arm-2006q3-27:1.6
	binutils-csl-sourcerygxx-4_1-27:1.6
	binutils-csl-arm-2006q3-26:1.6
	binutils-csl-sourcerygxx-4_1-26:1.6
	binutils-csl-sourcerygxx-4_1-25:1.6
	binutils-csl-sourcerygxx-4_1-24:1.6
	binutils-csl-sourcerygxx-4_1-23:1.6
	binutils-csl-sourcerygxx-4_1-21:1.6
	binutils-csl-arm-2006q3-21:1.6
	binutils-csl-sourcerygxx-4_1-22:1.6
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.6
	binutils-csl-sourcerygxx-4_1-20:1.6
	binutils-csl-arm-2006q3-19:1.6
	binutils-csl-sourcerygxx-4_1-19:1.6
	binutils-csl-sourcerygxx-4_1-18:1.6
	binutils-csl-renesas-4_1-9:1.6
	binutils-csl-sourcerygxx-3_4_4-25:1.6
	binutils-csl-renesas-4_1-8:1.6
	binutils-csl-renesas-4_1-7:1.6
	binutils-csl-renesas-4_1-6:1.6
	binutils-csl-sourcerygxx-4_1-17:1.6
	binutils-csl-sourcerygxx-4_1-14:1.6
	binutils-csl-sourcerygxx-4_1-15:1.6
	binutils-csl-sourcerygxx-4_1-13:1.6
	binutils-2_17:1.6
	binutils-csl-sourcerygxx-4_1-12:1.6
	binutils-csl-sourcerygxx-3_4_4-21:1.6
	binutils-csl-wrs-linux-3_4_4-24:1.6
	binutils-csl-wrs-linux-3_4_4-23:1.6
	binutils-csl-sourcerygxx-4_1-9:1.6
	binutils-csl-sourcerygxx-4_1-8:1.6
	binutils-csl-sourcerygxx-4_1-7:1.6
	binutils-csl-arm-2006q1-6:1.6
	binutils-csl-sourcerygxx-4_1-6:1.6
	binutils-csl-wrs-linux-3_4_4-22:1.6
	binutils-csl-coldfire-4_1-11:1.6
	binutils-csl-sourcerygxx-3_4_4-19:1.6
	binutils-csl-coldfire-4_1-10:1.6
	binutils-csl-sourcerygxx-4_1-5:1.6
	binutils-csl-sourcerygxx-4_1-4:1.6
	binutils-csl-wrs-linux-3_4_4-21:1.6
	binutils-csl-morpho-4_1-4:1.6
	binutils-csl-sourcerygxx-3_4_4-17:1.6
	binutils-csl-wrs-linux-3_4_4-20:1.6
	binutils-2_17-branch:1.6.0.16
	binutils-2_17-branchpoint:1.6
	binutils-csl-2_17-branch:1.6.0.14
	binutils-csl-2_17-branchpoint:1.6
	binutils-csl-gxxpro-3_4-branch:1.6.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.6
	binutils-2_16_1:1.6
	binutils-csl-arm-2005q1b:1.6
	binutils-2_16:1.6
	binutils-csl-arm-2005q1a:1.6
	binutils-csl-arm-2005q1-branch:1.6.0.10
	binutils-csl-arm-2005q1-branchpoint:1.6
	binutils-2_16-branch:1.6.0.8
	binutils-2_16-branchpoint:1.6
	csl-arm-2004-q3d:1.6
	csl-arm-2004-q3:1.6
	binutils-2_15:1.6
	binutils-2_15-branchpoint:1.6
	csl-arm-2004-q1a:1.6
	csl-arm-2004-q1:1.6
	binutils-2_15-branch:1.6.0.6
	cagney_bfdfile-20040213-branch:1.6.0.4
	cagney_bfdfile-20040213-branchpoint:1.6
	cagney_bigcore-20040122-branch:1.6.0.2
	cagney_bigcore-20040122-branchpoint:1.6
	csl-arm-2003-q4:1.6
	binutils-2_14:1.5.6.1
	binutils-2_14-branch:1.5.0.6
	binutils-2_14-branchpoint:1.5
	binutils-2_13_2_1:1.5
	binutils-2_13_2:1.5
	binutils-2_13_1:1.5
	binutils-2_13:1.5
	binutils-2_13-branchpoint:1.5
	binutils-2_13-branch:1.5.0.4
	binutils-2_12_1:1.5
	binutils-2_12:1.5
	binutils-2_12-branch:1.5.0.2
	binutils-2_12-branchpoint:1.5
	cygnus_cvs_20020108_pre:1.5
	binutils-2_11_2:1.3.2.1
	binutils-2_11_1:1.3.2.1
	binutils-2_11:1.3
	x86_64versiong3:1.3
	binutils-2_11-branch:1.3.0.2
	binutils-2_10_1:1.2
	binutils-2_10:1.2
	binutils-2_10-branch:1.2.0.2
	binutils-2_10-branchpoint:1.2
	binutils_latest_snapshot:1.6
	repo-unification-2000-02-06:1.2
	binu_ss_19990721:1.2
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.6
date	2003.05.19.19.22.25;	author ths;	state Exp;
branches;
next	1.5;

1.5
date	2001.08.10.20.38.33;	author hjl;	state Exp;
branches
	1.5.6.1;
next	1.4;

1.4
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2000.12.03.20.50.34;	author nickc;	state Exp;
branches
	1.3.2.1;
next	1.2;

1.2
date	99.06.10.21.15.02;	author ian;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.5.6.1
date	2003.05.19.19.39.46;	author ths;	state Exp;
branches;
next	;

1.3.2.1
date	2001.06.11.10.04.59;	author amodra;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches;
next	;


desc
@@


1.6
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@# name: ELF e_flags: -m4650
# source: elf_e_flags.s
# as: -m4650
# objdump: -fd

.*:.*file format.*mips.*
architecture: mips:4650, flags 0x00000011:
HAS_RELOC, HAS_SYMS
start address 0x0+00

Disassembly of section .text:

0+00 <foo>:
   0:	70851002 	mul	v0,a0,a1
   4:	03e00008 	jr	ra
   8:	24420001 	addiu	v0,v0,1

0+0c <main>:
   c:	27bdffd8 	addiu	sp,sp,-40
  10:	afbf0020 	sw	ra,32\(sp\)
  14:	0c000000 	jal	0 <foo>
  18:	00000000 	nop
  1c:	0000102[1d] 	move	v0,zero
  20:	8fbf0020 	lw	ra,32\(sp\)
  24:	00000000 	nop
  28:	03e00008 	jr	ra
  2c:	27bd0028 	addiu	sp,sp,40
	...
@


1.5
log
@2001-08-10  H.J. Lu  <hjl@@gnu.org>

	* gas/mips/e32-rel2.d: Updated for the objdump output change.
	* gas/mips/e32el-rel2.d: Likewise.
	* gas/mips/elf-rel.d: Likewise.
	* gas/mips/elf-rel2.d: Likewise.
	* gas/mips/elf-rel3.d: Likewise.
	* gas/mips/elf_e_flags1.d: Likewise.
	* gas/mips/elf_e_flags2.d: Likewise.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/elfel-rel.d: Likewise.
	* gas/mips/elfel-rel2.d: Likewise.
	* gas/mips/elfel-rel3.d: Likewise.
	* gas/mips/empic.d: Likewise.
	* gas/mips/mips16-e.d: Likewise.
	* gas/mips/mips16-f.d: Likewise.
	* gas/mips/mipsel16-f.d: Likewise.
	* gas/mips/telempic.d: Likewise.
	* gas/mips/tempic.d: Likewise.
	* gas/mips/tmips16-e.d: Likewise.
	* gas/mips/tmipsel16-e.d: Likewise.

	* gas/mips/mips16-f.d: Fix the symbol table output.

	* gas/mips/mipsel16-f.d: Fix the endian.

	* gas/mips/mips.exp; Don't xfail mips16-f/mipsel16-f.
@
text
@d23 1
a23 1
  1c:	0000102d 	move	v0,zero
@


1.5.6.1
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d23 1
a23 1
  1c:	0000102[1d] 	move	v0,zero
@


1.4
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d9 1
a9 1
start address 0x0000000000000000
d13 1
a13 1
0000000000000000 <foo>:
d18 1
a18 1
000000000000000c <main>:
@


1.3
log
@Fix tests to align to a 16 byte boundary.
@
text
@d14 3
a16 3
   0:	70851002 	mul	\$v0,\$a0,\$a1
   4:	03e00008 	jr	\$ra
   8:	24420001 	addiu	\$v0,\$v0,1
d19 2
a20 2
   c:	27bdffd8 	addiu	\$sp,\$sp,-40
  10:	afbf0020 	sw	\$ra,32\(\$sp\)
d23 2
a24 2
  1c:	0000102d 	move	\$v0,\$zero
  20:	8fbf0020 	lw	\$ra,32\(\$sp\)
d26 2
a27 2
  28:	03e00008 	jr	\$ra
  2c:	27bd0028 	addiu	\$sp,\$sp,40
@


1.3.2.1
log
@Merge from mainline.
@
text
@d14 3
a16 3
   0:	70851002 	mul	v0,a0,a1
   4:	03e00008 	jr	ra
   8:	24420001 	addiu	v0,v0,1
d19 2
a20 2
   c:	27bdffd8 	addiu	sp,sp,-40
  10:	afbf0020 	sw	ra,32\(sp\)
d23 2
a24 2
  1c:	0000102d 	move	v0,zero
  20:	8fbf0020 	lw	ra,32\(sp\)
d26 2
a27 2
  28:	03e00008 	jr	ra
  2c:	27bd0028 	addiu	sp,sp,40
@


1.2
log
@	* gas/mips/sync.d: Pass -mips2 to the assembler.
	* gas/mips/elf_e_flags.s: Tweak code so that the tests pass for
	mips-elf target as well as mips64-elf target.
	* gas/mips/elf_e_flags1.d: Corresponding changes.
	* gas/mips/elf_e_flags2.d: Likewise.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/elf/elf.exp: Add setup_xfail for mips*-*-*.
	* gas/all/itbl-test.c (main): Update itbl_get_reg_val call for new
	parameter.
@
text
@d28 1
@


1.1
log
@Initial revision
@
text
@d20 1
a20 1
  10:	ffbf0020 	sd	\$ra,32\(\$sp\)
d24 4
a27 3
  20:	dfbf0020 	ld	\$ra,32\(\$sp\)
  24:	03e00008 	jr	\$ra
  28:	27bd0028 	addiu	\$sp,\$sp,40
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

