<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>RBM_interface</TopModelName>
        <TargetClockPeriod>12.50</TargetClockPeriod>
        <ClockUncertainty>3.38</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.908</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>5</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>2020</FF>
            <LUT>3239</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>RBM_interface</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>RBM_interface</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TDATA</name>
            <Object>axis_control_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TVALID</name>
            <Object>axis_control_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TREADY</name>
            <Object>axis_control_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TLAST</name>
            <Object>axis_control_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TKEEP</name>
            <Object>axis_control_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_control_in_TSTRB</name>
            <Object>axis_control_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TDATA</name>
            <Object>axis_sigmoid_switch_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TVALID</name>
            <Object>axis_sigmoid_switch_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TREADY</name>
            <Object>axis_sigmoid_switch_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TLAST</name>
            <Object>axis_sigmoid_switch_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TKEEP</name>
            <Object>axis_sigmoid_switch_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_sigmoid_switch_in_TSTRB</name>
            <Object>axis_sigmoid_switch_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TDATA</name>
            <Object>axis_vector_in_len_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TVALID</name>
            <Object>axis_vector_in_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TREADY</name>
            <Object>axis_vector_in_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TLAST</name>
            <Object>axis_vector_in_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TKEEP</name>
            <Object>axis_vector_in_len_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_len_in_TSTRB</name>
            <Object>axis_vector_in_len_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TDATA</name>
            <Object>axis_vector_out_len_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TVALID</name>
            <Object>axis_vector_out_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TREADY</name>
            <Object>axis_vector_out_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TLAST</name>
            <Object>axis_vector_out_len_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TKEEP</name>
            <Object>axis_vector_out_len_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_len_in_TSTRB</name>
            <Object>axis_vector_out_len_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TDATA</name>
            <Object>axis_vector_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TVALID</name>
            <Object>axis_vector_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TREADY</name>
            <Object>axis_vector_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TLAST</name>
            <Object>axis_vector_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TKEEP</name>
            <Object>axis_vector_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_in_TSTRB</name>
            <Object>axis_vector_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TDATA</name>
            <Object>axis_weight_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TVALID</name>
            <Object>axis_weight_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TREADY</name>
            <Object>axis_weight_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TLAST</name>
            <Object>axis_weight_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TKEEP</name>
            <Object>axis_weight_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_weight_in_TSTRB</name>
            <Object>axis_weight_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TDATA</name>
            <Object>axis_bias_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TVALID</name>
            <Object>axis_bias_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TREADY</name>
            <Object>axis_bias_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TLAST</name>
            <Object>axis_bias_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TKEEP</name>
            <Object>axis_bias_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_bias_in_TSTRB</name>
            <Object>axis_bias_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TDATA</name>
            <Object>axis_vector_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TVALID</name>
            <Object>axis_vector_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TREADY</name>
            <Object>axis_vector_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TLAST</name>
            <Object>axis_vector_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TKEEP</name>
            <Object>axis_vector_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_vector_out_TSTRB</name>
            <Object>axis_vector_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_control_in_TDATA</name>
            <Object>stream_control_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_control_in_TVALID</name>
            <Object>stream_control_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_control_in_TREADY</name>
            <Object>stream_control_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_sigmoid_switch_in_TDATA</name>
            <Object>stream_sigmoid_switch_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_sigmoid_switch_in_TVALID</name>
            <Object>stream_sigmoid_switch_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_sigmoid_switch_in_TREADY</name>
            <Object>stream_sigmoid_switch_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_len_in_TDATA</name>
            <Object>stream_vector_in_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_len_in_TVALID</name>
            <Object>stream_vector_in_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_len_in_TREADY</name>
            <Object>stream_vector_in_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_len_in_TDATA</name>
            <Object>stream_vector_out_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_len_in_TVALID</name>
            <Object>stream_vector_out_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_len_in_TREADY</name>
            <Object>stream_vector_out_len_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_TDATA</name>
            <Object>stream_vector_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_TVALID</name>
            <Object>stream_vector_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_in_TREADY</name>
            <Object>stream_vector_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_weight_in_TDATA</name>
            <Object>stream_weight_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_weight_in_TVALID</name>
            <Object>stream_weight_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_weight_in_TREADY</name>
            <Object>stream_weight_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_bias_in_TDATA</name>
            <Object>stream_bias_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_bias_in_TVALID</name>
            <Object>stream_bias_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_bias_in_TREADY</name>
            <Object>stream_bias_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_TDATA</name>
            <Object>stream_vector_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_TVALID</name>
            <Object>stream_vector_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_vector_out_TREADY</name>
            <Object>stream_vector_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>RBM_interface</ModuleName>
            <BindInstances>man_V_1_fu_869_p2 F2_fu_689_p2 add_ln570_fu_887_p2 sub_ln570_fu_892_p2 man_V_4_fu_995_p2 F2_1_fu_735_p2 add_ln570_1_fu_1008_p2 sub_ln570_1_fu_1013_p2 tmp_V_fu_597_p2 sub_ln1099_fu_747_p2 lsb_index_fu_752_p2 sub_ln1102_fu_778_p2 add_ln1109_fu_1103_p2 sub_ln1110_fu_1117_p2 m_1_fu_1145_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>RBM_interface</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.50</TargetClockPeriod>
                    <ClockUncertainty>3.38</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.908</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2020</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3239</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_869_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_689_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:564" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_887_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_fu_892_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_4_fu_995_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="man_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_735_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:564" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_1_fu_1008_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_1_fu_1013_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_597_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1094" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1099_fu_747_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099" URAM="0" VARIABLE="sub_ln1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_752_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1102_fu_778_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102" URAM="0" VARIABLE="sub_ln1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1109_fu_1103_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1109" URAM="0" VARIABLE="add_ln1109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1110_fu_1117_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1110" URAM="0" VARIABLE="sub_ln1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_1_fu_1145_p2" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1116" URAM="0" VARIABLE="m_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="axis_control_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="axis_control_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_sigmoid_switch_in" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="axis_sigmoid_switch_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_vector_in_len_in" index="2" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="axis_vector_in_len_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_vector_out_len_in" index="3" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="axis_vector_out_len_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_vector_in" index="4" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="axis_vector_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_weight_in" index="5" direction="in" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="axis_weight_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_bias_in" index="6" direction="in" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="axis_bias_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_vector_out" index="7" direction="out" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="axis_vector_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_control_in" index="8" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="stream_control_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_sigmoid_switch_in" index="9" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="stream_sigmoid_switch_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_vector_in_len_in" index="10" direction="out" srcType="stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="stream_vector_in_len_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_vector_out_len_in" index="11" direction="out" srcType="stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="stream_vector_out_len_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_vector_in" index="12" direction="out" srcType="stream&lt;stream_data_v_t, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="stream_vector_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_weight_in" index="13" direction="out" srcType="stream&lt;ap_fixed&lt;25, 3, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="stream_weight_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_bias_in" index="14" direction="out" srcType="stream&lt;ap_fixed&lt;48, 22, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="stream_bias_in" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_vector_out" index="15" direction="in" srcType="stream&lt;stream_data_h_t, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="stream_vector_out" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">axis_control_in:axis_sigmoid_switch_in:axis_vector_in_len_in:axis_vector_out_len_in:axis_vector_in:axis_weight_in:axis_bias_in:axis_vector_out:stream_control_in:stream_sigmoid_switch_in:stream_vector_in_len_in:stream_vector_out_len_in:stream_vector_in:stream_weight_in:stream_bias_in:stream_vector_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="axis_control_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="axis_control_in_">
            <ports>
                <port>axis_control_in_TDATA</port>
                <port>axis_control_in_TKEEP</port>
                <port>axis_control_in_TLAST</port>
                <port>axis_control_in_TREADY</port>
                <port>axis_control_in_TSTRB</port>
                <port>axis_control_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_control_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_sigmoid_switch_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="axis_sigmoid_switch_in_">
            <ports>
                <port>axis_sigmoid_switch_in_TDATA</port>
                <port>axis_sigmoid_switch_in_TKEEP</port>
                <port>axis_sigmoid_switch_in_TLAST</port>
                <port>axis_sigmoid_switch_in_TREADY</port>
                <port>axis_sigmoid_switch_in_TSTRB</port>
                <port>axis_sigmoid_switch_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_sigmoid_switch_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_vector_in_len_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="axis_vector_in_len_in_">
            <ports>
                <port>axis_vector_in_len_in_TDATA</port>
                <port>axis_vector_in_len_in_TKEEP</port>
                <port>axis_vector_in_len_in_TLAST</port>
                <port>axis_vector_in_len_in_TREADY</port>
                <port>axis_vector_in_len_in_TSTRB</port>
                <port>axis_vector_in_len_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_vector_in_len_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_vector_out_len_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="axis_vector_out_len_in_">
            <ports>
                <port>axis_vector_out_len_in_TDATA</port>
                <port>axis_vector_out_len_in_TKEEP</port>
                <port>axis_vector_out_len_in_TLAST</port>
                <port>axis_vector_out_len_in_TREADY</port>
                <port>axis_vector_out_len_in_TSTRB</port>
                <port>axis_vector_out_len_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_vector_out_len_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_vector_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="axis_vector_in_">
            <ports>
                <port>axis_vector_in_TDATA</port>
                <port>axis_vector_in_TKEEP</port>
                <port>axis_vector_in_TLAST</port>
                <port>axis_vector_in_TREADY</port>
                <port>axis_vector_in_TSTRB</port>
                <port>axis_vector_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_vector_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_weight_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="axis_weight_in_">
            <ports>
                <port>axis_weight_in_TDATA</port>
                <port>axis_weight_in_TKEEP</port>
                <port>axis_weight_in_TLAST</port>
                <port>axis_weight_in_TREADY</port>
                <port>axis_weight_in_TSTRB</port>
                <port>axis_weight_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_weight_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_bias_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="axis_bias_in_">
            <ports>
                <port>axis_bias_in_TDATA</port>
                <port>axis_bias_in_TKEEP</port>
                <port>axis_bias_in_TLAST</port>
                <port>axis_bias_in_TREADY</port>
                <port>axis_bias_in_TSTRB</port>
                <port>axis_bias_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_bias_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_vector_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="axis_vector_out_">
            <ports>
                <port>axis_vector_out_TDATA</port>
                <port>axis_vector_out_TKEEP</port>
                <port>axis_vector_out_TLAST</port>
                <port>axis_vector_out_TREADY</port>
                <port>axis_vector_out_TSTRB</port>
                <port>axis_vector_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axis_vector_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_control_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="stream_control_in_">
            <ports>
                <port>stream_control_in_TDATA</port>
                <port>stream_control_in_TREADY</port>
                <port>stream_control_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_control_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_sigmoid_switch_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="stream_sigmoid_switch_in_">
            <ports>
                <port>stream_sigmoid_switch_in_TDATA</port>
                <port>stream_sigmoid_switch_in_TREADY</port>
                <port>stream_sigmoid_switch_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_sigmoid_switch_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_vector_in_len_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="16" portPrefix="stream_vector_in_len_in_">
            <ports>
                <port>stream_vector_in_len_in_TDATA</port>
                <port>stream_vector_in_len_in_TREADY</port>
                <port>stream_vector_in_len_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_vector_in_len_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_vector_out_len_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="16" portPrefix="stream_vector_out_len_in_">
            <ports>
                <port>stream_vector_out_len_in_TDATA</port>
                <port>stream_vector_out_len_in_TREADY</port>
                <port>stream_vector_out_len_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_vector_out_len_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_vector_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="stream_vector_in_">
            <ports>
                <port>stream_vector_in_TDATA</port>
                <port>stream_vector_in_TREADY</port>
                <port>stream_vector_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_vector_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_weight_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="stream_weight_in_">
            <ports>
                <port>stream_weight_in_TDATA</port>
                <port>stream_weight_in_TREADY</port>
                <port>stream_weight_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_weight_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_bias_in" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="stream_bias_in_">
            <ports>
                <port>stream_bias_in_TDATA</port>
                <port>stream_bias_in_TREADY</port>
                <port>stream_bias_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_bias_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_vector_out" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="stream_vector_out_">
            <ports>
                <port>stream_vector_out_TDATA</port>
                <port>stream_vector_out_TREADY</port>
                <port>stream_vector_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_vector_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="8">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="axis_bias_in">both, 32, 4, 1, 1, 4, 1, , , , </column>
                    <column name="axis_control_in">both, 8, 1, 1, 1, 1, 1, , , , </column>
                    <column name="axis_sigmoid_switch_in">both, 8, 1, 1, 1, 1, 1, , , , </column>
                    <column name="axis_vector_in">both, 16, 2, 1, 1, 2, 1, , , , </column>
                    <column name="axis_vector_in_len_in">both, 16, 2, 1, 1, 2, 1, , , , </column>
                    <column name="axis_vector_out">both, 32, 4, 1, 1, 4, 1, , , , </column>
                    <column name="axis_vector_out_len_in">both, 16, 2, 1, 1, 2, 1, , , , </column>
                    <column name="axis_weight_in">both, 32, 4, 1, 1, 4, 1, , , , </column>
                    <column name="stream_bias_in">both, 48, , , 1, , 1, , , , </column>
                    <column name="stream_control_in">both, 8, , , 1, , 1, , , , </column>
                    <column name="stream_sigmoid_switch_in">both, 8, , , 1, , 1, , , , </column>
                    <column name="stream_vector_in">both, 32, , , 1, , 1, , , , </column>
                    <column name="stream_vector_in_len_in">both, 16, , , 1, , 1, , , , </column>
                    <column name="stream_vector_out">both, 128, , , 1, , 1, , , , </column>
                    <column name="stream_vector_out_len_in">both, 16, , , 1, , 1, , , , </column>
                    <column name="stream_weight_in">both, 32, , , 1, , 1, , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="axis_control_in">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_sigmoid_switch_in">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_vector_in_len_in">in, stream&lt;hls::axis&lt;ap_uint&lt;16&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_vector_out_len_in">in, stream&lt;hls::axis&lt;ap_uint&lt;16&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_vector_in">in, stream&lt;hls::axis&lt;ap_int&lt;16&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_weight_in">in, stream&lt;hls::axis&lt;float 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_bias_in">in, stream&lt;hls::axis&lt;float 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="axis_vector_out">out, stream&lt;hls::axis&lt;float 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="stream_control_in">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="stream_sigmoid_switch_in">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="stream_vector_in_len_in">out, stream&lt;ap_uint&lt;12&gt; 0&gt;&amp;</column>
                    <column name="stream_vector_out_len_in">out, stream&lt;ap_uint&lt;12&gt; 0&gt;&amp;</column>
                    <column name="stream_vector_in">out, stream&lt;stream_data_v_t 0&gt;&amp;</column>
                    <column name="stream_weight_in">out, stream&lt;ap_fixed&lt;25 3 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="stream_bias_in">out, stream&lt;ap_fixed&lt;48 22 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="stream_vector_out">in, stream&lt;stream_data_h_t 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="axis_control_in">axis_control_in, interface, , </column>
                    <column name="axis_sigmoid_switch_in">axis_sigmoid_switch_in, interface, , </column>
                    <column name="axis_vector_in_len_in">axis_vector_in_len_in, interface, , </column>
                    <column name="axis_vector_out_len_in">axis_vector_out_len_in, interface, , </column>
                    <column name="axis_vector_in">axis_vector_in, interface, , </column>
                    <column name="axis_weight_in">axis_weight_in, interface, , </column>
                    <column name="axis_bias_in">axis_bias_in, interface, , </column>
                    <column name="axis_vector_out">axis_vector_out, interface, , </column>
                    <column name="stream_control_in">stream_control_in, interface, , </column>
                    <column name="stream_sigmoid_switch_in">stream_sigmoid_switch_in, interface, , </column>
                    <column name="stream_vector_in_len_in">stream_vector_in_len_in, interface, , </column>
                    <column name="stream_vector_out_len_in">stream_vector_out_len_in, interface, , </column>
                    <column name="stream_vector_in">stream_vector_in, interface, , </column>
                    <column name="stream_weight_in">stream_weight_in, interface, , </column>
                    <column name="stream_bias_in">stream_bias_in, interface, , </column>
                    <column name="stream_vector_out">stream_vector_out, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:21" status="valid" parentFunction="rbm_interface" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:23" status="valid" parentFunction="rbm_interface" variable="axis_control_in" isDirective="0" options="mode=axis register_mode=both port=axis_control_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:24" status="valid" parentFunction="rbm_interface" variable="axis_sigmoid_switch_in" isDirective="0" options="mode=axis register_mode=both port=axis_sigmoid_switch_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:25" status="valid" parentFunction="rbm_interface" variable="axis_vector_in_len_in" isDirective="0" options="mode=axis register_mode=both port=axis_vector_in_len_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:26" status="valid" parentFunction="rbm_interface" variable="axis_vector_out_len_in" isDirective="0" options="mode=axis register_mode=both port=axis_vector_out_len_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:27" status="valid" parentFunction="rbm_interface" variable="axis_vector_in" isDirective="0" options="mode=axis register_mode=both port=axis_vector_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:28" status="valid" parentFunction="rbm_interface" variable="axis_weight_in" isDirective="0" options="mode=axis register_mode=both port=axis_weight_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:29" status="valid" parentFunction="rbm_interface" variable="axis_bias_in" isDirective="0" options="mode=axis register_mode=both port=axis_bias_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:30" status="valid" parentFunction="rbm_interface" variable="axis_vector_out" isDirective="0" options="mode=axis register_mode=both port=axis_vector_out register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:32" status="valid" parentFunction="rbm_interface" variable="stream_control_in" isDirective="0" options="mode=axis register_mode=both port=stream_control_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:33" status="valid" parentFunction="rbm_interface" variable="stream_sigmoid_switch_in" isDirective="0" options="mode=axis register_mode=both port=stream_sigmoid_switch_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:34" status="valid" parentFunction="rbm_interface" variable="stream_vector_in_len_in" isDirective="0" options="mode=axis register_mode=both port=stream_vector_in_len_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:35" status="valid" parentFunction="rbm_interface" variable="stream_vector_out_len_in" isDirective="0" options="mode=axis register_mode=both port=stream_vector_out_len_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:36" status="valid" parentFunction="rbm_interface" variable="stream_vector_in" isDirective="0" options="mode=axis register_mode=both port=stream_vector_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:37" status="valid" parentFunction="rbm_interface" variable="stream_weight_in" isDirective="0" options="mode=axis register_mode=both port=stream_weight_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:38" status="valid" parentFunction="rbm_interface" variable="stream_bias_in" isDirective="0" options="mode=axis register_mode=both port=stream_bias_in register"/>
        <Pragma type="interface" location="RBM_interface_hls/code/RBM_interface.cpp:39" status="valid" parentFunction="rbm_interface" variable="stream_vector_out" isDirective="0" options="mode=axis register_mode=both port=stream_vector_out register"/>
        <Pragma type="pipeline" location="RBM_interface_hls/code/RBM_interface.cpp:40" status="valid" parentFunction="rbm_interface" variable="" isDirective="0" options="II=1 style=frp"/>
    </PragmaReport>
</profile>

