// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "10/22/2022 09:24:50"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module dds_pll (
	clk,
	rstn,
	data);
input 	clk;
input 	rstn;
output 	[7:0] data;

// Design Ports Information
// data[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("dds_in_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dds_in_0|fre_add[5]~30_combout ;
wire \dds_in_0|fre_add[7]~34_combout ;
wire \dds_in_0|fre_add[8]~36_combout ;
wire \dds_in_0|fre_add[13]~46_combout ;
wire \dds_in_0|fre_add[15]~50_combout ;
wire \dds_in_0|fre_add[3]~84_combout ;
wire \clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \dds_in_0|fre_add[4]~28_combout ;
wire \rstn~input_o ;
wire \rstn~inputclkctrl_outclk ;
wire \dds_in_0|fre_add[4]~29 ;
wire \dds_in_0|fre_add[5]~31 ;
wire \dds_in_0|fre_add[6]~32_combout ;
wire \dds_in_0|fre_add[6]~33 ;
wire \dds_in_0|fre_add[7]~35 ;
wire \dds_in_0|fre_add[8]~37 ;
wire \dds_in_0|fre_add[9]~38_combout ;
wire \dds_in_0|fre_add[9]~39 ;
wire \dds_in_0|fre_add[10]~40_combout ;
wire \dds_in_0|fre_add[10]~41 ;
wire \dds_in_0|fre_add[11]~42_combout ;
wire \dds_in_0|fre_add[11]~43 ;
wire \dds_in_0|fre_add[12]~44_combout ;
wire \dds_in_0|fre_add[12]~45 ;
wire \dds_in_0|fre_add[13]~47 ;
wire \dds_in_0|fre_add[14]~48_combout ;
wire \dds_in_0|fre_add[14]~49 ;
wire \dds_in_0|fre_add[15]~51 ;
wire \dds_in_0|fre_add[16]~52_combout ;
wire \dds_in_0|fre_add[16]~53 ;
wire \dds_in_0|fre_add[17]~55 ;
wire \dds_in_0|fre_add[18]~56_combout ;
wire \dds_in_0|fre_add[18]~57 ;
wire \dds_in_0|fre_add[19]~58_combout ;
wire \dds_in_0|fre_add[19]~59 ;
wire \dds_in_0|fre_add[20]~60_combout ;
wire \dds_in_0|fre_add[20]~61 ;
wire \dds_in_0|fre_add[21]~63 ;
wire \dds_in_0|fre_add[22]~64_combout ;
wire \dds_in_0|fre_add[22]~65 ;
wire \dds_in_0|fre_add[23]~67 ;
wire \dds_in_0|fre_add[24]~69 ;
wire \dds_in_0|fre_add[25]~70_combout ;
wire \dds_in_0|fre_add[25]~71 ;
wire \dds_in_0|fre_add[26]~72_combout ;
wire \dds_in_0|fre_add[26]~73 ;
wire \dds_in_0|fre_add[27]~74_combout ;
wire \dds_in_0|fre_add[27]~75 ;
wire \dds_in_0|fre_add[28]~76_combout ;
wire \dds_in_0|fre_add[28]~77 ;
wire \dds_in_0|fre_add[29]~79 ;
wire \dds_in_0|fre_add[30]~80_combout ;
wire \dds_in_0|rom_reg[13]~feeder_combout ;
wire \dds_in_0|fre_add[30]~81 ;
wire \dds_in_0|fre_add[31]~82_combout ;
wire \dds_in_0|rom_adder[14]~feeder_combout ;
wire \dds_in_0|rom_reg[14]~feeder_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ;
wire \dds_in_0|fre_add[17]~54_combout ;
wire \dds_in_0|rom_adder[0]~feeder_combout ;
wire \dds_in_0|rom_reg[0]~feeder_combout ;
wire \dds_in_0|rom_adder[1]~feeder_combout ;
wire \dds_in_0|rom_reg[1]~feeder_combout ;
wire \dds_in_0|rom_adder[2]~feeder_combout ;
wire \dds_in_0|rom_reg[2]~feeder_combout ;
wire \dds_in_0|rom_adder[3]~feeder_combout ;
wire \dds_in_0|rom_reg[3]~feeder_combout ;
wire \dds_in_0|fre_add[21]~62_combout ;
wire \dds_in_0|rom_adder[4]~feeder_combout ;
wire \dds_in_0|rom_reg[4]~feeder_combout ;
wire \dds_in_0|rom_adder[5]~feeder_combout ;
wire \dds_in_0|rom_reg[5]~feeder_combout ;
wire \dds_in_0|fre_add[23]~66_combout ;
wire \dds_in_0|rom_adder[6]~feeder_combout ;
wire \dds_in_0|rom_reg[6]~feeder_combout ;
wire \dds_in_0|fre_add[24]~68_combout ;
wire \dds_in_0|rom_adder[7]~feeder_combout ;
wire \dds_in_0|rom_reg[7]~feeder_combout ;
wire \dds_in_0|rom_adder[8]~feeder_combout ;
wire \dds_in_0|rom_reg[8]~feeder_combout ;
wire \dds_in_0|rom_adder[9]~feeder_combout ;
wire \dds_in_0|rom_reg[9]~feeder_combout ;
wire \dds_in_0|rom_adder[10]~feeder_combout ;
wire \dds_in_0|rom_reg[10]~feeder_combout ;
wire \dds_in_0|rom_adder[11]~feeder_combout ;
wire \dds_in_0|rom_reg[11]~feeder_combout ;
wire \dds_in_0|fre_add[29]~78_combout ;
wire \dds_in_0|rom_adder[12]~feeder_combout ;
wire \dds_in_0|rom_reg[12]~feeder_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ;
wire [1:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [14:0] \dds_in_0|rom_reg ;
wire [14:0] \dds_in_0|rom_adder ;
wire [31:0] \dds_in_0|fre_add ;

wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \dds_in_0|fre_add[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[15]~50_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[15] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \dds_in_0|fre_add[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[13]~46_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[13] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \dds_in_0|fre_add[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[8]~36_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[8] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \dds_in_0|fre_add[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[7]~34_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[7] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \dds_in_0|fre_add[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[5]~30_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[5] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \dds_in_0|fre_add[5]~30 (
// Equation(s):
// \dds_in_0|fre_add[5]~30_combout  = (\dds_in_0|fre_add [5] & (!\dds_in_0|fre_add[4]~29 )) # (!\dds_in_0|fre_add [5] & ((\dds_in_0|fre_add[4]~29 ) # (GND)))
// \dds_in_0|fre_add[5]~31  = CARRY((!\dds_in_0|fre_add[4]~29 ) # (!\dds_in_0|fre_add [5]))

	.dataa(\dds_in_0|fre_add [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[4]~29 ),
	.combout(\dds_in_0|fre_add[5]~30_combout ),
	.cout(\dds_in_0|fre_add[5]~31 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[5]~30 .lut_mask = 16'h5A5F;
defparam \dds_in_0|fre_add[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \dds_in_0|fre_add[7]~34 (
// Equation(s):
// \dds_in_0|fre_add[7]~34_combout  = (\dds_in_0|fre_add [7] & (\dds_in_0|fre_add[6]~33  & VCC)) # (!\dds_in_0|fre_add [7] & (!\dds_in_0|fre_add[6]~33 ))
// \dds_in_0|fre_add[7]~35  = CARRY((!\dds_in_0|fre_add [7] & !\dds_in_0|fre_add[6]~33 ))

	.dataa(\dds_in_0|fre_add [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[6]~33 ),
	.combout(\dds_in_0|fre_add[7]~34_combout ),
	.cout(\dds_in_0|fre_add[7]~35 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[7]~34 .lut_mask = 16'hA505;
defparam \dds_in_0|fre_add[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \dds_in_0|fre_add[8]~36 (
// Equation(s):
// \dds_in_0|fre_add[8]~36_combout  = (\dds_in_0|fre_add [8] & (\dds_in_0|fre_add[7]~35  $ (GND))) # (!\dds_in_0|fre_add [8] & (!\dds_in_0|fre_add[7]~35  & VCC))
// \dds_in_0|fre_add[8]~37  = CARRY((\dds_in_0|fre_add [8] & !\dds_in_0|fre_add[7]~35 ))

	.dataa(\dds_in_0|fre_add [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[7]~35 ),
	.combout(\dds_in_0|fre_add[8]~36_combout ),
	.cout(\dds_in_0|fre_add[8]~37 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[8]~36 .lut_mask = 16'hA50A;
defparam \dds_in_0|fre_add[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \dds_in_0|fre_add[13]~46 (
// Equation(s):
// \dds_in_0|fre_add[13]~46_combout  = (\dds_in_0|fre_add [13] & (!\dds_in_0|fre_add[12]~45 )) # (!\dds_in_0|fre_add [13] & ((\dds_in_0|fre_add[12]~45 ) # (GND)))
// \dds_in_0|fre_add[13]~47  = CARRY((!\dds_in_0|fre_add[12]~45 ) # (!\dds_in_0|fre_add [13]))

	.dataa(\dds_in_0|fre_add [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[12]~45 ),
	.combout(\dds_in_0|fre_add[13]~46_combout ),
	.cout(\dds_in_0|fre_add[13]~47 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[13]~46 .lut_mask = 16'h5A5F;
defparam \dds_in_0|fre_add[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \dds_in_0|fre_add[15]~50 (
// Equation(s):
// \dds_in_0|fre_add[15]~50_combout  = (\dds_in_0|fre_add [15] & (\dds_in_0|fre_add[14]~49  & VCC)) # (!\dds_in_0|fre_add [15] & (!\dds_in_0|fre_add[14]~49 ))
// \dds_in_0|fre_add[15]~51  = CARRY((!\dds_in_0|fre_add [15] & !\dds_in_0|fre_add[14]~49 ))

	.dataa(\dds_in_0|fre_add [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[14]~49 ),
	.combout(\dds_in_0|fre_add[15]~50_combout ),
	.cout(\dds_in_0|fre_add[15]~51 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[15]~50 .lut_mask = 16'hA505;
defparam \dds_in_0|fre_add[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \dds_in_0|fre_add[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[3]~84_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[3] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \dds_in_0|fre_add[3]~84 (
// Equation(s):
// \dds_in_0|fre_add[3]~84_combout  = !\dds_in_0|fre_add [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|fre_add[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|fre_add[3]~84 .lut_mask = 16'h0F0F;
defparam \dds_in_0|fre_add[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \data[0]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \data[1]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \data[2]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \data[3]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \data[4]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \data[5]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \data[6]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \data[7]~output (
	.i(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\rstn~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \dds_in_0|fre_add[4]~28 (
// Equation(s):
// \dds_in_0|fre_add[4]~28_combout  = (\dds_in_0|fre_add [3] & (\dds_in_0|fre_add [4] $ (VCC))) # (!\dds_in_0|fre_add [3] & (\dds_in_0|fre_add [4] & VCC))
// \dds_in_0|fre_add[4]~29  = CARRY((\dds_in_0|fre_add [3] & \dds_in_0|fre_add [4]))

	.dataa(\dds_in_0|fre_add [3]),
	.datab(\dds_in_0|fre_add [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds_in_0|fre_add[4]~28_combout ),
	.cout(\dds_in_0|fre_add[4]~29 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[4]~28 .lut_mask = 16'h6688;
defparam \dds_in_0|fre_add[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rstn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rstn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rstn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rstn~inputclkctrl .clock_type = "global clock";
defparam \rstn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \dds_in_0|fre_add[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[4]~28_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[4] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \dds_in_0|fre_add[6]~32 (
// Equation(s):
// \dds_in_0|fre_add[6]~32_combout  = (\dds_in_0|fre_add [6] & ((GND) # (!\dds_in_0|fre_add[5]~31 ))) # (!\dds_in_0|fre_add [6] & (\dds_in_0|fre_add[5]~31  $ (GND)))
// \dds_in_0|fre_add[6]~33  = CARRY((\dds_in_0|fre_add [6]) # (!\dds_in_0|fre_add[5]~31 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[5]~31 ),
	.combout(\dds_in_0|fre_add[6]~32_combout ),
	.cout(\dds_in_0|fre_add[6]~33 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[6]~32 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \dds_in_0|fre_add[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[6]~32_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[6] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \dds_in_0|fre_add[9]~38 (
// Equation(s):
// \dds_in_0|fre_add[9]~38_combout  = (\dds_in_0|fre_add [9] & (!\dds_in_0|fre_add[8]~37 )) # (!\dds_in_0|fre_add [9] & ((\dds_in_0|fre_add[8]~37 ) # (GND)))
// \dds_in_0|fre_add[9]~39  = CARRY((!\dds_in_0|fre_add[8]~37 ) # (!\dds_in_0|fre_add [9]))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[8]~37 ),
	.combout(\dds_in_0|fre_add[9]~38_combout ),
	.cout(\dds_in_0|fre_add[9]~39 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[9]~38 .lut_mask = 16'h3C3F;
defparam \dds_in_0|fre_add[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \dds_in_0|fre_add[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[9]~38_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[9] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \dds_in_0|fre_add[10]~40 (
// Equation(s):
// \dds_in_0|fre_add[10]~40_combout  = (\dds_in_0|fre_add [10] & ((GND) # (!\dds_in_0|fre_add[9]~39 ))) # (!\dds_in_0|fre_add [10] & (\dds_in_0|fre_add[9]~39  $ (GND)))
// \dds_in_0|fre_add[10]~41  = CARRY((\dds_in_0|fre_add [10]) # (!\dds_in_0|fre_add[9]~39 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[9]~39 ),
	.combout(\dds_in_0|fre_add[10]~40_combout ),
	.cout(\dds_in_0|fre_add[10]~41 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[10]~40 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \dds_in_0|fre_add[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[10]~40_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[10] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \dds_in_0|fre_add[11]~42 (
// Equation(s):
// \dds_in_0|fre_add[11]~42_combout  = (\dds_in_0|fre_add [11] & (\dds_in_0|fre_add[10]~41  & VCC)) # (!\dds_in_0|fre_add [11] & (!\dds_in_0|fre_add[10]~41 ))
// \dds_in_0|fre_add[11]~43  = CARRY((!\dds_in_0|fre_add [11] & !\dds_in_0|fre_add[10]~41 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[10]~41 ),
	.combout(\dds_in_0|fre_add[11]~42_combout ),
	.cout(\dds_in_0|fre_add[11]~43 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[11]~42 .lut_mask = 16'hC303;
defparam \dds_in_0|fre_add[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \dds_in_0|fre_add[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[11]~42_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[11] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \dds_in_0|fre_add[12]~44 (
// Equation(s):
// \dds_in_0|fre_add[12]~44_combout  = (\dds_in_0|fre_add [12] & (\dds_in_0|fre_add[11]~43  $ (GND))) # (!\dds_in_0|fre_add [12] & (!\dds_in_0|fre_add[11]~43  & VCC))
// \dds_in_0|fre_add[12]~45  = CARRY((\dds_in_0|fre_add [12] & !\dds_in_0|fre_add[11]~43 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[11]~43 ),
	.combout(\dds_in_0|fre_add[12]~44_combout ),
	.cout(\dds_in_0|fre_add[12]~45 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[12]~44 .lut_mask = 16'hC30C;
defparam \dds_in_0|fre_add[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \dds_in_0|fre_add[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[12]~44_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[12] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \dds_in_0|fre_add[14]~48 (
// Equation(s):
// \dds_in_0|fre_add[14]~48_combout  = (\dds_in_0|fre_add [14] & ((GND) # (!\dds_in_0|fre_add[13]~47 ))) # (!\dds_in_0|fre_add [14] & (\dds_in_0|fre_add[13]~47  $ (GND)))
// \dds_in_0|fre_add[14]~49  = CARRY((\dds_in_0|fre_add [14]) # (!\dds_in_0|fre_add[13]~47 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[13]~47 ),
	.combout(\dds_in_0|fre_add[14]~48_combout ),
	.cout(\dds_in_0|fre_add[14]~49 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[14]~48 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \dds_in_0|fre_add[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[14]~48_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[14] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \dds_in_0|fre_add[16]~52 (
// Equation(s):
// \dds_in_0|fre_add[16]~52_combout  = (\dds_in_0|fre_add [16] & (\dds_in_0|fre_add[15]~51  $ (GND))) # (!\dds_in_0|fre_add [16] & (!\dds_in_0|fre_add[15]~51  & VCC))
// \dds_in_0|fre_add[16]~53  = CARRY((\dds_in_0|fre_add [16] & !\dds_in_0|fre_add[15]~51 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[15]~51 ),
	.combout(\dds_in_0|fre_add[16]~52_combout ),
	.cout(\dds_in_0|fre_add[16]~53 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[16]~52 .lut_mask = 16'hC30C;
defparam \dds_in_0|fre_add[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \dds_in_0|fre_add[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[16]~52_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[16] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \dds_in_0|fre_add[17]~54 (
// Equation(s):
// \dds_in_0|fre_add[17]~54_combout  = (\dds_in_0|fre_add [17] & (!\dds_in_0|fre_add[16]~53 )) # (!\dds_in_0|fre_add [17] & ((\dds_in_0|fre_add[16]~53 ) # (GND)))
// \dds_in_0|fre_add[17]~55  = CARRY((!\dds_in_0|fre_add[16]~53 ) # (!\dds_in_0|fre_add [17]))

	.dataa(\dds_in_0|fre_add [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[16]~53 ),
	.combout(\dds_in_0|fre_add[17]~54_combout ),
	.cout(\dds_in_0|fre_add[17]~55 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[17]~54 .lut_mask = 16'h5A5F;
defparam \dds_in_0|fre_add[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \dds_in_0|fre_add[18]~56 (
// Equation(s):
// \dds_in_0|fre_add[18]~56_combout  = (\dds_in_0|fre_add [18] & ((GND) # (!\dds_in_0|fre_add[17]~55 ))) # (!\dds_in_0|fre_add [18] & (\dds_in_0|fre_add[17]~55  $ (GND)))
// \dds_in_0|fre_add[18]~57  = CARRY((\dds_in_0|fre_add [18]) # (!\dds_in_0|fre_add[17]~55 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[17]~55 ),
	.combout(\dds_in_0|fre_add[18]~56_combout ),
	.cout(\dds_in_0|fre_add[18]~57 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[18]~56 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \dds_in_0|fre_add[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[18]~56_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[18] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \dds_in_0|fre_add[19]~58 (
// Equation(s):
// \dds_in_0|fre_add[19]~58_combout  = (\dds_in_0|fre_add [19] & (\dds_in_0|fre_add[18]~57  & VCC)) # (!\dds_in_0|fre_add [19] & (!\dds_in_0|fre_add[18]~57 ))
// \dds_in_0|fre_add[19]~59  = CARRY((!\dds_in_0|fre_add [19] & !\dds_in_0|fre_add[18]~57 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[18]~57 ),
	.combout(\dds_in_0|fre_add[19]~58_combout ),
	.cout(\dds_in_0|fre_add[19]~59 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[19]~58 .lut_mask = 16'hC303;
defparam \dds_in_0|fre_add[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \dds_in_0|fre_add[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[19]~58_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[19] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \dds_in_0|fre_add[20]~60 (
// Equation(s):
// \dds_in_0|fre_add[20]~60_combout  = (\dds_in_0|fre_add [20] & (\dds_in_0|fre_add[19]~59  $ (GND))) # (!\dds_in_0|fre_add [20] & (!\dds_in_0|fre_add[19]~59  & VCC))
// \dds_in_0|fre_add[20]~61  = CARRY((\dds_in_0|fre_add [20] & !\dds_in_0|fre_add[19]~59 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[19]~59 ),
	.combout(\dds_in_0|fre_add[20]~60_combout ),
	.cout(\dds_in_0|fre_add[20]~61 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[20]~60 .lut_mask = 16'hC30C;
defparam \dds_in_0|fre_add[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \dds_in_0|fre_add[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[20]~60_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[20] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \dds_in_0|fre_add[21]~62 (
// Equation(s):
// \dds_in_0|fre_add[21]~62_combout  = (\dds_in_0|fre_add [21] & (!\dds_in_0|fre_add[20]~61 )) # (!\dds_in_0|fre_add [21] & ((\dds_in_0|fre_add[20]~61 ) # (GND)))
// \dds_in_0|fre_add[21]~63  = CARRY((!\dds_in_0|fre_add[20]~61 ) # (!\dds_in_0|fre_add [21]))

	.dataa(\dds_in_0|fre_add [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[20]~61 ),
	.combout(\dds_in_0|fre_add[21]~62_combout ),
	.cout(\dds_in_0|fre_add[21]~63 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[21]~62 .lut_mask = 16'h5A5F;
defparam \dds_in_0|fre_add[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \dds_in_0|fre_add[22]~64 (
// Equation(s):
// \dds_in_0|fre_add[22]~64_combout  = (\dds_in_0|fre_add [22] & ((GND) # (!\dds_in_0|fre_add[21]~63 ))) # (!\dds_in_0|fre_add [22] & (\dds_in_0|fre_add[21]~63  $ (GND)))
// \dds_in_0|fre_add[22]~65  = CARRY((\dds_in_0|fre_add [22]) # (!\dds_in_0|fre_add[21]~63 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[21]~63 ),
	.combout(\dds_in_0|fre_add[22]~64_combout ),
	.cout(\dds_in_0|fre_add[22]~65 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[22]~64 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[22]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \dds_in_0|fre_add[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[22]~64_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[22] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \dds_in_0|fre_add[23]~66 (
// Equation(s):
// \dds_in_0|fre_add[23]~66_combout  = (\dds_in_0|fre_add [23] & (\dds_in_0|fre_add[22]~65  & VCC)) # (!\dds_in_0|fre_add [23] & (!\dds_in_0|fre_add[22]~65 ))
// \dds_in_0|fre_add[23]~67  = CARRY((!\dds_in_0|fre_add [23] & !\dds_in_0|fre_add[22]~65 ))

	.dataa(\dds_in_0|fre_add [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[22]~65 ),
	.combout(\dds_in_0|fre_add[23]~66_combout ),
	.cout(\dds_in_0|fre_add[23]~67 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[23]~66 .lut_mask = 16'hA505;
defparam \dds_in_0|fre_add[23]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \dds_in_0|fre_add[24]~68 (
// Equation(s):
// \dds_in_0|fre_add[24]~68_combout  = (\dds_in_0|fre_add [24] & (\dds_in_0|fre_add[23]~67  $ (GND))) # (!\dds_in_0|fre_add [24] & (!\dds_in_0|fre_add[23]~67  & VCC))
// \dds_in_0|fre_add[24]~69  = CARRY((\dds_in_0|fre_add [24] & !\dds_in_0|fre_add[23]~67 ))

	.dataa(\dds_in_0|fre_add [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[23]~67 ),
	.combout(\dds_in_0|fre_add[24]~68_combout ),
	.cout(\dds_in_0|fre_add[24]~69 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[24]~68 .lut_mask = 16'hA50A;
defparam \dds_in_0|fre_add[24]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \dds_in_0|fre_add[25]~70 (
// Equation(s):
// \dds_in_0|fre_add[25]~70_combout  = (\dds_in_0|fre_add [25] & (!\dds_in_0|fre_add[24]~69 )) # (!\dds_in_0|fre_add [25] & ((\dds_in_0|fre_add[24]~69 ) # (GND)))
// \dds_in_0|fre_add[25]~71  = CARRY((!\dds_in_0|fre_add[24]~69 ) # (!\dds_in_0|fre_add [25]))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[24]~69 ),
	.combout(\dds_in_0|fre_add[25]~70_combout ),
	.cout(\dds_in_0|fre_add[25]~71 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[25]~70 .lut_mask = 16'h3C3F;
defparam \dds_in_0|fre_add[25]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \dds_in_0|fre_add[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[25]~70_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[25] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \dds_in_0|fre_add[26]~72 (
// Equation(s):
// \dds_in_0|fre_add[26]~72_combout  = (\dds_in_0|fre_add [26] & ((GND) # (!\dds_in_0|fre_add[25]~71 ))) # (!\dds_in_0|fre_add [26] & (\dds_in_0|fre_add[25]~71  $ (GND)))
// \dds_in_0|fre_add[26]~73  = CARRY((\dds_in_0|fre_add [26]) # (!\dds_in_0|fre_add[25]~71 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[25]~71 ),
	.combout(\dds_in_0|fre_add[26]~72_combout ),
	.cout(\dds_in_0|fre_add[26]~73 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[26]~72 .lut_mask = 16'h3CCF;
defparam \dds_in_0|fre_add[26]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \dds_in_0|fre_add[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[26]~72_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[26] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \dds_in_0|fre_add[27]~74 (
// Equation(s):
// \dds_in_0|fre_add[27]~74_combout  = (\dds_in_0|fre_add [27] & (\dds_in_0|fre_add[26]~73  & VCC)) # (!\dds_in_0|fre_add [27] & (!\dds_in_0|fre_add[26]~73 ))
// \dds_in_0|fre_add[27]~75  = CARRY((!\dds_in_0|fre_add [27] & !\dds_in_0|fre_add[26]~73 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[26]~73 ),
	.combout(\dds_in_0|fre_add[27]~74_combout ),
	.cout(\dds_in_0|fre_add[27]~75 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[27]~74 .lut_mask = 16'hC303;
defparam \dds_in_0|fre_add[27]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \dds_in_0|fre_add[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[27]~74_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[27] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \dds_in_0|fre_add[28]~76 (
// Equation(s):
// \dds_in_0|fre_add[28]~76_combout  = (\dds_in_0|fre_add [28] & (\dds_in_0|fre_add[27]~75  $ (GND))) # (!\dds_in_0|fre_add [28] & (!\dds_in_0|fre_add[27]~75  & VCC))
// \dds_in_0|fre_add[28]~77  = CARRY((\dds_in_0|fre_add [28] & !\dds_in_0|fre_add[27]~75 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[27]~75 ),
	.combout(\dds_in_0|fre_add[28]~76_combout ),
	.cout(\dds_in_0|fre_add[28]~77 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[28]~76 .lut_mask = 16'hC30C;
defparam \dds_in_0|fre_add[28]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \dds_in_0|fre_add[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[28]~76_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[28] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \dds_in_0|fre_add[29]~78 (
// Equation(s):
// \dds_in_0|fre_add[29]~78_combout  = (\dds_in_0|fre_add [29] & (!\dds_in_0|fre_add[28]~77 )) # (!\dds_in_0|fre_add [29] & ((\dds_in_0|fre_add[28]~77 ) # (GND)))
// \dds_in_0|fre_add[29]~79  = CARRY((!\dds_in_0|fre_add[28]~77 ) # (!\dds_in_0|fre_add [29]))

	.dataa(\dds_in_0|fre_add [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[28]~77 ),
	.combout(\dds_in_0|fre_add[29]~78_combout ),
	.cout(\dds_in_0|fre_add[29]~79 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[29]~78 .lut_mask = 16'h5A5F;
defparam \dds_in_0|fre_add[29]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \dds_in_0|fre_add[30]~80 (
// Equation(s):
// \dds_in_0|fre_add[30]~80_combout  = (\dds_in_0|fre_add [30] & (\dds_in_0|fre_add[29]~79  $ (GND))) # (!\dds_in_0|fre_add [30] & (!\dds_in_0|fre_add[29]~79  & VCC))
// \dds_in_0|fre_add[30]~81  = CARRY((\dds_in_0|fre_add [30] & !\dds_in_0|fre_add[29]~79 ))

	.dataa(gnd),
	.datab(\dds_in_0|fre_add [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_in_0|fre_add[29]~79 ),
	.combout(\dds_in_0|fre_add[30]~80_combout ),
	.cout(\dds_in_0|fre_add[30]~81 ));
// synopsys translate_off
defparam \dds_in_0|fre_add[30]~80 .lut_mask = 16'hC30C;
defparam \dds_in_0|fre_add[30]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \dds_in_0|fre_add[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[30]~80_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[30] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \dds_in_0|rom_adder[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_in_0|fre_add [30]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[13] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \dds_in_0|rom_reg[13]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[13]~feeder_combout  = \dds_in_0|rom_adder [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [13]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \dds_in_0|rom_reg[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[13] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \dds_in_0|fre_add[31]~82 (
// Equation(s):
// \dds_in_0|fre_add[31]~82_combout  = \dds_in_0|fre_add [31] $ (\dds_in_0|fre_add[30]~81 )

	.dataa(\dds_in_0|fre_add [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dds_in_0|fre_add[30]~81 ),
	.combout(\dds_in_0|fre_add[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|fre_add[31]~82 .lut_mask = 16'h5A5A;
defparam \dds_in_0|fre_add[31]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \dds_in_0|fre_add[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[31]~82_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[31] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \dds_in_0|rom_adder[14]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[14]~feeder_combout  = \dds_in_0|fre_add [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [31]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[14]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \dds_in_0|rom_adder[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[14] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \dds_in_0|rom_reg[14]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[14]~feeder_combout  = \dds_in_0|rom_adder [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|rom_adder [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[14]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \dds_in_0|rom_reg[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[14] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  = (\dds_in_0|rom_reg [13] & !\dds_in_0|rom_reg [14])

	.dataa(gnd),
	.datab(\dds_in_0|rom_reg [13]),
	.datac(gnd),
	.datad(\dds_in_0|rom_reg [14]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .lut_mask = 16'h00CC;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \dds_in_0|fre_add[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[17]~54_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[17] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \dds_in_0|rom_adder[0]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[0]~feeder_combout  = \dds_in_0|fre_add [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[0]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_adder[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \dds_in_0|rom_adder[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[0] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \dds_in_0|rom_reg[0]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[0]~feeder_combout  = \dds_in_0|rom_adder [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|rom_adder [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \dds_in_0|rom_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[0] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \dds_in_0|rom_adder[1]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[1]~feeder_combout  = \dds_in_0|fre_add [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [18]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[1]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \dds_in_0|rom_adder[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[1] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \dds_in_0|rom_reg[1]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[1]~feeder_combout  = \dds_in_0|rom_adder [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|rom_adder [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \dds_in_0|rom_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[1] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \dds_in_0|rom_adder[2]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[2]~feeder_combout  = \dds_in_0|fre_add [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [19]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[2]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \dds_in_0|rom_adder[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[2] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \dds_in_0|rom_reg[2]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[2]~feeder_combout  = \dds_in_0|rom_adder [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [2]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \dds_in_0|rom_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[2] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \dds_in_0|rom_adder[3]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[3]~feeder_combout  = \dds_in_0|fre_add [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[3]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_adder[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \dds_in_0|rom_adder[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[3] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \dds_in_0|rom_reg[3]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[3]~feeder_combout  = \dds_in_0|rom_adder [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [3]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \dds_in_0|rom_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[3] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \dds_in_0|fre_add[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[21]~62_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[21] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \dds_in_0|rom_adder[4]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[4]~feeder_combout  = \dds_in_0|fre_add [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[4]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_adder[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \dds_in_0|rom_adder[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[4] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \dds_in_0|rom_reg[4]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[4]~feeder_combout  = \dds_in_0|rom_adder [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [4]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \dds_in_0|rom_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[4] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \dds_in_0|rom_adder[5]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[5]~feeder_combout  = \dds_in_0|fre_add [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[5]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_adder[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \dds_in_0|rom_adder[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[5] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \dds_in_0|rom_reg[5]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[5]~feeder_combout  = \dds_in_0|rom_adder [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [5]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \dds_in_0|rom_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[5] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \dds_in_0|fre_add[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[23]~66_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[23] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \dds_in_0|rom_adder[6]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[6]~feeder_combout  = \dds_in_0|fre_add [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [23]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[6]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \dds_in_0|rom_adder[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[6] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \dds_in_0|rom_reg[6]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[6]~feeder_combout  = \dds_in_0|rom_adder [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [6]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \dds_in_0|rom_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[6] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \dds_in_0|fre_add[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[24]~68_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[24] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \dds_in_0|rom_adder[7]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[7]~feeder_combout  = \dds_in_0|fre_add [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|fre_add [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[7]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_adder[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \dds_in_0|rom_adder[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[7] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \dds_in_0|rom_reg[7]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[7]~feeder_combout  = \dds_in_0|rom_adder [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [7]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \dds_in_0|rom_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[7] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \dds_in_0|rom_adder[8]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[8]~feeder_combout  = \dds_in_0|fre_add [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [25]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \dds_in_0|rom_adder[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[8] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \dds_in_0|rom_reg[8]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[8]~feeder_combout  = \dds_in_0|rom_adder [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [8]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \dds_in_0|rom_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[8] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \dds_in_0|rom_adder[9]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[9]~feeder_combout  = \dds_in_0|fre_add [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [26]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[9]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \dds_in_0|rom_adder[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[9] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \dds_in_0|rom_reg[9]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[9]~feeder_combout  = \dds_in_0|rom_adder [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [9]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \dds_in_0|rom_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[9] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \dds_in_0|rom_adder[10]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[10]~feeder_combout  = \dds_in_0|fre_add [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [27]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[10]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \dds_in_0|rom_adder[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[10] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \dds_in_0|rom_reg[10]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[10]~feeder_combout  = \dds_in_0|rom_adder [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_in_0|rom_adder [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \dds_in_0|rom_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \dds_in_0|rom_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[10] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \dds_in_0|rom_adder[11]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[11]~feeder_combout  = \dds_in_0|fre_add [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [28]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[11]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \dds_in_0|rom_adder[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[11] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \dds_in_0|rom_reg[11]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[11]~feeder_combout  = \dds_in_0|rom_adder [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [11]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \dds_in_0|rom_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[11] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \dds_in_0|fre_add[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|fre_add[29]~78_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|fre_add [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|fre_add[29] .is_wysiwyg = "true";
defparam \dds_in_0|fre_add[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \dds_in_0|rom_adder[12]~feeder (
// Equation(s):
// \dds_in_0|rom_adder[12]~feeder_combout  = \dds_in_0|fre_add [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|fre_add [29]),
	.cin(gnd),
	.combout(\dds_in_0|rom_adder[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_adder[12]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_adder[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \dds_in_0|rom_adder[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_adder[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_adder [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_adder[12] .is_wysiwyg = "true";
defparam \dds_in_0|rom_adder[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \dds_in_0|rom_reg[12]~feeder (
// Equation(s):
// \dds_in_0|rom_reg[12]~feeder_combout  = \dds_in_0|rom_adder [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_adder [12]),
	.cin(gnd),
	.combout(\dds_in_0|rom_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \dds_in_0|rom_reg[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_reg[12] .is_wysiwyg = "true";
defparam \dds_in_0|rom_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2] = (!\dds_in_0|rom_reg [13] & !\dds_in_0|rom_reg [14])

	.dataa(gnd),
	.datab(\dds_in_0|rom_reg [13]),
	.datac(gnd),
	.datad(\dds_in_0|rom_reg [14]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .lut_mask = 16'h0033;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \dds_in_0|rom_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_in_0|rom_reg [14]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_in_0|rom_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_in_0|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hF0AC;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout  = (\dds_in_0|rom_reg [13] & \dds_in_0|rom_reg [14])

	.dataa(gnd),
	.datab(\dds_in_0|rom_reg [13]),
	.datac(gnd),
	.datad(\dds_in_0|rom_reg [14]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .lut_mask = 16'hCC00;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hE2CC;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout  = (!\dds_in_0|rom_reg [13] & \dds_in_0|rom_reg [14])

	.dataa(gnd),
	.datab(\dds_in_0|rom_reg [13]),
	.datac(gnd),
	.datad(\dds_in_0|rom_reg [14]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .lut_mask = 16'h3300;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hD9C8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  
// & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hDDA0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hEE30;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # ((!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hACF0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hDC98;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & 
// (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hE4AA;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hBA98;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  
// & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & 
// (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hF388;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'hD9C8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hF588;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hCEC2;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & 
// (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'hEC2C;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 .lut_mask = 16'hFA44;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_in_0|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_in_0|rom_reg [12],\dds_in_0|rom_reg [11],\dds_in_0|rom_reg [10],\dds_in_0|rom_reg [9],\dds_in_0|rom_reg [8],\dds_in_0|rom_reg [7],\dds_in_0|rom_reg [6],\dds_in_0|rom_reg [5],\dds_in_0|rom_reg [4],\dds_in_0|rom_reg [3],\dds_in_0|rom_reg [2],\dds_in_0|rom_reg [1],\dds_in_0|rom_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "squ_wave_3x8.mif";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 (
// Equation(s):
// \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  = (\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & 
// ((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((!\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & (((\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & \dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.datac(\dds_in_0|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\dds_in_0|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 .lut_mask = 16'hB8CC;
defparam \dds_in_0|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
