// Seed: 3439711903
module module_0 ();
  bit [1 : 1] id_1, id_2;
  wire id_3;
  assign id_2 = 1;
  logic [-1 'b0 >  1 : 1 'b0 !=  -1] id_4;
  assign module_1.id_0 = 0;
  always @(posedge 1 or id_4) begin : LABEL_0
    id_1 = 1;
    id_4 <= 1;
  end
endmodule
module module_1 (
    input  tri1 id_0
    , id_3,
    output wor  id_1
);
  wire id_4;
  ;
  wire  id_5 = id_4;
  logic id_6 = id_6 + (id_3);
  module_0 modCall_1 ();
  assign id_6 = id_5;
endmodule
