// Seed: 3393532582
module module_0 ();
  wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_1,
    id_5
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17,
    output wor id_18,
    output wire id_19,
    output wand id_20,
    input tri0 id_21,
    output wand id_22,
    output tri0 id_23,
    input uwire id_24,
    output tri id_25,
    output wor id_26,
    input supply1 id_27,
    output tri id_28,
    input supply1 id_29,
    output supply0 id_30,
    input wor id_31,
    input wire id_32,
    input supply0 id_33,
    input wor id_34,
    output tri0 id_35,
    output tri1 id_36,
    output tri0 id_37,
    output wire id_38,
    inout supply0 id_39,
    output tri1 id_40,
    input tri id_41,
    input uwire id_42,
    input tri0 id_43,
    input wor id_44,
    input tri1 id_45,
    input supply1 id_46,
    output uwire id_47,
    input wor id_48,
    output wor id_49,
    input wand id_50,
    input supply1 id_51,
    input wor id_52,
    input supply1 id_53,
    output tri0 id_54,
    input wor id_55,
    input tri0 id_56,
    input wire id_57,
    input wire id_58,
    output wire id_59,
    input wire id_60
);
  assign id_25 = 1'b0;
  module_0 modCall_1 ();
endmodule
