
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zedongpeng' on host 'u' (Linux_x86_64 version 5.15.0-60-generic) on Tue Dec 17 15:06:22 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project'.
INFO: [HLS 200-1510] Running: set_top rendering 
INFO: [HLS 200-1510] Running: add_files rendering.cpp 
INFO: [HLS 200-10] Adding design file 'rendering.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 43865
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'rendering.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.45 seconds; current allocated memory: 755.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'output_FB(ap_uint<8> (*) [256], ap_uint<32>*)' into 'rendering(ap_uint<32>*, ap_uint<32>*)' (rendering.cpp:345:3)
INFO: [HLS 214-291] Loop 'COLORING_FB_INIT_COL' is marked as complete unroll implied by the pipeline pragma (rendering.cpp:260:24)
INFO: [HLS 214-186] Unrolling loop 'COLORING_FB_INIT_COL' (rendering.cpp:260:24) in function 'coloringFB' completely with a factor of 256 (rendering.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'check_clockwise(Triangle_2D)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'clockwise_vertices(Triangle_2D*)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'find_min(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'find_max(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'pixel_in_triangle(ap_uint<8>, ap_uint<8>, Triangle_2D)' into 'rasterization2(ap_uint<2>, ap_uint<8>*, ap_uint<16>*, Triangle_2D, CandidatePixel*)' (rendering.cpp:181:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'frame_buffer' due to pipeline pragma (rendering.cpp:259:9)
INFO: [HLS 214-248] Applying array_partition to 'frame_buffer': Complete partitioning on dimension 2. (rendering.cpp:308:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (rendering.cpp:284:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.86 seconds. Elapsed time: 6.79 seconds; current allocated memory: 756.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 771.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 784.609 MB.
INFO: [XFORM 203-510] Pipelining loop 'ZCULLING_INIT_COL' (rendering.cpp:222) in function 'zculling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_FB_COL' in function 'rendering' automatically.
INFO: [XFORM 203-102] Partitioning array 'max_min.V' (rendering.cpp:311) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index.V' (rendering.cpp:312) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rendering.cpp:150:9) to (rendering.cpp:177:1) in function 'rasterization1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 823.805 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'ZCULLING_INIT_ROW' (rendering.cpp:219:36) in function 'zculling'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_FB_ROW' (rendering.cpp:282:32) in function 'rendering'.
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (rendering.cpp:224:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_x' (rendering.cpp:238:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_y' (rendering.cpp:239:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_color' (rendering.cpp:240:32)
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (rendering.cpp:242:48)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_x' (rendering.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_y' (rendering.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_z' (rendering.cpp:201:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_color' (rendering.cpp:202:26)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer_0' (rendering.cpp:261:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer_0' (rendering.cpp:269:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 965.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rendering' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'projection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 967.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 967.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 968.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2_Pipeline_RAST2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'RAST2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'RAST2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 969.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 969.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 969.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_Pipeline_ZCULLING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING'.
WARNING: [HLS 200-880] The II Violation in module 'zculling_Pipeline_ZCULLING' (loop 'ZCULLING'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_buffer_V_addr_write_ln242', rendering.cpp:242) of variable 'fragments_z_load' on array 'z_buffer_V' and 'load' operation ('z_buffer_V_load') on array 'z_buffer_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'ZCULLING'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 971.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 971.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_Pipeline_COLORING_FB_INIT_ROW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB_INIT_ROW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'COLORING_FB_INIT_ROW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 974.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 974.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_Pipeline_COLORING_FB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COLORING_FB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.38 seconds; current allocated memory: 985.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 985.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 985.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 985.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_FB_ROW_OUTPUT_FB_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_FB_ROW_OUTPUT_FB_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 990.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 991.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 994.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.65 seconds; current allocated memory: 994.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'projection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'projection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 994.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 996.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2_Pipeline_RAST2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rasterization2_Pipeline_RAST2' pipeline 'RAST2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_9s_9s_18s_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_8ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2_Pipeline_RAST2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 999.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1001.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' pipeline 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1002.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_Pipeline_ZCULLING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zculling_Pipeline_ZCULLING' pipeline 'ZCULLING' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_Pipeline_ZCULLING'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1003.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling'.
INFO: [RTMG 210-278] Implementing memory 'rendering_zculling_z_buffer_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1005.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_Pipeline_COLORING_FB_INIT_ROW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_Pipeline_COLORING_FB_INIT_ROW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1009.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_Pipeline_COLORING_FB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'coloringFB_Pipeline_COLORING_FB' pipeline 'COLORING_FB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_Pipeline_COLORING_FB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1023.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' pipeline 'OUTPUT_FB_ROW_OUTPUT_FB_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2538_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rendering' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering'.
INFO: [RTMG 210-278] Implementing memory 'rendering_fragment_x_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rendering_fragment_color_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rendering_frame_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.3 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.087 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rendering.
INFO: [VLOG 209-307] Generating Verilog RTL for rendering.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.42 seconds. CPU system time: 2.12 seconds. Elapsed time: 52.56 seconds; current allocated memory: 359.469 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 53.44 seconds. Total CPU system time: 2.66 seconds. Total elapsed time: 65.98 seconds; peak allocated memory: 1.088 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Dec 17 15:07:27 2024...
