

================================================================
== Vivado HLS Report for 'top_atan2'
================================================================
* Date:           Fri Dec 11 22:40:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_atan2_prj
* Solution:       solution3_cordic_bitaccurate_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.101 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12| 60.000 ns | 60.000 ns |   12|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                        |              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |        Instance        |    Module    |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------+--------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cordic_atan2_fu_38  |cordic_atan2  |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
        +------------------------+--------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1610|   2322|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     59|    -|
|Register         |        -|      -|      13|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1623|   2381|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+------+------+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+--------------------------+---------+-------+------+------+-----+
    |grp_cordic_atan2_fu_38      |cordic_atan2              |        0|      0|  1510|  2178|    0|
    |top_atan2_AXILiteS_s_axi_U  |top_atan2_AXILiteS_s_axi  |        0|      0|   100|   144|    0|
    +----------------------------+--------------------------+---------+-------+------+------+-----+
    |Total                       |                          |        0|      0|  1610|  2322|    0|
    +----------------------------+--------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  13|   0|   13|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  13|   0|   13|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |   top_atan2  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |   top_atan2  | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

