// Seed: 2088140540
module module_0;
  assign id_1 = 1 == 1;
  assign module_2.type_23 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  wand id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    input tri id_5,
    output wand id_6,
    output wand id_7
    , id_23,
    input uwire id_8,
    output uwire id_9,
    input wand id_10,
    output tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    output uwire id_16,
    input wand id_17,
    output supply1 id_18,
    output supply0 id_19,
    output wand id_20,
    output wand id_21
);
  wand id_24 = id_1;
  xor primCall (id_11, id_12, id_14, id_17, id_23, id_24, id_25, id_4, id_5, id_8);
  wire id_25 = id_0;
  module_0 modCall_1 ();
endmodule
