### ðŸš€ 100 Days of RTL Challenge
[![100 Days of RTL](https://img.shields.io/badge/Challenge-100%20Days%20of%20RTL-orange)](https://github.com/EswarAdithya011/Verilog-HDL)
![Design Level](https://img.shields.io/badge/Level-Beginner--to--Advanced-blueviolet)
![Modules](https://img.shields.io/badge/RTL%20Modules-100-success)
![License](https://img.shields.io/badge/License-MIT-green)
![Status](https://img.shields.io/badge/Status-Completed-brightgreen)
![FPGA Target](https://img.shields.io/badge/Target-Xilinx%20Vivado%202024.1-blue)
![Device](https://img.shields.io/badge/Device-Nexys%204%20FPGA-lightgrey)
![Language](https://img.shields.io/badge/Language-Verilog%20HDL-yellow)
![EDA Tools](https://img.shields.io/badge/Tools-%20Vivado%202024.1-blue)
![Use-Case](https://img.shields.io/badge/Usecase-Digital%20Design%20%26%20VLSI-orange)

Welcome to my **100 Days RTL Design Challenge** repository!  
This repository contains a comprehensive collection of over 100 Verilog HDL-based digital design implementations ranging from basic gates to advanced system-level modules.

## ðŸ“Œ About the Challenge

This challenge was self-initiated to practice, organize, and master Verilog HDL coding with clean, synthesizable RTL. It includes behavioral, structural, dataflow, and mixed modeling styles, complete with testbenches and simulation support. All projects were coded and simulated using Vivado tool.

---

## ðŸ“š Project Categories

- Logic Gates & Combinational Circuits
- Adders, Subtractors & Arithmetic Units
- Comparators & Multipliers
- Encoders, Decoders, MUX/DEMUX
- Flip-Flops & Latches
- Counters (Sync/Async, Up/Down, Johnson, Ring)
- Shift Registers (SISO, SIPO, PISO, PIPO)
- Sequence Generators & FSMs
- Memory Elements (ROM, SRAM, FIFO)
- Clock & Frequency Dividers
- Digital Clocks & Timing Circuits
- Voter Machines, ALUs, FSMs
- Special Circuits (PWM, IIR Filter, Baugh-Wooley, etc.)

---

## ðŸ“Š Project Table

| Day       | Design Module(s)                                                                 | Project Link |
|-----------|----------------------------------------------------------------------------------|--------------|
| Day - 1   | AND Gate Behavioral                                                              | [Link](https://github.com/EswarAdithya011/100DaysRTLChallenge/tree/main/AND%20Gate%20Behavioral)    |
| Day - 2   | AOI (And-Or-Inverter)                                                            | [Link](#)    |
| Day - 3   | CMOS Inverter <br> CMOS NAND Gate <br> CMOS NOR Gate                             | [Link](#)    |
| Day - 4   | Logic Gates                                                                      | [Link](#)    |
| Day - 5   | SR Latch Using NAND Gates <br> SR Latch Using NOR Gates                          | [Link](#)    |
| Day - 6   | Gated D Latch Using NAND Gates                                                   | [Link](#)    |
| Day - 7   | Gated SR Latch Using NAND Gates                                                  | [Link](#)    |
| Day - 8   | Half Adder                                                                       | [Link](#)    |
| Day - 9   | Full Adder Using Half Adder                                                      | [Link](#)    |
| Day - 10  | 4-Bit Ripple Carry Adder <br> 16-Bit Ripple Carry Adder                          | [Link](#)    |
| Day - 11  | Carry Look Ahead Adder (4-bit)                                                   | [Link](#)    |
| Day - 12  | Half Subtractor                                                                  | [Link](#)    |
| Day - 13  | Full Subtractor Using Half Subtractor                                            | [Link](#)    |
| Day - 14  | Binary Subtractor (2's Complement) Using 4-bit RCA                               | [Link](#)    |
| Day - 15  | Binary Adder by Subtractor (4-bit)                                               | [Link](#)    |
| Day - 16  | BCD Adder Using Binary Adder (4-bit)                                             | [Link](#)    |
| Day - 17  | 1-Bit Comparator                                                                  | [Link](#)    |
| Day - 18  | 2-Bit Comparator Using 1-Bit Comparator                                           | [Link](#)    |
| Day - 19  | 4-Bit Comparator Using 2-Bit Comparator                                           | [Link](#)    |
| Day - 20  | 2x2 Bit Binary Multiplier                                                        | [Link](#)    |
| Day - 21  | Binary Multiplier (4x3 bit)                                                      | [Link](#)    |
| Day - 22  | Braun Multiplier (8-bit)                                                         | [Link](#)    |
| Day - 23  | Squarer Circuit                                                                  | [Link](#)    |
| Day - 24  | 2x4 Decoder                                                                      | [Link](#)    |
| Day - 25  | 3x8 Decoder Using 2x4 Decoder <br> 4x16 Decoder Using 2x4 Decoder                 | [Link](#)    |
| Day - 26  | Encoder 4x2                                                                      | [Link](#)    |
| Day - 27  | Octal to Binary Encoder                                                          | [Link](#)    |
| Day - 28  | Priority Encoder (4-bit)                                                         | [Link](#)    |
| Day - 29  | Multiplexer (2x1) <br> Multiplexer (4x1)                                         | [Link](#)    |
| Day - 30  | Multiplexer (8x1 Using 4x1,2x1) <br> Multiplexer (16x1 Using 8x1,2x1) <br> Multiplexer (32x1 Using 8x1,4x1) | [Link](#)    |
| Day - 31  | Multiplexer Using Transmission Gate (mux2x1)                                     | [Link](#)    |
| Day - 32  | Demultiplexer (1x2)                                                              | [Link](#)    |
| Day - 33  | Demultiplexer (1x4 Using 1x2)                                                    | [Link](#)    |
| Day - 34  | Boolean Function Using Decoder (SOP) <br> Boolean Function Using Decoder (POS)   | [Link](#)    |
| Day - 35  | Boolean Function Using Multiplexer 4x1 (SOP,3 Var) <br> Boolean Function Using Multiplexer 8x1 (SOP,3 Var) <br> Boolean Function Using Multiplexer 8x1 (POS,4 Var) | [Link](#)    |
| Day - 36  | Full Adder Using Decoder                                                         | [Link](#)    |
| Day - 37  | Function Implementation Using PROM                                               | [Link](#)    |
| Day - 38  | Implementation of CMOS Boolean Function (3-var)                                  | [Link](#)    |
| Day - 39  | BCD to Excess-3 Converter                                                        | [Link](#)    |
| Day - 40  | Excess-3 to BCD Converter                                                        | [Link](#)    |
| Day - 41  | Binary to Gray Code Conversion                                                   | [Link](#)    |
| Day - 42  | Gray to Binary Code Conversion                                                   | [Link](#)    |
| Day - 43  | Binary to BCD Converter Using Double Dabble Algorithm                            | [Link](#)    |
| Day - 44  | BCD to 7 Segment Display Decoder (CA) <br> BCD to 7 Segment Display Decoder (CC) | [Link](#)    |
| Day - 45  | Binary Incrementer (4-bit)                                                       | [Link](#)    |
| Day - 46  | Binary Decrementer (4-bit)                                                       | [Link](#)    |
| Day - 47  | Clocked D Flip Flop                                                              | [Link](#)    |
| Day - 48  | Clocked JK Flip Flop                                                             | [Link](#)    |
| Day - 49  | Clocked SR Flip Flop (NegEdge) <br> Clocked SR Flip Flop (Posedge)               | [Link](#)    |
| Day - 50  | Clocked T Flip Flop                                                              | [Link](#)    |
| Day - 51  | Master Slave JK FlipFlop Using SR and JK FlipFlop                                | [Link](#)    |
| Day - 52  | Conversion of D FlipFlop to T FlipFlop                                           | [Link](#)    |
| Day - 53  | Conversion of JK FlipFlop to T FlipFlop                                          | [Link](#)    |
| Day - 54  | Conversion of SR FlipFlop to D FlipFlop                                          | [Link](#)    |
| Day - 55  | Conversion of SR FlipFlop to JK FlipFlop                                         | [Link](#)    |
| Day - 56  | Asynchronous or Ripple Up Counter (3-bit,+ve Edge) <br> Asynchronous or Ripple Up Counter (3-bit,-ve Edge) <br> Asynchronous or Ripple Up Counter (mod-12) | [Link](#)    |
| Day - 57  | Asynchronous or BCD or Decade Up Counter (4-bit,Mod-10)                          | [Link](#)    |
| Day - 58  | Asynchronous or Ripple Down Counter (3-bit,-ve Edge)                             | [Link](#)    |
| Day - 59  | Synchronous Binary Up Counter (mod-8,3-bit) <br> Synchronous Binary Up Counter (mod-12,4-bit) | [Link](#)    |
| Day - 60  | Synchronous Decade or BCD Up Counter                                             | [Link](#)    |
| Day - 61  | Synchronous Down Counter (mod-16)                                                | [Link](#)    |
| Day - 62  | Synchronous Up - Down or Bidirectional Counter                                   | [Link](#)    |
| Day - 63  | Johnson or Twisted Ring Counter (4-bit)                                          | [Link](#)    |
| Day - 64  | Ring Counter (Mod-6)                                                             | [Link](#)    |
| Day - 65  | Mod-5 Synchronous Sequence Counter (Counts 0 â†’ 1 â†’ 3 â†’ 7 â†’ 2) with Self-Correction | [Link](#)    |
| Day - 66  | Linear Feedback Shift Register (4-bit)                                           | [Link](#)    |
| Day - 67  | Parallel In Parallel Out Register                                                | [Link](#)    |
| Day - 68  | Parallel In Serial Out Register                                                  | [Link](#)    |
| Day - 69  | Serial In Parallel Out Register                                                  | [Link](#)    |
| Day - 70  | Serial In Serial Out Shift Left Register <br> Serial In Serial Out Shift Right Register | [Link](#)    |
| Day - 71  | Parametric Register Array or File (32-bit)                                       | [Link](#)    |
| Day - 72  | Synchronous FIFO                                                                 | [Link](#)    |
| Day - 73  | Read Only Memory (16x16)                                                         | [Link](#)    |
| Day - 74  | Synchronous 8x8 SRAM                                                             | [Link](#)    |
| Day - 75  | Frequency Divider Circuit - Divide by 4                                          | [Link](#)    |
| Day - 76  | Clock Divider Circuit (100MHz â†’ 1Hz)                                             | [Link](#)    |
| Day - 77  | Digital 12-Hour Clock (AM-PM)                                                    | [Link](#)    |
| Day - 78  | Electronic Voting Machine (EVM)                                                  | [Link](#)    |
| Day - 79  | Design of 8-bit Arithmetic and Logical Unit                                      | [Link](#)    |
| Day - 80  | One Hot FSM                                                                      | [Link](#)    |
| Day - 81  | Universal Edge Detector                                                          | [Link](#)    |
| Day - 82  | Universal Shift Register                                                         | [Link](#)    |
| Day - 83  | Sine Wave Generator                                                              | [Link](#)    |
| Day - 84  | Monostable Multivibrator                                                         | [Link](#)    |
| Day - 85  | Checking for Palindrome of a Number                                              | [Link](#)    |
| Day - 86  | Even Parity Bit Generator and Detector                                           | [Link](#)    |
| Day - 87  | Odd Parity Bit Generator and Detector                                            | [Link](#)    |
| Day - 88  | Carry Select Adder                                                               | [Link](#)    |
| Day - 89  | Carry Save Adder                                                                 | [Link](#)    |
| Day - 90  | Carry Skip/Bypass Adder                                                          | [Link](#)    |
| Day - 91  | Barrel Shifter (8-bit) Using Multiplexer (2x1)                                   | [Link](#)    |
| Day - 92  | Pipelined Logical Processing Unit - SV                                           | [Link](#)    |
| Day - 93  | Binary to Thermometer Decoder                                                    | [Link](#)    |
| Day - 94  | Dot Product Calculator                                                           | [Link](#)    |
| Day - 95  | Fixed Point Arbiter (N-bit)                                                      | [Link](#)    |
| Day - 96  | Robin Round Arbiter (N-bit)                                                      | [Link](#)    |
| Day - 97  | Fibonacci Generator                                                              | [Link](#)    |
| Day - 98  | Pulse Width Modulation(PWM) Generator                                            | [Link](#)    |
| Day - 99  | Baugh Wooley Signed Multiplier (8-bit)                                           | [Link](#)    |
| Day - 100 | Infinite Impulse Response (IIR) Filter                                           | [Link](#)    |

---
