
# Auto-generated by Interface Designer
#
# WARNING: Any manual changes made to this file will be lost when generating constraints.

# Efinity Interface Designer SDC
# Version: 2025.1.110.5.9
# Date: 2025-11-12 23:50

# Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.

# Device: Ti375C529
# Project: tools_core
# Timing Model: C4 (final)

# PLL Constraints
#################
create_clock -period 20.000 -name regACLK [get_ports {regACLK}]
create_clock -period 5.556 -name axi0_ACLK [get_ports {axi0_ACLK}]
create_clock -period 5.556 -name axi1_ACLK [get_ports {axi1_ACLK}]

# GPIO Constraints
####################

# JTAG Constraints
####################
# create_clock -period <USER_PERIOD> -name jtag_inst1_TCK [get_ports {jtag_inst1_TCK}]
set_output_delay -clock jtag_inst1_TCK -max 2.452 [get_ports {jtag_inst1_TDO}]
set_output_delay -clock jtag_inst1_TCK -min 1.244 [get_ports {jtag_inst1_TDO}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.917 [get_ports {jtag_inst1_CAPTURE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.469 [get_ports {jtag_inst1_CAPTURE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 1.488 [get_ports {jtag_inst1_RESET}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.955 [get_ports {jtag_inst1_RESET}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.878 [get_ports {jtag_inst1_SEL}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.507 [get_ports {jtag_inst1_SEL}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.853 [get_ports {jtag_inst1_UPDATE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.452 [get_ports {jtag_inst1_UPDATE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.985 [get_ports {jtag_inst1_SHIFT}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.497 [get_ports {jtag_inst1_SHIFT}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 1.644 [get_ports {jtag_inst1_DRCK}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 1.001 [get_ports {jtag_inst1_DRCK}]
# JTAG Constraints (extra... not used by current Efinity debug tools)
# create_clock -period <USER_PERIOD> -name jtag_inst1_DRCK [get_ports {jtag_inst1_DRCK}]
# set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.864 [get_ports {jtag_inst1_RUNTEST}]
# set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.475 [get_ports {jtag_inst1_RUNTEST}]
# Create separate clock groups for JTAG clocks. Remove DRCK clock from the list below if it is not defined.
# set_clock_groups -asynchronous -group {jtag_inst1_TCK jtag_inst1_DRCK}

# DDR Constraints
#####################
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 3.675 [get_ports {axi0_ARESETn}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.000 [get_ports {axi0_ARESETn}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARADDR[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARADDR[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARAPCMD}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARAPCMD}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARBURST[1] axi0_ARBURST[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARBURST[1] axi0_ARBURST[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARID[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARID[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARLEN[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARLEN[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARSIZE[2] axi0_ARSIZE[1] axi0_ARSIZE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARSIZE[2] axi0_ARSIZE[1] axi0_ARSIZE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARVALID}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARVALID}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARLOCK}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARLOCK}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_ARQOS}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_ARQOS}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWADDR[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWADDR[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWAPCMD}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.350 [get_ports {axi0_AWAPCMD}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWALLSTRB}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWALLSTRB}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWBURST[1] axi0_AWBURST[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWBURST[1] axi0_AWBURST[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWCOBUF}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWCOBUF}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWID[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWID[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWLEN[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWLEN[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWSIZE[2] axi0_AWSIZE[1] axi0_AWSIZE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWSIZE[2] axi0_AWSIZE[1] axi0_AWSIZE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWVALID}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWVALID}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWLOCK}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWLOCK}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWCACHE[3] axi0_AWCACHE[2] axi0_AWCACHE[1] axi0_AWCACHE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWCACHE[3] axi0_AWCACHE[2] axi0_AWCACHE[1] axi0_AWCACHE[0]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_AWQOS}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_AWQOS}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_BREADY}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_BREADY}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_RREADY}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_RREADY}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_WDATA[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_WDATA[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_WLAST}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_WLAST}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_WSTRB[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_WSTRB[*]}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.310 [get_ports {axi0_WVALID}]
set_output_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min -0.140 [get_ports {axi0_WVALID}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_ARREADY}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_ARREADY}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.520 [get_ports {axi0_AWREADY}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.680 [get_ports {axi0_AWREADY}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.520 [get_ports {axi0_BID[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.680 [get_ports {axi0_BID[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_BRESP[1] axi0_BRESP[0]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_BRESP[1] axi0_BRESP[0]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_BVALID}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_BVALID}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_RDATA[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_RDATA[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_RID[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_RID[*]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_RLAST}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_RLAST}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_RRESP[1] axi0_RRESP[0]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_RRESP[1] axi0_RRESP[0]}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_RVALID}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_RVALID}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -max 2.625 [get_ports {axi0_WREADY}]
set_input_delay -clock axi0_ACLK -reference_pin [get_ports {axi0_ACLK~CLKOUT~2~464}] -min 1.750 [get_ports {axi0_WREADY}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 3.675 [get_ports {axi1_ARESETn}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.000 [get_ports {axi1_ARESETn}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARADDR[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARADDR[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARAPCMD}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARAPCMD}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARBURST[1] axi1_ARBURST[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARBURST[1] axi1_ARBURST[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARID[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARID[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARLEN[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARLEN[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARSIZE[2] axi1_ARSIZE[1] axi1_ARSIZE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARSIZE[2] axi1_ARSIZE[1] axi1_ARSIZE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARVALID}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARVALID}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARLOCK}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARLOCK}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_ARQOS}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_ARQOS}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWADDR[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWADDR[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWAPCMD}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.350 [get_ports {axi1_AWAPCMD}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWALLSTRB}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWALLSTRB}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWBURST[1] axi1_AWBURST[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWBURST[1] axi1_AWBURST[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWCOBUF}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWCOBUF}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWID[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWID[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWLEN[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWLEN[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWSIZE[2] axi1_AWSIZE[1] axi1_AWSIZE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWSIZE[2] axi1_AWSIZE[1] axi1_AWSIZE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWVALID}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWVALID}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWLOCK}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWLOCK}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWCACHE[3] axi1_AWCACHE[2] axi1_AWCACHE[1] axi1_AWCACHE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWCACHE[3] axi1_AWCACHE[2] axi1_AWCACHE[1] axi1_AWCACHE[0]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_AWQOS}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_AWQOS}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_BREADY}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_BREADY}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_RREADY}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_RREADY}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_WDATA[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_WDATA[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_WLAST}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_WLAST}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_WSTRB[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_WSTRB[*]}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.310 [get_ports {axi1_WVALID}]
set_output_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min -0.140 [get_ports {axi1_WVALID}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_ARREADY}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_ARREADY}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.520 [get_ports {axi1_AWREADY}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.680 [get_ports {axi1_AWREADY}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.520 [get_ports {axi1_BID[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.680 [get_ports {axi1_BID[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_BRESP[1] axi1_BRESP[0]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_BRESP[1] axi1_BRESP[0]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_BVALID}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_BVALID}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_RDATA[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_RDATA[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_RID[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_RID[*]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_RLAST}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_RLAST}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_RRESP[1] axi1_RRESP[0]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_RRESP[1] axi1_RRESP[0]}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_RVALID}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_RVALID}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -max 2.625 [get_ports {axi1_WREADY}]
set_input_delay -clock axi1_ACLK -reference_pin [get_ports {axi1_ACLK~CLKOUT~1~276}] -min 1.750 [get_ports {axi1_WREADY}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 3.675 [get_ports {regARESETn}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.000 [get_ports {regARESETn}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARADDR[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARADDR[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARID[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARID[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARLEN[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARLEN[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARSIZE[2] regARSIZE[1] regARSIZE[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARSIZE[2] regARSIZE[1] regARSIZE[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARBURST[1] regARBURST[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARBURST[1] regARBURST[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regARVALID}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regARVALID}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWADDR[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWADDR[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWID[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWID[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWLEN[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWLEN[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWSIZE[2] regAWSIZE[1] regAWSIZE[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWSIZE[2] regAWSIZE[1] regAWSIZE[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWBURST[1] regAWBURST[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWBURST[1] regAWBURST[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regAWVALID}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regAWVALID}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regBREADY}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regBREADY}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regRREADY}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regRREADY}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regWDATA[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regWDATA[*]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regWSTRB[3] regWSTRB[2] regWSTRB[1] regWSTRB[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regWSTRB[3] regWSTRB[2] regWSTRB[1] regWSTRB[0]}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regWLAST}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regWLAST}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.625 [get_ports {regWVALID}]
set_output_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min -0.140 [get_ports {regWVALID}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regARREADY}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regARREADY}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regAWREADY}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regAWREADY}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regBID[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regBID[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regBRESP[1] regBRESP[0]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regBRESP[1] regBRESP[0]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regBVALID}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regBVALID}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regRDATA[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regRDATA[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regRID[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regRID[*]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regRRESP[1] regRRESP[0]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regRRESP[1] regRRESP[0]}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regRLAST}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regRLAST}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regRVALID}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regRVALID}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -max 2.100 [get_ports {regWREADY}]
set_input_delay -clock regACLK -reference_pin [get_ports {regACLK~CLKOUT~1~129}] -min 1.400 [get_ports {regWREADY}]

# Clock Latency Constraints
############################
# set_clock_latency -source -setup <board_max + 3.698> [get_ports {regACLK}]
# set_clock_latency -source -hold <board_min + 2.074> [get_ports {regACLK}]
# set_clock_latency -source -setup <board_max + 3.698> [get_ports {axi0_ACLK}]
# set_clock_latency -source -hold <board_min + 2.074> [get_ports {axi0_ACLK}]
# set_clock_latency -source -setup <board_max + 3.698> [get_ports {axi1_ACLK}]
# set_clock_latency -source -hold <board_min + 2.074> [get_ports {axi1_ACLK}]
