$date
	Sun Oct 14 17:28:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 16 ! op [15:0] $end
$var reg 1 " en $end
$var reg 4 # ip [3:0] $end
$scope module dec $end
$var wire 1 $ en $end
$var wire 4 % ip [3:0] $end
$var wire 16 & op [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
1$
b0 #
1"
b1 !
$end
#20
b10 !
b10 &
b1 #
b1 %
#40
b100 !
b100 &
b10 #
b10 %
#60
b1000 !
b1000 &
b11 #
b11 %
#80
b10000 !
b10000 &
b100 #
b100 %
#100
b100000 !
b100000 &
b101 #
b101 %
#120
b1000000 !
b1000000 &
b110 #
b110 %
#140
b10000000 !
b10000000 &
b111 #
b111 %
#160
b100000000 !
b100000000 &
b1000 #
b1000 %
#180
b1000000000 !
b1000000000 &
b1001 #
b1001 %
#200
b10000000000 !
b10000000000 &
b1010 #
b1010 %
#220
b100000000000 !
b100000000000 &
b1011 #
b1011 %
#240
b1000000000000 !
b1000000000000 &
b1100 #
b1100 %
#260
b10000000000000 !
b10000000000000 &
b1101 #
b1101 %
#280
b100000000000000 !
b100000000000000 &
b1110 #
b1110 %
#300
b1000000000000000 !
b1000000000000000 &
b1111 #
b1111 %
